{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 05:18:16 2023 " "Info: Processing started: Tue Jun 13 05:18:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ARM_System -c ARM_System --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ARM_System -c ARM_System --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 memory ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a5~portb_address_reg10 register armreduced:arm_cpu\|registerfile:registerFile\|register:register3\|regout\[6\] 15.704 ns " "Info: Slack time is 15.704 ns for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" between source memory \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a5~portb_address_reg10\" and destination register \"armreduced:arm_cpu\|registerfile:registerFile\|register:register3\|regout\[6\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "27.510 ns + Largest memory register " "Info: + Largest memory to register requirement is 27.510 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "27.776 ns + " "Info: + Setup relationship between source and destination is 27.776 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 34.653 ns " "Info: + Latch edge is 34.653 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 37.037 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 6.877 ns " "Info: - Launch edge is 6.877 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 37.037 ns 6.877 ns  50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" is 37.037 ns with  offset of 6.877 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.093 ns + Largest " "Info: + Largest clock skew is -0.093 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 destination 2.634 ns + Shortest register " "Info: + Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to destination register is 2.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1326 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1326; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.634 ns armreduced:arm_cpu\|registerfile:registerFile\|register:register3\|regout\[6\] 3 REG LCFF_X24_Y22_N17 2 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.634 ns; Loc. = LCFF_X24_Y22_N17; Fanout = 2; REG Node = 'armreduced:arm_cpu\|registerfile:registerFile\|register:register3\|regout\[6\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[6] } "NODE_NAME" } } { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/ARM/ARMCPU.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.39 % ) " "Info: Total cell delay = 0.537 ns ( 20.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.097 ns ( 79.61 % ) " "Info: Total interconnect delay = 2.097 ns ( 79.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[6] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.634 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[6] {} } { 0.000ns 1.075ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 source 2.727 ns - Longest memory " "Info: - Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" to source memory is 2.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 496 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 496; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.689 ns) 2.727 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a5~portb_address_reg10 3 MEM M4K_X26_Y20 2 " "Info: 3: + IC(0.963 ns) + CELL(0.689 ns) = 2.727 ns; Loc. = M4K_X26_Y20; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a5~portb_address_reg10'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System_Syn/db/altsyncram_i9b2.tdf" 219 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.689 ns ( 25.27 % ) " "Info: Total cell delay = 0.689 ns ( 25.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.038 ns ( 74.73 % ) " "Info: Total interconnect delay = 2.038 ns ( 74.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 {} } { 0.000ns 1.075ns 0.963ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[6] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.634 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[6] {} } { 0.000ns 1.075ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 {} } { 0.000ns 1.075ns 0.963ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System_Syn/db/altsyncram_i9b2.tdf" 219 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/ARM/ARMCPU.v" 137 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[6] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.634 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[6] {} } { 0.000ns 1.075ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 {} } { 0.000ns 1.075ns 0.963ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.806 ns - Longest memory register " "Info: - Longest memory to register delay is 11.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a5~portb_address_reg10 1 MEM M4K_X26_Y20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y20; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a5~portb_address_reg10'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System_Syn/db/altsyncram_i9b2.tdf" 219 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_b\[6\] 2 MEM M4K_X26_Y20 1 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X26_Y20; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_b\[6\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[6] } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System_Syn/db/altsyncram_i9b2.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.419 ns) 4.397 ns armreduced:arm_cpu\|comb~133 3 COMB LCCOMB_X30_Y16_N26 1 " "Info: 3: + IC(0.987 ns) + CELL(0.419 ns) = 4.397 ns; Loc. = LCCOMB_X30_Y16_N26; Fanout = 1; COMB Node = 'armreduced:arm_cpu\|comb~133'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[6] armreduced:arm_cpu|comb~133 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.420 ns) 5.271 ns armreduced:arm_cpu\|comb~134 4 COMB LCCOMB_X31_Y16_N0 1 " "Info: 4: + IC(0.454 ns) + CELL(0.420 ns) = 5.271 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 1; COMB Node = 'armreduced:arm_cpu\|comb~134'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { armreduced:arm_cpu|comb~133 armreduced:arm_cpu|comb~134 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.438 ns) 6.401 ns armreduced:arm_cpu\|comb~135 5 COMB LCCOMB_X33_Y17_N24 1 " "Info: 5: + IC(0.692 ns) + CELL(0.438 ns) = 6.401 ns; Loc. = LCCOMB_X33_Y17_N24; Fanout = 1; COMB Node = 'armreduced:arm_cpu\|comb~135'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { armreduced:arm_cpu|comb~134 armreduced:arm_cpu|comb~135 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.438 ns) 7.099 ns armreduced:arm_cpu\|comb~136 6 COMB LCCOMB_X33_Y17_N10 3 " "Info: 6: + IC(0.260 ns) + CELL(0.438 ns) = 7.099 ns; Loc. = LCCOMB_X33_Y17_N10; Fanout = 3; COMB Node = 'armreduced:arm_cpu\|comb~136'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { armreduced:arm_cpu|comb~135 armreduced:arm_cpu|comb~136 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.150 ns) 8.799 ns armreduced:arm_cpu\|registerfile:registerFile\|register:register0\|regout~11 7 COMB LCCOMB_X32_Y20_N4 14 " "Info: 7: + IC(1.550 ns) + CELL(0.150 ns) = 8.799 ns; Loc. = LCCOMB_X32_Y20_N4; Fanout = 14; COMB Node = 'armreduced:arm_cpu\|registerfile:registerFile\|register:register0\|regout~11'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { armreduced:arm_cpu|comb~136 armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~11 } "NODE_NAME" } } { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/ARM/ARMCPU.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.641 ns) + CELL(0.366 ns) 11.806 ns armreduced:arm_cpu\|registerfile:registerFile\|register:register3\|regout\[6\] 8 REG LCFF_X24_Y22_N17 2 " "Info: 8: + IC(2.641 ns) + CELL(0.366 ns) = 11.806 ns; Loc. = LCFF_X24_Y22_N17; Fanout = 2; REG Node = 'armreduced:arm_cpu\|registerfile:registerFile\|register:register3\|regout\[6\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.007 ns" { armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~11 armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[6] } "NODE_NAME" } } { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/ARM/ARMCPU.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.222 ns ( 44.23 % ) " "Info: Total cell delay = 5.222 ns ( 44.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.584 ns ( 55.77 % ) " "Info: Total interconnect delay = 6.584 ns ( 55.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.806 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[6] armreduced:arm_cpu|comb~133 armreduced:arm_cpu|comb~134 armreduced:arm_cpu|comb~135 armreduced:arm_cpu|comb~136 armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~11 armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[6] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.806 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[6] {} armreduced:arm_cpu|comb~133 {} armreduced:arm_cpu|comb~134 {} armreduced:arm_cpu|comb~135 {} armreduced:arm_cpu|comb~136 {} armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~11 {} armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[6] {} } { 0.000ns 0.000ns 0.987ns 0.454ns 0.692ns 0.260ns 1.550ns 2.641ns } { 0.000ns 2.991ns 0.419ns 0.420ns 0.438ns 0.438ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[6] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.634 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[6] {} } { 0.000ns 1.075ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 {} } { 0.000ns 1.075ns 0.963ns } { 0.000ns 0.000ns 0.689ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.806 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[6] armreduced:arm_cpu|comb~133 armreduced:arm_cpu|comb~134 armreduced:arm_cpu|comb~135 armreduced:arm_cpu|comb~136 armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~11 armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[6] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.806 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[6] {} armreduced:arm_cpu|comb~133 {} armreduced:arm_cpu|comb~134 {} armreduced:arm_cpu|comb~135 {} armreduced:arm_cpu|comb~136 {} armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~11 {} armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[6] {} } { 0.000ns 0.000ns 0.987ns 0.454ns 0.692ns 0.260ns 1.550ns 2.641ns } { 0.000ns 2.991ns 0.419ns 0.420ns 0.438ns 0.438ns 0.150ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 register armreduced:arm_cpu\|stage_register_exmem:EXMEM\|register:reg_ALUOut_M\|regout\[23\] memory ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a18~portb_datain_reg1 2.877 ns " "Info: Slack time is 2.877 ns for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" between source register \"armreduced:arm_cpu\|stage_register_exmem:EXMEM\|register:reg_ALUOut_M\|regout\[23\]\" and destination memory \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a18~portb_datain_reg1\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.040 ns + Largest register memory " "Info: + Largest register to memory requirement is 9.040 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "9.261 ns + " "Info: + Setup relationship between source and destination is 9.261 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 43.914 ns " "Info: + Latch edge is 43.914 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 37.037 ns 6.877 ns  50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" is 37.037 ns with  offset of 6.877 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 34.653 ns " "Info: - Launch edge is 34.653 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 37.037 ns -2.384 ns  50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.064 ns + Largest " "Info: + Largest clock skew is 0.064 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 destination 2.692 ns + Shortest memory " "Info: + Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" to destination memory is 2.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 496 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 496; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(0.673 ns) 2.692 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a18~portb_datain_reg1 3 MEM M4K_X52_Y22 1 " "Info: 3: + IC(0.944 ns) + CELL(0.673 ns) = 2.692 ns; Loc. = M4K_X52_Y22; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a18~portb_datain_reg1'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System_Syn/db/altsyncram_i9b2.tdf" 674 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.673 ns ( 25.00 % ) " "Info: Total cell delay = 0.673 ns ( 25.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.019 ns ( 75.00 % ) " "Info: Total interconnect delay = 2.019 ns ( 75.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 {} } { 0.000ns 1.075ns 0.944ns } { 0.000ns 0.000ns 0.673ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 source 2.628 ns - Longest register " "Info: - Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to source register is 2.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1326 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1326; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.628 ns armreduced:arm_cpu\|stage_register_exmem:EXMEM\|register:reg_ALUOut_M\|regout\[23\] 3 REG LCFF_X42_Y21_N19 3 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.628 ns; Loc. = LCFF_X42_Y21_N19; Fanout = 3; REG Node = 'armreduced:arm_cpu\|stage_register_exmem:EXMEM\|register:reg_ALUOut_M\|regout\[23\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] } "NODE_NAME" } } { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/ARM/ARMCPU.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.43 % ) " "Info: Total cell delay = 0.537 ns ( 20.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.091 ns ( 79.57 % ) " "Info: Total interconnect delay = 2.091 ns ( 79.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] {} } { 0.000ns 1.075ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 {} } { 0.000ns 1.075ns 0.944ns } { 0.000ns 0.000ns 0.673ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] {} } { 0.000ns 1.075ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/ARM/ARMCPU.v" 137 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns - " "Info: - Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System_Syn/db/altsyncram_i9b2.tdf" 674 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 {} } { 0.000ns 1.075ns 0.944ns } { 0.000ns 0.000ns 0.673ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] {} } { 0.000ns 1.075ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.163 ns - Longest register memory " "Info: - Longest register to memory delay is 6.163 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns armreduced:arm_cpu\|stage_register_exmem:EXMEM\|register:reg_ALUOut_M\|regout\[23\] 1 REG LCFF_X42_Y21_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y21_N19; Fanout = 3; REG Node = 'armreduced:arm_cpu\|stage_register_exmem:EXMEM\|register:reg_ALUOut_M\|regout\[23\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] } "NODE_NAME" } } { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/ARM/ARMCPU.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.298 ns) + CELL(0.398 ns) 1.696 ns Addr_Decoder:Decoder\|Equal0~2 2 COMB LCCOMB_X36_Y18_N14 1 " "Info: 2: + IC(1.298 ns) + CELL(0.398 ns) = 1.696 ns; Loc. = LCCOMB_X36_Y18_N14; Fanout = 1; COMB Node = 'Addr_Decoder:Decoder\|Equal0~2'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] Addr_Decoder:Decoder|Equal0~2 } "NODE_NAME" } } { "../ARM_System/Decoder/Addr_Decoder.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/Decoder/Addr_Decoder.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.393 ns) 2.338 ns Addr_Decoder:Decoder\|Equal0~4 3 COMB LCCOMB_X36_Y18_N26 1 " "Info: 3: + IC(0.249 ns) + CELL(0.393 ns) = 2.338 ns; Loc. = LCCOMB_X36_Y18_N26; Fanout = 1; COMB Node = 'Addr_Decoder:Decoder\|Equal0~4'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { Addr_Decoder:Decoder|Equal0~2 Addr_Decoder:Decoder|Equal0~4 } "NODE_NAME" } } { "../ARM_System/Decoder/Addr_Decoder.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/Decoder/Addr_Decoder.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.416 ns) 3.007 ns Addr_Decoder:Decoder\|Equal0~5 4 COMB LCCOMB_X36_Y18_N12 225 " "Info: 4: + IC(0.253 ns) + CELL(0.416 ns) = 3.007 ns; Loc. = LCCOMB_X36_Y18_N12; Fanout = 225; COMB Node = 'Addr_Decoder:Decoder\|Equal0~5'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { Addr_Decoder:Decoder|Equal0~4 Addr_Decoder:Decoder|Equal0~5 } "NODE_NAME" } } { "../ARM_System/Decoder/Addr_Decoder.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/Decoder/Addr_Decoder.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.512 ns) + CELL(0.644 ns) 6.163 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a18~portb_datain_reg1 5 MEM M4K_X52_Y22 1 " "Info: 5: + IC(2.512 ns) + CELL(0.644 ns) = 6.163 ns; Loc. = M4K_X52_Y22; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a18~portb_datain_reg1'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.156 ns" { Addr_Decoder:Decoder|Equal0~5 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System_Syn/db/altsyncram_i9b2.tdf" 674 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.851 ns ( 30.03 % ) " "Info: Total cell delay = 1.851 ns ( 30.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.312 ns ( 69.97 % ) " "Info: Total interconnect delay = 4.312 ns ( 69.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.163 ns" { armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] Addr_Decoder:Decoder|Equal0~2 Addr_Decoder:Decoder|Equal0~4 Addr_Decoder:Decoder|Equal0~5 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.163 ns" { armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] {} Addr_Decoder:Decoder|Equal0~2 {} Addr_Decoder:Decoder|Equal0~4 {} Addr_Decoder:Decoder|Equal0~5 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 {} } { 0.000ns 1.298ns 0.249ns 0.253ns 2.512ns } { 0.000ns 0.398ns 0.393ns 0.416ns 0.644ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 {} } { 0.000ns 1.075ns 0.944ns } { 0.000ns 0.000ns 0.673ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] {} } { 0.000ns 1.075ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.163 ns" { armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] Addr_Decoder:Decoder|Equal0~2 Addr_Decoder:Decoder|Equal0~4 Addr_Decoder:Decoder|Equal0~5 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.163 ns" { armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] {} Addr_Decoder:Decoder|Equal0~2 {} Addr_Decoder:Decoder|Equal0~4 {} Addr_Decoder:Decoder|Equal0~5 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 {} } { 0.000ns 1.298ns 0.249ns 0.253ns 2.512ns } { 0.000ns 0.398ns 0.393ns 0.416ns 0.644ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 register miniUART:UART\|CSReg\[1\] register miniUART:UART\|CSReg\[1\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" between source register \"miniUART:UART\|CSReg\[1\]\" and destination register \"miniUART:UART\|CSReg\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns miniUART:UART\|CSReg\[1\] 1 REG LCFF_X38_Y16_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y16_N3; Fanout = 2; REG Node = 'miniUART:UART\|CSReg\[1\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { miniUART:UART|CSReg[1] } "NODE_NAME" } } { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/UART/miniUART.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns miniUART:UART\|CSReg~4 2 COMB LCCOMB_X38_Y16_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X38_Y16_N2; Fanout = 1; COMB Node = 'miniUART:UART\|CSReg~4'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { miniUART:UART|CSReg[1] miniUART:UART|CSReg~4 } "NODE_NAME" } } { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/UART/miniUART.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns miniUART:UART\|CSReg\[1\] 3 REG LCFF_X38_Y16_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X38_Y16_N3; Fanout = 2; REG Node = 'miniUART:UART\|CSReg\[1\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { miniUART:UART|CSReg~4 miniUART:UART|CSReg[1] } "NODE_NAME" } } { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/UART/miniUART.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { miniUART:UART|CSReg[1] miniUART:UART|CSReg~4 miniUART:UART|CSReg[1] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { miniUART:UART|CSReg[1] {} miniUART:UART|CSReg~4 {} miniUART:UART|CSReg[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.384 ns " "Info: + Latch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 37.037 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.384 ns " "Info: - Launch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 37.037 ns -2.384 ns  50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 destination 2.622 ns + Longest register " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to destination register is 2.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1326 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1326; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.622 ns miniUART:UART\|CSReg\[1\] 3 REG LCFF_X38_Y16_N3 2 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.622 ns; Loc. = LCFF_X38_Y16_N3; Fanout = 2; REG Node = 'miniUART:UART\|CSReg\[1\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|CSReg[1] } "NODE_NAME" } } { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/UART/miniUART.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.48 % ) " "Info: Total cell delay = 0.537 ns ( 20.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.085 ns ( 79.52 % ) " "Info: Total interconnect delay = 2.085 ns ( 79.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|CSReg[1] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.622 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|CSReg[1] {} } { 0.000ns 1.075ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 source 2.622 ns - Shortest register " "Info: - Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to source register is 2.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1326 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1326; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.622 ns miniUART:UART\|CSReg\[1\] 3 REG LCFF_X38_Y16_N3 2 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.622 ns; Loc. = LCFF_X38_Y16_N3; Fanout = 2; REG Node = 'miniUART:UART\|CSReg\[1\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|CSReg[1] } "NODE_NAME" } } { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/UART/miniUART.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.48 % ) " "Info: Total cell delay = 0.537 ns ( 20.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.085 ns ( 79.52 % ) " "Info: Total interconnect delay = 2.085 ns ( 79.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|CSReg[1] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.622 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|CSReg[1] {} } { 0.000ns 1.075ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|CSReg[1] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.622 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|CSReg[1] {} } { 0.000ns 1.075ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/UART/miniUART.v" 152 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/UART/miniUART.v" 152 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|CSReg[1] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.622 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|CSReg[1] {} } { 0.000ns 1.075ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { miniUART:UART|CSReg[1] miniUART:UART|CSReg~4 miniUART:UART|CSReg[1] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { miniUART:UART|CSReg[1] {} miniUART:UART|CSReg~4 {} miniUART:UART|CSReg[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|CSReg[1] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.622 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|CSReg[1] {} } { 0.000ns 1.075ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 memory ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a5~porta_datain_reg1 memory ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_memory_reg0 2.645 ns " "Info: Minimum slack time is 2.645 ns for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" between source memory \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a5~porta_datain_reg1\" and destination memory \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_memory_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.645 ns + Shortest memory memory " "Info: + Shortest memory to memory delay is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a5~porta_datain_reg1 1 MEM M4K_X26_Y20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y20; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a5~porta_datain_reg1'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System_Syn/db/altsyncram_i9b2.tdf" 219 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.645 ns) 2.645 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_memory_reg0 2 MEM M4K_X26_Y20 0 " "Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X26_Y20; Fanout = 0; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_memory_reg0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg1 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System_Syn/db/altsyncram_i9b2.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.645 ns ( 100.00 % ) " "Info: Total cell delay = 2.645 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg1 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg1 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.000 ns - Smallest memory memory " "Info: - Smallest memory to memory requirement is 0.000 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.877 ns " "Info: + Latch edge is 6.877 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 37.037 ns 6.877 ns  50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" is 37.037 ns with  offset of 6.877 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 6.877 ns " "Info: - Launch edge is 6.877 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 37.037 ns 6.877 ns  50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" is 37.037 ns with  offset of 6.877 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.025 ns + Smallest " "Info: + Smallest clock skew is -0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 destination 2.673 ns + Longest memory " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" to destination memory is 2.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 496 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 496; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.635 ns) 2.673 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_memory_reg0 3 MEM M4K_X26_Y20 0 " "Info: 3: + IC(0.963 ns) + CELL(0.635 ns) = 2.673 ns; Loc. = M4K_X26_Y20; Fanout = 0; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_memory_reg0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System_Syn/db/altsyncram_i9b2.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.635 ns ( 23.76 % ) " "Info: Total cell delay = 0.635 ns ( 23.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.038 ns ( 76.24 % ) " "Info: Total interconnect delay = 2.038 ns ( 76.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0 {} } { 0.000ns 1.075ns 0.963ns } { 0.000ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 source 2.698 ns - Shortest memory " "Info: - Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" to source memory is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 496 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 496; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.660 ns) 2.698 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a5~porta_datain_reg1 3 MEM M4K_X26_Y20 1 " "Info: 3: + IC(0.963 ns) + CELL(0.660 ns) = 2.698 ns; Loc. = M4K_X26_Y20; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a5~porta_datain_reg1'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System_Syn/db/altsyncram_i9b2.tdf" 219 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.660 ns ( 24.46 % ) " "Info: Total cell delay = 0.660 ns ( 24.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.038 ns ( 75.54 % ) " "Info: Total interconnect delay = 2.038 ns ( 75.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg1 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg1 {} } { 0.000ns 1.075ns 0.963ns } { 0.000ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0 {} } { 0.000ns 1.075ns 0.963ns } { 0.000ns 0.000ns 0.635ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg1 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg1 {} } { 0.000ns 1.075ns 0.963ns } { 0.000ns 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System_Syn/db/altsyncram_i9b2.tdf" 219 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System_Syn/db/altsyncram_i9b2.tdf" 254 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0 {} } { 0.000ns 1.075ns 0.963ns } { 0.000ns 0.000ns 0.635ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg1 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg1 {} } { 0.000ns 1.075ns 0.963ns } { 0.000ns 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg1 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg1 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0 {} } { 0.000ns 1.075ns 0.963ns } { 0.000ns 0.000ns 0.635ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg1 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg1 {} } { 0.000ns 1.075ns 0.963ns } { 0.000ns 0.000ns 0.660ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "miniUART:UART\|RxUnit:RxDev\|SampleCnt\[1\] UART_RXD CLOCK_27 8.827 ns register " "Info: tsu for register \"miniUART:UART\|RxUnit:RxDev\|SampleCnt\[1\]\" (data pin = \"UART_RXD\", clock pin = \"CLOCK_27\") is 8.827 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.106 ns + Longest pin register " "Info: + Longest pin to register delay is 9.106 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns UART_RXD 1 PIN PIN_C25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 3; PIN Node = 'UART_RXD'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "../ARM_System/ARM_System.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/ARM_System.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.943 ns) + CELL(0.150 ns) 6.975 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[1\]~0 2 COMB LCCOMB_X36_Y16_N16 1 " "Info: 2: + IC(5.943 ns) + CELL(0.150 ns) = 6.975 ns; Loc. = LCCOMB_X36_Y16_N16; Fanout = 1; COMB Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[1\]~0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.093 ns" { UART_RXD miniUART:UART|RxUnit:RxDev|SampleCnt[1]~0 } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 7.681 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[1\]~1 3 COMB LCCOMB_X36_Y16_N28 4 " "Info: 3: + IC(0.268 ns) + CELL(0.438 ns) = 7.681 ns; Loc. = LCCOMB_X36_Y16_N28; Fanout = 4; COMB Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[1\]~1'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { miniUART:UART|RxUnit:RxDev|SampleCnt[1]~0 miniUART:UART|RxUnit:RxDev|SampleCnt[1]~1 } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.419 ns) 9.022 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[1\]~5 4 COMB LCCOMB_X41_Y16_N24 1 " "Info: 4: + IC(0.922 ns) + CELL(0.419 ns) = 9.022 ns; Loc. = LCCOMB_X41_Y16_N24; Fanout = 1; COMB Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[1\]~5'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { miniUART:UART|RxUnit:RxDev|SampleCnt[1]~1 miniUART:UART|RxUnit:RxDev|SampleCnt[1]~5 } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.106 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[1\] 5 REG LCFF_X41_Y16_N25 5 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 9.106 ns; Loc. = LCFF_X41_Y16_N25; Fanout = 5; REG Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[1\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { miniUART:UART|RxUnit:RxDev|SampleCnt[1]~5 miniUART:UART|RxUnit:RxDev|SampleCnt[1] } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.973 ns ( 21.67 % ) " "Info: Total cell delay = 1.973 ns ( 21.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.133 ns ( 78.33 % ) " "Info: Total interconnect delay = 7.133 ns ( 78.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.106 ns" { UART_RXD miniUART:UART|RxUnit:RxDev|SampleCnt[1]~0 miniUART:UART|RxUnit:RxDev|SampleCnt[1]~1 miniUART:UART|RxUnit:RxDev|SampleCnt[1]~5 miniUART:UART|RxUnit:RxDev|SampleCnt[1] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.106 ns" { UART_RXD {} UART_RXD~combout {} miniUART:UART|RxUnit:RxDev|SampleCnt[1]~0 {} miniUART:UART|RxUnit:RxDev|SampleCnt[1]~1 {} miniUART:UART|RxUnit:RxDev|SampleCnt[1]~5 {} miniUART:UART|RxUnit:RxDev|SampleCnt[1] {} } { 0.000ns 0.000ns 5.943ns 0.268ns 0.922ns 0.000ns } { 0.000ns 0.882ns 0.150ns 0.438ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 -2.384 ns - " "Info: - Offset between input clock \"CLOCK_27\" and output clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is -2.384 ns" {  } { { "../ARM_System/ARM_System.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/ARM_System.v" 23 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 destination 2.627 ns - Shortest register " "Info: - Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to destination register is 2.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1326 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1326; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.627 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[1\] 3 REG LCFF_X41_Y16_N25 5 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.627 ns; Loc. = LCFF_X41_Y16_N25; Fanout = 5; REG Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[1\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|RxUnit:RxDev|SampleCnt[1] } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.44 % ) " "Info: Total cell delay = 0.537 ns ( 20.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.090 ns ( 79.56 % ) " "Info: Total interconnect delay = 2.090 ns ( 79.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|RxUnit:RxDev|SampleCnt[1] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|RxUnit:RxDev|SampleCnt[1] {} } { 0.000ns 1.075ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.106 ns" { UART_RXD miniUART:UART|RxUnit:RxDev|SampleCnt[1]~0 miniUART:UART|RxUnit:RxDev|SampleCnt[1]~1 miniUART:UART|RxUnit:RxDev|SampleCnt[1]~5 miniUART:UART|RxUnit:RxDev|SampleCnt[1] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.106 ns" { UART_RXD {} UART_RXD~combout {} miniUART:UART|RxUnit:RxDev|SampleCnt[1]~0 {} miniUART:UART|RxUnit:RxDev|SampleCnt[1]~1 {} miniUART:UART|RxUnit:RxDev|SampleCnt[1]~5 {} miniUART:UART|RxUnit:RxDev|SampleCnt[1] {} } { 0.000ns 0.000ns 5.943ns 0.268ns 0.922ns 0.000ns } { 0.000ns 0.882ns 0.150ns 0.438ns 0.419ns 0.084ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|RxUnit:RxDev|SampleCnt[1] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|RxUnit:RxDev|SampleCnt[1] {} } { 0.000ns 1.075ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 LEDR\[0\] GPIO:uGPIO\|LEDR_R\[0\] 6.767 ns register " "Info: tco from clock \"CLOCK_27\" to destination pin \"LEDR\[0\]\" through register \"GPIO:uGPIO\|LEDR_R\[0\]\" is 6.767 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 -2.384 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is -2.384 ns" {  } { { "../ARM_System/ARM_System.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/ARM_System.v" 23 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 source 2.613 ns + Longest register " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to source register is 2.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1326 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1326; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 2.613 ns GPIO:uGPIO\|LEDR_R\[0\] 3 REG LCFF_X35_Y15_N15 1 " "Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 2.613 ns; Loc. = LCFF_X35_Y15_N15; Fanout = 1; REG Node = 'GPIO:uGPIO\|LEDR_R\[0\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|LEDR_R[0] } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.55 % ) " "Info: Total cell delay = 0.537 ns ( 20.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.076 ns ( 79.45 % ) " "Info: Total interconnect delay = 2.076 ns ( 79.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|LEDR_R[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.613 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|LEDR_R[0] {} } { 0.000ns 1.075ns 1.001ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.288 ns + Longest register pin " "Info: + Longest register to pin delay is 6.288 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO:uGPIO\|LEDR_R\[0\] 1 REG LCFF_X35_Y15_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y15_N15; Fanout = 1; REG Node = 'GPIO:uGPIO\|LEDR_R\[0\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO:uGPIO|LEDR_R[0] } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.470 ns) + CELL(2.818 ns) 6.288 ns LEDR\[0\] 2 PIN PIN_AE23 0 " "Info: 2: + IC(3.470 ns) + CELL(2.818 ns) = 6.288 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'LEDR\[0\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.288 ns" { GPIO:uGPIO|LEDR_R[0] LEDR[0] } "NODE_NAME" } } { "../ARM_System/ARM_System.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/ARM_System.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.818 ns ( 44.82 % ) " "Info: Total cell delay = 2.818 ns ( 44.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.470 ns ( 55.18 % ) " "Info: Total interconnect delay = 3.470 ns ( 55.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.288 ns" { GPIO:uGPIO|LEDR_R[0] LEDR[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.288 ns" { GPIO:uGPIO|LEDR_R[0] {} LEDR[0] {} } { 0.000ns 3.470ns } { 0.000ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|LEDR_R[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.613 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|LEDR_R[0] {} } { 0.000ns 1.075ns 1.001ns } { 0.000ns 0.000ns 0.537ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.288 ns" { GPIO:uGPIO|LEDR_R[0] LEDR[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.288 ns" { GPIO:uGPIO|LEDR_R[0] {} LEDR[0] {} } { 0.000ns 3.470ns } { 0.000ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "GPIO:uGPIO\|key_detect:sw9\|c_state.S12 SW\[9\] CLOCK_27 -1.509 ns register " "Info: th for register \"GPIO:uGPIO\|key_detect:sw9\|c_state.S12\" (data pin = \"SW\[9\]\", clock pin = \"CLOCK_27\") is -1.509 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 -2.384 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is -2.384 ns" {  } { { "../ARM_System/ARM_System.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/ARM_System.v" 23 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 destination 2.641 ns + Longest register " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to destination register is 2.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1326 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1326; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.641 ns GPIO:uGPIO\|key_detect:sw9\|c_state.S12 3 REG LCFF_X30_Y32_N5 1 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X30_Y32_N5; Fanout = 1; REG Node = 'GPIO:uGPIO\|key_detect:sw9\|c_state.S12'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|key_detect:sw9|c_state.S12 } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/GPIO/GPIO.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.33 % ) " "Info: Total cell delay = 0.537 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.104 ns ( 79.67 % ) " "Info: Total interconnect delay = 2.104 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|key_detect:sw9|c_state.S12 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|key_detect:sw9|c_state.S12 {} } { 0.000ns 1.075ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/GPIO/GPIO.v" 260 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.032 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[9\] 1 PIN PIN_A13 15 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_A13; Fanout = 15; PIN Node = 'SW\[9\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "../ARM_System/ARM_System.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/ARM_System.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.150 ns) 1.948 ns GPIO:uGPIO\|key_detect:sw9\|c_state~24 2 COMB LCCOMB_X30_Y32_N4 1 " "Info: 2: + IC(0.799 ns) + CELL(0.150 ns) = 1.948 ns; Loc. = LCCOMB_X30_Y32_N4; Fanout = 1; COMB Node = 'GPIO:uGPIO\|key_detect:sw9\|c_state~24'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.949 ns" { SW[9] GPIO:uGPIO|key_detect:sw9|c_state~24 } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/GPIO/GPIO.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.032 ns GPIO:uGPIO\|key_detect:sw9\|c_state.S12 3 REG LCFF_X30_Y32_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.032 ns; Loc. = LCFF_X30_Y32_N5; Fanout = 1; REG Node = 'GPIO:uGPIO\|key_detect:sw9\|c_state.S12'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { GPIO:uGPIO|key_detect:sw9|c_state~24 GPIO:uGPIO|key_detect:sw9|c_state.S12 } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/WE4T/Desktop/MyTermProject/ARM_System/GPIO/GPIO.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 60.68 % ) " "Info: Total cell delay = 1.233 ns ( 60.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.799 ns ( 39.32 % ) " "Info: Total interconnect delay = 0.799 ns ( 39.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.032 ns" { SW[9] GPIO:uGPIO|key_detect:sw9|c_state~24 GPIO:uGPIO|key_detect:sw9|c_state.S12 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.032 ns" { SW[9] {} SW[9]~combout {} GPIO:uGPIO|key_detect:sw9|c_state~24 {} GPIO:uGPIO|key_detect:sw9|c_state.S12 {} } { 0.000ns 0.000ns 0.799ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|key_detect:sw9|c_state.S12 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|key_detect:sw9|c_state.S12 {} } { 0.000ns 1.075ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.032 ns" { SW[9] GPIO:uGPIO|key_detect:sw9|c_state~24 GPIO:uGPIO|key_detect:sw9|c_state.S12 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.032 ns" { SW[9] {} SW[9]~combout {} GPIO:uGPIO|key_detect:sw9|c_state~24 {} GPIO:uGPIO|key_detect:sw9|c_state.S12 {} } { 0.000ns 0.000ns 0.799ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 05:18:17 2023 " "Info: Processing ended: Tue Jun 13 05:18:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
