Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Jul 19 12:38:34 2016
| Host         : HP-25 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file mb_wrapper_control_sets_placed.rpt
| Design       : mb_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    50 |
| Unused register locations in slices containing registers |   141 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             169 |           67 |
| No           | No                    | Yes                    |              29 |            8 |
| No           | Yes                   | No                     |             185 |           79 |
| Yes          | No                    | No                     |             188 |           54 |
| Yes          | No                    | Yes                    |              14 |            7 |
| Yes          | Yes                   | No                     |             466 |          152 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|          Clock Signal          |                                                                                  Enable Signal                                                                                 |                                                                Set/Reset Signal                                                                | Slice Load Count | Bel Load Count |
+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  mb_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                       |                1 |              1 |
|  mb_i/mdm_1/U0/Ext_JTAG_UPDATE | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                  | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0 |                1 |              1 |
| ~mb_i/mdm_1/U0/Ext_JTAG_DRCK   | mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                    | mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                                     |                1 |              1 |
|  mb_i/clk_wiz_1/inst/clk_out1  | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                 |                                                                                                                                                |                1 |              1 |
|  mb_i/mdm_1/U0/Ext_JTAG_UPDATE | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                  | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_n_0                       |                1 |              1 |
|  mb_i/mdm_1/U0/Ext_JTAG_UPDATE | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                  | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg_n_0                       |                1 |              1 |
|  mb_i/mdm_1/U0/Ext_JTAG_UPDATE | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                  | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                       |                1 |              1 |
| ~mb_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                | mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0                                                                                                    |                1 |              1 |
|  mb_i/mdm_1/U0/Ext_JTAG_UPDATE | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                  | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                               |                1 |              2 |
|  mb_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                |                                                                                                                                                |                2 |              2 |
|  mb_i/mdm_1/U0/Ext_JTAG_UPDATE | mb_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                              | mb_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                          |                1 |              4 |
|  mb_i/clk_wiz_1/inst/clk_out1  | mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                               | mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                  |                1 |              4 |
|  mb_i/mdm_1/U0/Ext_JTAG_DRCK   | mb_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                         | mb_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                          |                1 |              4 |
|  mb_i/mdm_1/U0/Ext_JTAG_UPDATE | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                  |                                                                                                                                                |                3 |              4 |
| ~mb_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                | mb_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                          |                1 |              4 |
|  mb_i/clk_wiz_1/inst/clk_out1  | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                     | mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                2 |              5 |
|  mb_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                | mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg_n_0                                                                                   |                3 |              6 |
|  mb_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                | mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg_n_0                                                                                   |                2 |              6 |
|  mb_i/mdm_1/U0/Ext_JTAG_DRCK   | mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1                                                                                                                              |                                                                                                                                                |                3 |              6 |
|  mb_i/mdm_1/U0/Ext_JTAG_DRCK   | mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]__0_i_1_n_0                                                                                                                   |                                                                                                                                                |                2 |              6 |
|  mb_i/mdm_1/U0/Ext_JTAG_DRCK   | mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[15]_i_1_n_0                                                                                                         |                                                                                                                                                |                1 |              6 |
|  mb_i/clk_wiz_1/inst/clk_out1  | mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                    |                                                                                                                                                |                1 |              8 |
|  mb_i/clk_wiz_1/inst/clk_out1  | mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/WB_DAXI_Read_Data_reg[0]                                                                                             | mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                5 |              8 |
|  mb_i/clk_wiz_1/inst/clk_out1  | mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                        |                                                                                                                                                |                2 |              8 |
|  mb_i/clk_wiz_1/inst/clk_out1  | mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                          |                                                                                                                                                |                1 |              8 |
|  mb_i/mdm_1/U0/Ext_JTAG_UPDATE | mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10                                                                                                                            |                                                                                                                                                |                1 |              8 |
|  mb_i/mdm_1/U0/Ext_JTAG_DRCK   | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/SRL16_En |                                                                                                                                                |                7 |              8 |
|  mb_i/mdm_1/U0/Ext_JTAG_DRCK   | mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                          |                                                                                                                                                |                2 |              8 |
| ~mb_i/mdm_1/U0/Ext_JTAG_UPDATE | mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                    |                                                                                                                                                |                2 |              8 |
|  mb_i/mdm_1/U0/Ext_JTAG_DRCK   | mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[9]_i_1_n_0                                                                                                          |                                                                                                                                                |                3 |             10 |
|  mb_i/clk_wiz_1/inst/clk_out1  | mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                 |                                                                                                                                                |                4 |             14 |
|  mb_i/clk_wiz_1/inst/clk_out1  | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                          | mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                5 |             16 |
|  mb_i/clk_wiz_1/inst/clk_out1  | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                          | mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                8 |             20 |
|  mb_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                | mb_i/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                                                        |                5 |             23 |
|  mb_i/clk_wiz_1/inst/clk_out1  | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                  | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                             |               12 |             32 |
|  mb_i/mdm_1/U0/Ext_JTAG_DRCK   | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                               |                                                                                                                                                |               12 |             32 |
|  mb_i/clk_wiz_1/inst/clk_out1  | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                               | mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                5 |             32 |
|  mb_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                |               11 |             32 |
|  mb_i/clk_wiz_1/inst/clk_out1  | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                          | mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                9 |             32 |
|  mb_i/clk_wiz_1/inst/clk_out1  | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                          | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                         |                9 |             32 |
|  mb_i/clk_wiz_1/inst/clk_out1  | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                          |                                                                                                                                                |                7 |             32 |
|  mb_i/clk_wiz_1/inst/clk_out1  | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                    | mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                5 |             32 |
|  mb_i/clk_wiz_1/inst/clk_out1  | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                  | mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               13 |             34 |
|  mb_i/mdm_1/U0/Ext_JTAG_DRCK   | mb_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                    |                                                                                                                                                |               12 |             47 |
|  mb_i/clk_wiz_1/inst/clk_out1  | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Mux_Select_LUT6/Using_FPGA.Native_0                                 |                                                                                                                                                |               11 |             75 |
|  mb_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                |                                                                                                                                                |               32 |             87 |
|  mb_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                |                                                                                                                                                |               38 |            101 |
|  mb_i/clk_wiz_1/inst/clk_out1  | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Out_reg[0][26]                                                                                       |                                                                                                                                                |               16 |            128 |
|  mb_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                | mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               63 |            141 |
|  mb_i/clk_wiz_1/inst/clk_out1  | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                 | mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               77 |            218 |
+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


