#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Mar 08 16:15:52 2018
# Process ID: 8400
# Current directory: D:/30424/h/test_env
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2384 D:\30424\h\test_env\test_env.xpr
# Log file: D:/30424/h/test_env/vivado.log
# Journal file: D:/30424/h/test_env\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/30424/h/test_env/test_env.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Paula Hreniuc/test_env' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "D:/30424/h/test_env/test_env.srcs/sources_1/new/mpg.vhd" into library xil_defaultlib [D:/30424/h/test_env/test_env.srcs/sources_1/new/mpg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/30424/h/test_env/test_env.srcs/sources_1/new/test.vhd" into library xil_defaultlib [D:/30424/h/test_env/test_env.srcs/sources_1/new/test.vhd:1]
[Thu Mar 08 16:16:43 2018] Launched synth_1...
Run output will be captured here: D:/30424/h/test_env/test_env.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Mar 08 16:17:42 2018] Launched impl_1...
Run output will be captured here: D:/30424/h/test_env/test_env.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 08 16:18:38 2018] Launched impl_1...
Run output will be captured here: D:/30424/h/test_env/test_env.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183714224A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183714224A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714224A
set_property PROGRAM.FILE {D:/30424/h/test_env/test_env.runs/impl_1/test.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {D:/30424/h/test_env/test_env.runs/impl_1/test.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
close_hw
close [ open D:/30424/h/test_env/test_env.srcs/sources_1/new/7_segment_display.vhd w ]
add_files D:/30424/h/test_env/test_env.srcs/sources_1/new/7_segment_display.vhd
remove_files  D:/30424/h/test_env/test_env.srcs/sources_1/new/7_segment_display.vhd
file delete -force D:/30424/h/test_env/test_env.srcs/sources_1/new/7_segment_display.vhd
close [ open D:/30424/h/test_env/test_env.srcs/sources_1/new/7_segment_display.vhd w ]
add_files D:/30424/h/test_env/test_env.srcs/sources_1/new/7_segment_display.vhd
remove_files  D:/30424/h/test_env/test_env.srcs/sources_1/new/7_segment_display.vhd
file delete -force D:/30424/h/test_env/test_env.srcs/sources_1/new/7_segment_display.vhd
close [ open D:/30424/h/test_env/test_env.srcs/sources_1/new/display.vhd w ]
add_files D:/30424/h/test_env/test_env.srcs/sources_1/new/display.vhd
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "D:/30424/h/test_env/test_env.srcs/sources_1/new/display.vhd" into library xil_defaultlib [D:/30424/h/test_env/test_env.srcs/sources_1/new/display.vhd:1]
[Thu Mar 08 16:52:21 2018] Launched synth_1...
Run output will be captured here: D:/30424/h/test_env/test_env.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Mar 08 16:54:19 2018] Launched impl_1...
Run output will be captured here: D:/30424/h/test_env/test_env.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "D:/30424/h/test_env/test_env.srcs/sources_1/new/mpg.vhd" into library xil_defaultlib [D:/30424/h/test_env/test_env.srcs/sources_1/new/mpg.vhd:1]
[Thu Mar 08 16:59:40 2018] Launched synth_1...
Run output will be captured here: D:/30424/h/test_env/test_env.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Mar 08 17:00:57 2018] Launched impl_1...
Run output will be captured here: D:/30424/h/test_env/test_env.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 08 17:01:54 2018] Launched impl_1...
Run output will be captured here: D:/30424/h/test_env/test_env.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183714224A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183714224A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714224A
set_property PROGRAM.FILE {D:/30424/h/test_env/test_env.runs/impl_1/test.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {D:/30424/h/test_env/test_env.runs/impl_1/test.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
close_hw
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "D:/30424/h/test_env/test_env.srcs/sources_1/new/test.vhd" into library xil_defaultlib [D:/30424/h/test_env/test_env.srcs/sources_1/new/test.vhd:1]
[Thu Mar 08 17:12:44 2018] Launched synth_1...
Run output will be captured here: D:/30424/h/test_env/test_env.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "D:/30424/h/test_env/test_env.srcs/sources_1/new/display.vhd" into library xil_defaultlib [D:/30424/h/test_env/test_env.srcs/sources_1/new/display.vhd:1]
[Thu Mar 08 17:17:26 2018] Launched synth_1...
Run output will be captured here: D:/30424/h/test_env/test_env.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "D:/30424/h/test_env/test_env.srcs/sources_1/new/display.vhd" into library xil_defaultlib [D:/30424/h/test_env/test_env.srcs/sources_1/new/display.vhd:1]
[Thu Mar 08 17:32:54 2018] Launched synth_1...
Run output will be captured here: D:/30424/h/test_env/test_env.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "D:/30424/h/test_env/test_env.srcs/sources_1/new/display.vhd" into library xil_defaultlib [D:/30424/h/test_env/test_env.srcs/sources_1/new/display.vhd:1]
[Thu Mar 08 17:34:23 2018] Launched synth_1...
Run output will be captured here: D:/30424/h/test_env/test_env.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Mar 08 17:34:57 2018] Launched impl_1...
Run output will be captured here: D:/30424/h/test_env/test_env.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 08 17:39:06 2018] Launched impl_1...
Run output will be captured here: D:/30424/h/test_env/test_env.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183714224A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183714224A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714224A
set_property PROGRAM.FILE {D:/30424/h/test_env/test_env.runs/impl_1/test.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183714224A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183714224A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714224A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 08 17:40:07 2018] Launched impl_1...
Run output will be captured here: D:/30424/h/test_env/test_env.runs/impl_1/runme.log
close_hw
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183714224A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183714224A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714224A
set_property PROGRAM.FILE {D:/30424/h/test_env/test_env.runs/impl_1/test.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {D:/30424/h/test_env/test_env.runs/impl_1/test.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 08 17:49:40 2018...
