FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"SYNC24";
2"V3P3\G";
3"MTCA_MIMIC_DATA_RDY_MZ";
4"DATA_MZ";
5"CLK_MZ";
6"SPKR_MZ";
7"GND\G";
8"TELLIE_PULSE_MZ";
9"SMELLIE_PULSE_MZ";
10"TELLIE_DELAY_MZ";
11"SMELLIE_DELAY_MZ";
12"VCC\G";
13"SMELLIE_DELAY";
14"TELLIE_PULSE";
15"TELLIE_DELAY";
16"SMELLIE_PULSE";
17"MTCA_MIMIC_DATA_RDY";
18"SPKR";
19"CLK";
20"VCC\G";
21"DATA";
22"MTCA_MIMIC_TRIG2";
23"MTCA_MIMIC_TRIG1";
24"GT";
25"V3P3\G";
26"GND\G";
27"SYNC_MZ";
28"GND\G";
29"MTCA_MIMIC_TRIG2_MZ";
30"MTCA_MIMIC_TRIG1_MZ";
31"GT_MZ";
32"SYNC24_MZ";
33"GND\G";
34"GND\G";
35"SYNC";
36"GND\G";
37"V3P3\G";
38"VCC\G";
39"JX1_SE_0";
40"VBAT";
41"PWR_EN";
42"JTAG_TDO";
43"JTAG_TCK";
44"GND\G";
45"VCCIO_EN_O";
46"GND\G";
47"SCALER<4>";
48"SCALER<6>";
49"TUBII_RT_OUT";
50"MZ_HAPPY";
51"JX2_SE_1";
52"JX2_SE_0";
53"PWR_GOOD";
54"INIT#";
55"GPIO4";
56"GPIO2";
57"I2C_SCL";
58"GPIO0";
59"CAEN_DATA_RDY";
60"CLOCKS_DATA_RDY";
61"BCKP_CLK_IN_USE_MZ";
62"RESET_CLK";
63"GENERIC_PULSE";
64"V3P3\G";
65"JTAG_TMS";
66"SCALER<5>";
67"CNTRL_REG_CHK";
68"CNTRL_RDY";
69"GPIO5";
70"GPIO3";
71"VCC\G";
72"FPGA_DONE";
73"JX1_SE_1";
74"EXT_TRIG<14>";
75"V3P3\G";
76"GENERIC_DELAY_IN";
77"JX1_GUIDE_PIN1";
78"EXT_TRIG<4>";
79"CLK100_IN_MZ";
80"GND\G";
81"V3P3";
82"CLK100_IN";
83"BCKP_CLK_IN_USE";
84"EXT_TRIG<1>";
85"EXT_TRIG<0>";
86"EXT_TRIG<2>";
87"JX2_GUIDE_PIN1";
88"EXT_TRIG<3>";
89"EXT_TRIG<5>";
90"EXT_TRIG<6>";
91"READ_CNTRL_REG_BIT";
92"JX2_GUIDE_PIN2";
93"V3P3\G";
94"GENERIC_DELAY_OUT";
95"UN$1$LEDL$I102$A";
96"VCC\G";
97"VCC\G";
98"JX1_GUIDE_PIN2";
99"SMELLIE_PRE_DELAY";
100"V3P3\G";
101"EXT_TRIG<7>";
102"V3P3\G";
103"TELLIE_PRE_DELAY";
104"EXT_TRIG<15>";
105"EXT_TRIG<12>";
106"V3P3\G";
107"EXT_TRIG<13>";
108"EXT_TRIG<11>";
109"EXT_TRIG<8>";
110"EXT_TRIG<9>";
111"EXT_TRIG<10>";
112"VCC\G";
113"LE<1>";
114"MUX_ENABLE";
115"LE<2>";
116"LE<0>";
117"CARRIER_SRST#";
118"JTAG_TDI";
119"GPIO1";
120"I2C_SDA";
121"UN$1$BSS138$I123$3";
122"UN$1$RSMD0805$I125$B";
123"VCC\G";
124"GND\G";
125"UN$1$BSS138$I128$1";
126"VCC\G";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
$LOCATION"U5"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1";
"102"
$PN"102"77;
"100"
$PN"100"0;
"96"
$PN"96"7;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"7;
"88"
$PN"88"0;
"84"
$PN"84"0;
"82"
$PN"82"0;
"80"
$PN"80"75;
"76"
$PN"76"0;
"78"
$PN"78"75;
"74"
$PN"74"0;
"72"
$PN"72"7;
"70"
$PN"70"0;
"66"
$PN"66"7;
"68"
$PN"68"0;
"64"
$PN"64"0;
"62"
$PN"62"0;
"60"
$PN"60"38;
"58"
$PN"58"38;
"56"
$PN"56"0;
"52"
$PN"52"7;
"50"
$PN"50"10;
"54"
$PN"54"11;
"48"
$PN"48"9;
"46"
$PN"46"7;
"42"
$PN"42"6;
"40"
$PN"40"7;
"44"
$PN"44"8;
"38"
$PN"38"5;
"36"
$PN"36"4;
"34"
$PN"34"7;
"32"
$PN"32"3;
"30"
$PN"30"30;
"28"
$PN"28"7;
"26"
$PN"26"29;
"24"
$PN"24"31;
"22"
$PN"22"7;
"20"
$PN"20"27;
"18"
$PN"18"32;
"16"
$PN"16"7;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"73;
"8"
$PN"8"72;
"6"
$PN"6"117;
"4"
$PN"4"118;
"2"
$PN"2"65;
"101"
$PN"101"98;
"99"
$PN"99"0;
"95"
$PN"95"7;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"7;
"87"
$PN"87"0;
"83"
$PN"83"104;
"81"
$PN"81"105;
"79"
$PN"79"106;
"75"
$PN"75"107;
"77"
$PN"77"7;
"73"
$PN"73"74;
"71"
$PN"71"7;
"69"
$PN"69"108;
"65"
$PN"65"7;
"67"
$PN"67"109;
"63"
$PN"63"110;
"61"
$PN"61"111;
"59"
$PN"59"112;
"57"
$PN"57"112;
"55"
$PN"55"114;
"51"
$PN"51"7;
"49"
$PN"49"113;
"53"
$PN"53"115;
"47"
$PN"47"116;
"45"
$PN"45"7;
"41"
$PN"41"0;
"39"
$PN"39"7;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"7;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"7;
"25"
$PN"25"0;
"23"
$PN"23"76;
"21"
$PN"21"7;
"19"
$PN"19"103;
"15"
$PN"15"7;
"17"
$PN"17"99;
"13"
$PN"13"0;
"9"
$PN"9"39;
"11"
$PN"11"0;
"5"
$PN"5"41;
"7"
$PN"7"40;
"3"
$PN"3"42;
"1"
$PN"1"43;
%"OUTPORT"
"1","(350,3150)","2","standard","I100";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"66;
%"OUTPORT"
"1","(350,2950)","2","standard","I101";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"68;
%"LED_L"
"1","(175,3450)","1","misc","I102";
;
$LOCATION"D15"
NEEDS_NO_SIZE"TRUE"
ABBREV"LED"
TITLE"LED"
CDS_LIB"misc"
CDS_LOCATION"D15"
$SEC"1"
CDS_SEC"1";
"A\NAC"
$PN"2"95;
"B\NAC"
$PN"1"46;
%"RSMD0805"
"1","(400,3450)","0","resistors","I103";
;
VALUE"100"
$LOCATION"R367"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LOCATION"R367"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"95;
"B<0>"
$PN"2"50;
%"74LV07A"
"1","(-3550,2950)","0","ttl","I104";
;
$LOCATION"U76"
CDS_SEC"1"
CDS_LOCATION"U76"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl"
$SEC"1";
"VCC"
$PN"14"37;
"GND"
$PN"7"33;
"Y6"
$PN"12"0;
"Y5"
$PN"10"29;
"Y4"
$PN"8"30;
"Y3"
$PN"6"31;
"Y2"
$PN"4"27;
"Y1"
$PN"2"32;
"A6"
$PN"13"22;
"A5"
$PN"11"22;
"A4"
$PN"9"23;
"A3"
$PN"5"24;
"A2"
$PN"3"35;
"A1"
$PN"1"1;
%"INPORT"
"1","(-4275,3075)","0","standard","I105";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"1;
%"INPORT"
"1","(-4275,3025)","0","standard","I106";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"35;
%"INPORT"
"1","(-4275,2975)","0","standard","I107";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"24;
%"INPORT"
"1","(-4275,2925)","0","standard","I108";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"23;
%"INPORT"
"1","(-4275,2875)","0","standard","I109";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"22;
%"RSMD0603"
"1","(-3275,3675)","1","resistors","I111";
;
VALUE"4K"
$LOCATION"R140"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R140"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"32;
"B<0>"
$PN"2"100;
%"RSMD0603"
"1","(-3225,3675)","1","resistors","I112";
;
VALUE"4K"
$LOCATION"R141"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R141"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"27;
"B<0>"
$PN"2"100;
%"RSMD0603"
"1","(-3100,3675)","1","resistors","I113";
;
VALUE"4K"
$LOCATION"R142"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R142"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"31;
"B<0>"
$PN"2"100;
%"RSMD0603"
"1","(-3075,3675)","1","resistors","I114";
;
VALUE"4K"
$LOCATION"R143"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R143"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"29;
"B<0>"
$PN"2"100;
%"RSMD0603"
"1","(-3050,3675)","1","resistors","I115";
;
VALUE"4K"
$LOCATION"R144"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R144"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"30;
"B<0>"
$PN"2"100;
%"CSMD0603"
"1","(-3525,3425)","0","capacitors","I116";
;
VOLTAGE"50V"
PACKTYPE"0603"
$LOCATION"C203"
VALUE"0.1UF"
PART_NAME"CSMD0603"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LOCATION"C203"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"37;
"A<0>"
$PN"1"33;
%"74LV07A"
"1","(3250,2775)","2","ttl","I117";
;
$LOCATION"U161"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LOCATION"U161"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"81;
"GND"
$PN"7"80;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"0;
"Y3"
$PN"6"0;
"Y2"
$PN"4"61;
"Y1"
$PN"2"79;
"A6"
$PN"13"0;
"A5"
$PN"11"0;
"A4"
$PN"9"0;
"A3"
$PN"5"0;
"A2"
$PN"3"82;
"A1"
$PN"1"83;
%"INPORT"
"1","(3025,2350)","0","standard","I118";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"83;
%"INPORT"
"1","(3025,2450)","0","standard","I119";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"82;
%"CSMD0603"
"1","(3250,3250)","0","capacitors","I120";
;
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
$LOCATION"C206"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
CDS_LOCATION"C206"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"80;
"A<0>"
$PN"1"81;
%"INPORT"
"1","(-650,3300)","2","standard","I121";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"76;
%"OUTPORT"
"1","(-650,2700)","0","standard","I122";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"116;
%"BSS138"
"1","(325,4375)","0","transistors","I123";
;
$LOCATION"U219"
CDS_LIB"transistors"
CDS_LMAN_SYM_OUTLINE"-150,150,100,-100"
CDS_LOCATION"U219"
$SEC"1"
CDS_SEC"1";
"1"
$PN"1"45;
"2"
$PN"2"124;
"3"
$PN"3"121;
%"SIP_HEADER_2PIN"
"1","(850,4550)","0","misc","I124";
;
$LOCATION"U220"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
CDS_LIB"misc"
CDS_LOCATION"U220"
$SEC"1"
CDS_SEC"1";
"2 \B"
$PN"2"123;
"1 \B"
$PN"1"122;
%"RSMD0805"
"1","(550,4575)","0","resistors","I125";
;
VALUE"NS"
$LOCATION"R422"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805"
CDS_LOCATION"R422"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"121;
"B<0>"
$PN"2"122;
%"RSMD0805"
"1","(550,4425)","0","resistors","I126";
;
VALUE"NS"
$LOCATION"R423"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LOCATION"R423"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"121;
"B<0>"
$PN"2"124;
%"RSMD0805"
"1","(-50,4225)","0","resistors","I127";
;
VALUE"4K"
$LOCATION"R421"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LOCATION"R421"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"45;
"B<0>"
$PN"2"124;
%"BSS138"
"1","(-485,4360)","0","transistors","I128";
;
$LOCATION"U218"
CDS_LIB"transistors"
CDS_LMAN_SYM_OUTLINE"-150,150,100,-100"
CDS_LOCATION"U218"
$SEC"1"
CDS_SEC"1";
"1"
$PN"1"125;
"2"
$PN"2"44;
"3"
$PN"3"41;
%"RSMD0805"
"1","(-725,4550)","0","resistors","I129";
;
$LOCATION"R420"
VALUE"NS"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R420"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"64;
"B<0>"
$PN"2"41;
%"RSMD0805"
"1","(-1050,4350)","0","resistors","I130";
;
VALUE"1000"
$LOCATION"R418"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805"
CDS_LOCATION"R418"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"126;
"B<0>"
$PN"2"125;
%"RSMD0805"
"1","(-875,4200)","1","resistors","I131";
;
VALUE"4K"
$LOCATION"R419"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R419"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"44;
"B<0>"
$PN"2"125;
%"CSMD0805"
"1","(-750,4200)","1","capacitors","I132";
;
VALUE"5PF"
PACKTYPE"0805"
VOLTAGE"50V"
$LOCATION"C217"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"5%"
CDS_LOCATION"C217"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"125;
"A<0>"
$PN"1"44;
%"TESTPOINT_L"
"1","(-200,4000)","0","misc","I133";
;
$LOCATION"TP53"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST"
CDS_LOCATION"TP53"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"45;
%"TESTPOINT_L"
"1","(-250,4525)","0","misc","I134";
;
$LOCATION"TP52"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc"
CDS_LOCATION"TP52"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"41;
%"74LVC07A"
"1","(-3550,2350)","2","ttl","I135";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"VCC"2;
"GND"28;
"Y6"0;
"Y5"0;
"Y4"18;
"Y3"19;
"Y2"21;
"Y1"17;
"A6"34;
"A5"34;
"A4"6;
"A3"5;
"A2"4;
"A1"3;
%"74LVC07A"
"1","(-3550,1825)","2","ttl","I136";
;
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"VCC"25;
"GND"26;
"Y6"0;
"Y5"0;
"Y4"13;
"Y3"15;
"Y2"16;
"Y1"14;
"A6"36;
"A5"36;
"A4"11;
"A3"10;
"A2"9;
"A1"8;
%"OUTPORT"
"1","(-4200,2475)","2","standard","I138";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"17;
%"OUTPORT"
"1","(-4200,2425)","2","standard","I139";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"21;
%"OUTPORT"
"1","(-4200,2375)","2","standard","I140";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"19;
%"OUTPORT"
"1","(-4200,2325)","2","standard","I141";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"18;
%"OUTPORT"
"1","(-4175,1975)","2","standard","I142";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"14;
%"OUTPORT"
"1","(-4175,1925)","2","standard","I143";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"16;
%"OUTPORT"
"1","(-4175,1875)","2","standard","I144";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"15;
%"OUTPORT"
"1","(-4175,1825)","2","standard","I145";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"13;
%"CSMD0603"
"1","(-3575,2750)","0","capacitors","I146";
;
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"2;
"A<0>"28;
%"CSMD0603"
"1","(-3550,2175)","0","capacitors","I147";
;
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
TOL"10%"
PART_NAME"CSMD0603"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"25;
"A<0>"26;
%"RSMD0805"
"1","(-3825,1650)","1","resistors","I149";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"12;
"B<0>"14;
%"RSMD0805"
"1","(-3875,1650)","1","resistors","I150";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"12;
"B<0>"16;
%"RSMD0805"
"1","(-3925,1650)","1","resistors","I151";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"12;
"B<0>"15;
%"RSMD0805"
"1","(-3975,1650)","1","resistors","I152";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"12;
"B<0>"13;
%"RSMD0805"
"1","(-3900,2200)","1","resistors","I153";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"20;
"B<0>"17;
%"RSMD0805"
"1","(-3950,2200)","1","resistors","I154";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"20;
"B<0>"21;
%"RSMD0805"
"1","(-4000,2200)","1","resistors","I155";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"20;
"B<0>"19;
%"RSMD0805"
"1","(-4050,2200)","1","resistors","I156";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"20;
"B<0>"18;
%"FCI_61083-101400LF"
"1","(1450,2500)","0","misc","I23";
;
$LOCATION"U65"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1";
"102"
$PN"102"87;
"100"
$PN"100"0;
"96"
$PN"96"46;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"46;
"88"
$PN"88"0;
"84"
$PN"84"85;
"82"
$PN"82"84;
"80"
$PN"80"102;
"76"
$PN"76"86;
"78"
$PN"78"102;
"74"
$PN"74"88;
"72"
$PN"72"46;
"70"
$PN"70"78;
"66"
$PN"66"46;
"68"
$PN"68"89;
"64"
$PN"64"90;
"62"
$PN"62"101;
"60"
$PN"60"96;
"58"
$PN"58"96;
"56"
$PN"56"0;
"52"
$PN"52"46;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"46;
"42"
$PN"42"0;
"40"
$PN"40"46;
"44"
$PN"44"0;
"38"
$PN"38"68;
"36"
$PN"36"91;
"34"
$PN"34"46;
"32"
$PN"32"67;
"30"
$PN"30"66;
"28"
$PN"28"46;
"26"
$PN"26"48;
"24"
$PN"24"47;
"22"
$PN"22"46;
"20"
$PN"20"49;
"18"
$PN"18"50;
"16"
$PN"16"46;
"14"
$PN"14"51;
"12"
$PN"12"71;
"10"
$PN"10"45;
"8"
$PN"8"69;
"6"
$PN"6"70;
"4"
$PN"4"119;
"2"
$PN"2"120;
"101"
$PN"101"92;
"99"
$PN"99"0;
"95"
$PN"95"46;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"46;
"87"
$PN"87"0;
"83"
$PN"83"0;
"81"
$PN"81"0;
"79"
$PN"79"93;
"75"
$PN"75"0;
"77"
$PN"77"46;
"73"
$PN"73"0;
"71"
$PN"71"46;
"69"
$PN"69"0;
"65"
$PN"65"46;
"67"
$PN"67"0;
"63"
$PN"63"0;
"61"
$PN"61"0;
"59"
$PN"59"97;
"57"
$PN"57"97;
"55"
$PN"55"0;
"51"
$PN"51"46;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"62;
"45"
$PN"45"46;
"41"
$PN"41"79;
"39"
$PN"39"46;
"43"
$PN"43"61;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"46;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"46;
"25"
$PN"25"60;
"23"
$PN"23"94;
"21"
$PN"21"46;
"19"
$PN"19"63;
"15"
$PN"15"46;
"17"
$PN"17"59;
"13"
$PN"13"52;
"9"
$PN"9"54;
"11"
$PN"11"53;
"5"
$PN"5"56;
"7"
$PN"7"55;
"3"
$PN"3"58;
"1"
$PN"1"57;
%"INPORT"
"1","(-650,3450)","2","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"99;
%"INPORT"
"1","(-650,3400)","2","standard","I27";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"103;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"111;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"110;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"109;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"108;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"74;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"107;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"105;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"104;
%"OUTPORT"
"1","(350,3400)","2","standard","I49";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"49;
%"INPORT"
"1","(350,2350)","0","standard","I54";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"101;
%"INPORT"
"1","(350,2300)","0","standard","I55";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"90;
%"INPORT"
"1","(350,2200)","0","standard","I56";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"89;
%"INPORT"
"1","(350,2150)","0","standard","I57";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"78;
%"INPORT"
"1","(350,2050)","0","standard","I58";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"88;
%"INPORT"
"1","(350,2000)","0","standard","I59";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"86;
%"INPORT"
"1","(350,1850)","0","standard","I60";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"84;
%"INPORT"
"1","(350,1800)","0","standard","I61";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"85;
%"OUTPORT"
"1","(2500,3450)","0","standard","I73";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"59;
%"OUTPORT"
"1","(2500,3400)","0","standard","I74";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"63;
%"OUTPORT"
"1","(2500,3300)","0","standard","I75";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"94;
%"OUTPORT"
"1","(2500,3250)","0","standard","I77";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"60;
%"OUTPORT"
"1","(-650,2500)","0","standard","I78";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"114;
%"OUTPORT"
"1","(-650,2550)","0","standard","I79";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"115;
%"OUTPORT"
"1","(-650,2650)","0","standard","I80";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"113;
%"OUTPORT"
"1","(2500,2700)","0","standard","I81";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"62;
%"OUTPORT"
"1","(350,3300)","2","standard","I82";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"47;
%"OUTPORT"
"1","(350,3250)","2","standard","I85";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"48;
%"OUTPORT"
"1","(350,3000)","2","standard","I88";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"91;
%"INPORT"
"1","(350,3100)","0","standard","I99";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"67;
END.
