# Allegro script
#	file: E:/A_CHUONG/training/Project3/TEGOINC_Helios_test/Board/visible_silk_top.scr
#	start time: Wed Aug 27 02:22:33 2008
#	Version: 15.7 p007 (v15-7-42E) i86
version 15.7

setwindow pcb
trapsize 249663
color 
setwindow form.cvf_main
FORM cvf_main class_list Stack-Up
FORM cvf_main pin/soldermask_bottom/visible NO 
FORM cvf_main pin/soldermask_top/visible YES 
FORM cvf_main class_list Geometry 
FORM cvf_main package_geometry/silkscreen_bottom/visible NO 
FORM cvf_main package_geometry/silkscreen_top/visible YES 
FORM cvf_main package_geometry/soldermask_top/visible YES 
FORM cvf_main package_geometry/soldermask_bottom/visible NO 
FORM cvf_main board_geometry/silkscreen_bottom/visible NO 
FORM cvf_main board_geometry/silkscreen_top/visible YES 
FORM cvf_main board_geometry/soldermask_top/visible YES 
FORM cvf_main board_geometry/soldermask_bottom/visible NO 
FORM cvf_main class_list Components 
FORM cvf_main ref_des/silkscreen_bottom/visible NO 
FORM cvf_main ref_des/silkscreen_top/visible YES 
FORM cvf_main ok  
setwindow pcb

#	stop time: Wed Aug 27 02:23:05 2008
