{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539448555260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539448555261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 14 03:35:47 2018 " "Processing started: Sun Oct 14 03:35:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539448555261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539448555261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539448555261 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1539448555635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_block-SYN " "Found design unit 1: memory_block-SYN" {  } { { "memory_block.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/memory_block.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539448556098 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_block " "Found entity 1: memory_block" {  } { { "memory_block.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/memory_block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539448556098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539448556098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part2-str " "Found design unit 1: part2-str" {  } { { "part2.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/part2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539448556101 ""} { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/part2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539448556101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539448556101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "search.vhd 2 1 " "Found 2 design units, including 1 entities, in source file search.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 search-str " "Found design unit 1: search-str" {  } { { "search.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/search.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539448556105 ""} { "Info" "ISGN_ENTITY_NAME" "1 search " "Found entity 1: search" {  } { { "search.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/search.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539448556105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539448556105 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1539448556147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "search search:sea " "Elaborating entity \"search\" for hierarchy \"search:sea\"" {  } { { "part2.vhd" "sea" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/part2.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539448556150 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result search.vhd(24) " "VHDL Process Statement warning at search.vhd(24): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "search.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/search.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1539448556154 "|part2|search:sea"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "debug\[5..0\] search.vhd(9) " "Using initial value X (don't care) for net \"debug\[5..0\]\" at search.vhd(9)" {  } { { "search.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/search.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539448556155 "|part2|search:sea"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] search.vhd(24) " "Inferred latch for \"result\[5\]\" at search.vhd(24)" {  } { { "search.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/search.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539448556156 "|part2|search:sea"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] search.vhd(24) " "Inferred latch for \"result\[6\]\" at search.vhd(24)" {  } { { "search.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/search.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539448556156 "|part2|search:sea"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] search.vhd(24) " "Inferred latch for \"result\[7\]\" at search.vhd(24)" {  } { { "search.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/search.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539448556156 "|part2|search:sea"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_block search:sea\|memory_block:mem " "Elaborating entity \"memory_block\" for hierarchy \"search:sea\|memory_block:mem\"" {  } { { "search.vhd" "mem" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/search.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539448556182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram search:sea\|memory_block:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"search:sea\|memory_block:mem\|altsyncram:altsyncram_component\"" {  } { { "memory_block.vhd" "altsyncram_component" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/memory_block.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539448556218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "search:sea\|memory_block:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"search:sea\|memory_block:mem\|altsyncram:altsyncram_component\"" {  } { { "memory_block.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/memory_block.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539448556221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "search:sea\|memory_block:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"search:sea\|memory_block:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539448556222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539448556222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/my_array.mif " "Parameter \"init_file\" = \"C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/my_array.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539448556222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539448556222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539448556222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539448556222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539448556222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539448556222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539448556222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539448556222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539448556222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539448556222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539448556222 ""}  } { { "memory_block.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/memory_block.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1539448556222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tac1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tac1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tac1 " "Found entity 1: altsyncram_tac1" {  } { { "db/altsyncram_tac1.tdf" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/db/altsyncram_tac1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539448556291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539448556291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tac1 search:sea\|memory_block:mem\|altsyncram:altsyncram_component\|altsyncram_tac1:auto_generated " "Elaborating entity \"altsyncram_tac1\" for hierarchy \"search:sea\|memory_block:mem\|altsyncram:altsyncram_component\|altsyncram_tac1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539448556293 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "search.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/search.vhd" 26 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1539448556748 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1539448556748 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[1\] GND " "Pin \"ledg\[1\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/part2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539448556770 "|part2|ledg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[2\] GND " "Pin \"ledg\[2\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/part2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539448556770 "|part2|ledg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[3\] GND " "Pin \"ledg\[3\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/part2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539448556770 "|part2|ledg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[4\] GND " "Pin \"ledg\[4\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/part2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539448556770 "|part2|ledg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[5\] GND " "Pin \"ledg\[5\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/part2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539448556770 "|part2|ledg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[6\] GND " "Pin \"ledg\[6\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/part2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539448556770 "|part2|ledg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[5\] GND " "Pin \"ledr\[5\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/part2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539448556770 "|part2|ledr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[6\] GND " "Pin \"ledr\[6\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/part2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539448556770 "|part2|ledr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[7\] GND " "Pin \"ledr\[7\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/part2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539448556770 "|part2|ledr[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1539448556770 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "search:sea\|curr_max\[0\] High " "Register search:sea\|curr_max\[0\] will power up to High" {  } { { "search.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/search.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1539448556772 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "search:sea\|curr_max\[1\] High " "Register search:sea\|curr_max\[1\] will power up to High" {  } { { "search.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/search.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1539448556772 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "search:sea\|curr_max\[2\] High " "Register search:sea\|curr_max\[2\] will power up to High" {  } { { "search.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/search.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1539448556772 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "search:sea\|curr_max\[3\] High " "Register search:sea\|curr_max\[3\] will power up to High" {  } { { "search.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/search.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1539448556772 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "search:sea\|curr_max\[4\] High " "Register search:sea\|curr_max\[4\] will power up to High" {  } { { "search.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/search.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1539448556772 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "search:sea\|curr_mid\[0\] High " "Register search:sea\|curr_mid\[0\] will power up to High" {  } { { "search.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/search.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1539448556772 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "search:sea\|curr_mid\[1\] High " "Register search:sea\|curr_mid\[1\] will power up to High" {  } { { "search.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/search.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1539448556772 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "search:sea\|curr_mid\[2\] High " "Register search:sea\|curr_mid\[2\] will power up to High" {  } { { "search.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/search.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1539448556772 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "search:sea\|curr_mid\[3\] High " "Register search:sea\|curr_mid\[3\] will power up to High" {  } { { "search.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/search.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1539448556772 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1539448556772 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1539448557026 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539448557026 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "part2.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab09/part2/part2.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539448557105 "|part2|key[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1539448557105 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1539448557106 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1539448557106 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1539448557106 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1539448557106 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1539448557106 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539448557153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 14 03:35:57 2018 " "Processing ended: Sun Oct 14 03:35:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539448557153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539448557153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539448557153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539448557153 ""}
