0.6
2018.2
Jun 14 2018
20:07:38
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sim_1/imports/new/testbench.sv,1642912960,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sim_1/imports/new/top.sv,,testbench,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sim_1/imports/new/top.sv,1642909782,systemVerilog,,,,top,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default/common_defines.vh,1642324736,verilog,,,,,,,,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default/pic_map_auto.h,1642324864,verilog,,,,,,,,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/dbg/el2_dbg.sv,1642178869,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/dec/el2_dec.sv,,el2_dbg,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/dec/el2_dec.sv,1642277779,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/dec/el2_dec_decode_ctl.sv,,el2_dec,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/dec/el2_dec_decode_ctl.sv,1642178869,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/dec/el2_dec_gpr_ctl.sv,,el2_dec_dec_ctl;el2_dec_decode_ctl,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/dec/el2_dec_gpr_ctl.sv,1642178869,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/dec/el2_dec_ib_ctl.sv,,el2_dec_gpr_ctl,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/dec/el2_dec_ib_ctl.sv,1642178869,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/dec/el2_dec_tlu_ctl.sv,,el2_dec_ib_ctl,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/dec/el2_dec_tlu_ctl.sv,1642277778,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/dec/el2_dec_trigger.sv,,el2_dec_timer_ctl;el2_dec_tlu_ctl,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/dec/el2_dec_trigger.sv,1642178869,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/el2_dma_ctrl.sv,,el2_dec_trigger,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/dmi/dmi_jtag_to_core_sync.v,1642177899,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/dbg/el2_dbg.sv,,dmi_jtag_to_core_sync,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/dmi/dmi_wrapper.v,1642177899,verilog,,,,dmi_wrapper,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/dmi/rvjtag_tap.v,1642177899,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench/tb_top.sv,,rvjtag_tap,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/el2_dma_ctrl.sv,1642278166,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/exu/el2_exu.sv,,el2_dma_ctrl,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/el2_mem.sv,1642277778,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/el2_pic_ctrl.sv,,el2_mem,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/el2_pic_ctrl.sv,1642278079,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/el2_swerv.sv,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default/common_defines.vh;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default/pic_map_auto.h,el2_cmp_and_mux;el2_configurable_gw;el2_pic_ctrl,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/el2_swerv.sv,1642277778,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/el2_swerv_wrapper.sv,,el2_swerv,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/el2_swerv_wrapper.sv,1642910385,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lib/mem_lib.sv,,el2_swerv_wrapper,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/exu/el2_exu.sv,1642277778,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/exu/el2_exu_alu_ctl.sv,,el2_exu,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/exu/el2_exu_alu_ctl.sv,1642178869,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/exu/el2_exu_div_ctl.sv,,el2_exu_alu_ctl,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/exu/el2_exu_div_ctl.sv,1642178869,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/exu/el2_exu_mul_ctl.sv,,el2_exu_div_cls;el2_exu_div_ctl;el2_exu_div_existing_1bit_cheapshortq;el2_exu_div_new_1bit_fullshortq;el2_exu_div_new_2bit_fullshortq;el2_exu_div_new_3bit_fullshortq;el2_exu_div_new_4bit_fullshortq,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/exu/el2_exu_mul_ctl.sv,1642178869,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/ifu/el2_ifu.sv,,el2_exu_mul_ctl,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/ifu/el2_ifu.sv,1642277778,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/ifu/el2_ifu_aln_ctl.sv,,el2_ifu,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/ifu/el2_ifu_aln_ctl.sv,1642277778,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/ifu/el2_ifu_bp_ctl.sv,,el2_ifu_aln_ctl,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/ifu/el2_ifu_bp_ctl.sv,1642277784,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/ifu/el2_ifu_compress_ctl.sv,,el2_ifu_bp_ctl,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/ifu/el2_ifu_compress_ctl.sv,1642178869,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/ifu/el2_ifu_ic_mem.sv,,el2_ifu_compress_ctl,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/ifu/el2_ifu_ic_mem.sv,1642277778,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/ifu/el2_ifu_iccm_mem.sv,,EL2_IC_DATA;EL2_IC_TAG;el2_ifu_ic_mem,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/ifu/el2_ifu_iccm_mem.sv,1642178869,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/ifu/el2_ifu_ifc_ctl.sv,,el2_ifu_iccm_mem,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/ifu/el2_ifu_ifc_ctl.sv,1642178869,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/ifu/el2_ifu_mem_ctl.sv,,el2_ifu_ifc_ctl,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/ifu/el2_ifu_mem_ctl.sv,1642178869,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/lib/el2_lib.sv,,el2_ifu_mem_ctl,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/include/el2_def.sv,1642324822,systemVerilog,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/dbg/el2_dbg.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/dec/el2_dec.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/dec/el2_dec_decode_ctl.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/dec/el2_dec_gpr_ctl.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/dec/el2_dec_ib_ctl.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/dec/el2_dec_tlu_ctl.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/dec/el2_dec_trigger.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/el2_dma_ctrl.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/el2_mem.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/el2_pic_ctrl.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/el2_swerv.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/el2_swerv_wrapper.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/exu/el2_exu.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/exu/el2_exu_alu_ctl.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/exu/el2_exu_div_ctl.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/exu/el2_exu_mul_ctl.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/ifu/el2_ifu.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/ifu/el2_ifu_aln_ctl.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/ifu/el2_ifu_bp_ctl.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/ifu/el2_ifu_compress_ctl.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/ifu/el2_ifu_ic_mem.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/ifu/el2_ifu_iccm_mem.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/ifu/el2_ifu_ifc_ctl.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/ifu/el2_ifu_mem_ctl.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lib/ahb_to_axi4.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lib/axi4_to_ahb.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu_addrcheck.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu_bus_buffer.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu_bus_intf.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu_clkdomain.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu_dccm_ctl.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu_dccm_mem.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu_ecc.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu_lsc_ctl.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu_stbuf.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu_trigger.sv;/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/lib/el2_lib.sv,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lib/ahb_to_axi4.sv,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default/common_defines.vh,el2_pkg,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lib/ahb_to_axi4.sv,1642178918,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lib/axi4_to_ahb.sv,,ahb_to_axi4,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lib/axi4_to_ahb.sv,1642178823,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench/axi_lsu_dma_bridge.sv,,axi4_to_ahb,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lib/mem_lib.sv,1642179445,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/lib/mem_lib.sv,,ram_4096x39;ram_be_128x52;ram_be_512x142,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu.sv,1642277779,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu_addrcheck.sv,,el2_lsu,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu_addrcheck.sv,1642178869,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu_bus_buffer.sv,,el2_lsu_addrcheck,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu_bus_buffer.sv,1642178869,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu_bus_intf.sv,,el2_lsu_bus_buffer,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu_bus_intf.sv,1642277778,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu_clkdomain.sv,,el2_lsu_bus_intf,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu_clkdomain.sv,1642178869,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu_dccm_ctl.sv,,el2_lsu_clkdomain,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu_dccm_ctl.sv,1642178869,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu_dccm_mem.sv,,el2_lsu_dccm_ctl,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu_dccm_mem.sv,1642178869,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu_ecc.sv,,el2_lsu_dccm_mem,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu_ecc.sv,1642178869,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu_lsc_ctl.sv,,el2_lsu_ecc,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu_lsc_ctl.sv,1642178869,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu_stbuf.sv,,el2_lsu_lsc_ctl,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu_stbuf.sv,1642178869,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu_trigger.sv,,el2_lsu_stbuf,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu_trigger.sv,1642178869,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/el2_mem.sv,,el2_lsu_trigger,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/lib/beh_lib.sv,1642905714,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/dmi/dmi_jtag_to_core_sync.v,,clockhdr;rvbradder;rvclkhdr;rvdff;rvdff_fpga;rvdffe;rvdffie;rvdffiee;rvdfflie;rvdffpcie;rvdffppe;rvdffs;rvdffs_fpga;rvdffsc;rvdffsc_fpga;rvecc_decode;rvecc_decode_64;rvecc_encode;rvecc_encode_64;rveven_paritycheck;rveven_paritygen;rvlsadder;rvmaskandmatch;rvoclkhdr;rvrangecheck;rvsyncss;rvsyncss_fpga;rvtwoscomp,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/lib/el2_lib.sv,1642277903,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/lsu/el2_lsu.sv,,el2_btb_addr_hash;el2_btb_ghr_hash;el2_btb_tag_hash;el2_btb_tag_hash_fold,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/lib/mem_lib.sv,1642283418,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/dmi/rvjtag_tap.v,,ram_2048x39;ram_32768x39;ram_be_8192x142,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench/ahb_sif.sv,1642910289,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/include/el2_def.sv,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default/common_defines.vh,axi_slv,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench/axi_lsu_dma_bridge.sv,1642917572,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/lib/beh_lib.sv,,axi_lsu_dma_bridge,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench/tb_top.sv,1643549127,systemVerilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sim_1/imports/new/testbench.sv,,tb_top,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v,1642905949,verilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/design/dmi/dmi_wrapper.v,,clk_wiz_0,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v,1642905949,verilog,,/home/rehan/MERL/FPGA_EMU/FInal_SweRV_on_FPGA_SIMUALED/FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../../../../Downloads/FPGA_SWRV/SweRV_on_FPGA/SweRV_on_FPGA.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/default;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/imports/testbench;../../../../FInal_SweRV_on_FPGA_SIMUALED.srcs/sources_1/ip/clk_wiz_0_1,,,,,
