=====
SETUP
0.269
14.626
14.895
ALE_n_ibuf
5.000
7.314
DAL_latched_8_s0
10.267
10.499
n586_s3
12.500
12.953
n586_s1
13.912
14.482
test_s0
14.626
=====
SETUP
2.110
13.149
15.259
ALE_n_ibuf
5.000
7.314
DAL_latched_8_s0
10.267
10.499
n237_s0
12.600
13.149
dbg_tx_data[1]_0_s0
13.149
=====
SETUP
2.190
13.069
15.259
ALE_n_ibuf
5.000
7.314
DAL_latched_9_s0
10.267
10.499
n236_s0
12.607
13.069
dbg_tx_data[1]_1_s0
13.069
=====
SETUP
2.242
13.018
15.259
ALE_n_ibuf
5.000
7.314
AIO_latched_0_s0
10.267
10.499
n229_s0
12.647
13.018
dbg_tx_data[0]_0_s0
13.018
=====
SETUP
2.325
12.934
15.259
ALE_n_ibuf
5.000
7.314
AIO_latched_1_s0
10.267
10.499
n228_s0
12.385
12.934
dbg_tx_data[0]_1_s0
12.934
=====
SETUP
2.394
12.865
15.259
ALE_n_ibuf
5.000
7.314
DAL_latched_10_s0
10.267
10.499
n235_s0
12.403
12.865
dbg_tx_data[1]_2_s0
12.865
=====
SETUP
2.415
12.844
15.259
ALE_n_ibuf
5.000
7.314
DAL_latched_13_s0
10.267
10.499
n232_s0
12.295
12.844
dbg_tx_data[1]_5_s0
12.844
=====
SETUP
2.620
12.640
15.259
ALE_n_ibuf
5.000
7.314
AIO_latched_2_s0
10.267
10.499
n227_s0
12.269
12.640
dbg_tx_data[0]_2_s0
12.640
=====
SETUP
2.657
12.602
15.259
ALE_n_ibuf
5.000
7.314
DAL_latched_14_s0
10.267
10.499
n231_s0
12.231
12.602
dbg_tx_data[1]_6_s0
12.602
=====
SETUP
2.661
12.598
15.259
ALE_n_ibuf
5.000
7.314
DAL_latched_12_s0
10.267
10.499
n233_s0
12.049
12.598
dbg_tx_data[1]_4_s0
12.598
=====
SETUP
2.783
12.476
15.259
ALE_n_ibuf
5.000
7.314
AIO_latched_3_s0
10.267
10.499
n226_s0
12.105
12.476
dbg_tx_data[0]_3_s0
12.476
=====
SETUP
2.853
12.406
15.259
ALE_n_ibuf
5.000
7.314
DAL_latched_11_s0
10.267
10.499
n234_s0
12.035
12.406
dbg_tx_data[1]_3_s0
12.406
=====
SETUP
3.006
12.254
15.259
SCTL_n_ibuf
5.000
7.314
tx_data_5_s0
10.523
10.755
uart_tx_inst/n64_s14
11.684
12.254
uart_tx_inst/send_buf_6_s2
12.254
=====
SETUP
3.053
12.207
15.259
SCTL_n_ibuf
5.000
7.314
n1091_s2
10.698
11.215
n222_s1
11.487
12.057
dbg_tx_data[0]_5_s0
12.207
=====
SETUP
3.053
12.207
15.259
SCTL_n_ibuf
5.000
7.314
n1091_s2
10.698
11.215
n222_s1
11.487
12.057
dbg_tx_data[0]_6_s0
12.207
=====
SETUP
3.053
12.207
15.259
SCTL_n_ibuf
5.000
7.314
n1091_s2
10.698
11.215
n222_s1
11.487
12.057
dbg_tx_data[0]_7_s0
12.207
=====
SETUP
3.082
12.177
15.259
SCTL_n_ibuf
5.000
7.314
tx_data_4_s0
10.523
10.755
uart_tx_inst/n65_s14
11.607
12.177
uart_tx_inst/send_buf_5_s2
12.177
=====
SETUP
3.114
12.146
15.259
SCTL_n_ibuf
5.000
7.314
tx_data_3_s0
10.523
10.755
uart_tx_inst/n66_s14
11.684
12.146
uart_tx_inst/send_buf_4_s2
12.146
=====
SETUP
3.251
12.008
15.259
SCTL_n_ibuf
5.000
7.314
tx_data_7_s0
10.523
10.755
uart_tx_inst/n62_s14
11.546
12.008
uart_tx_inst/send_buf_8_s2
12.008
=====
SETUP
3.281
11.978
15.259
SCTL_n_ibuf
5.000
7.314
tx_data_2_s0
10.523
10.755
uart_tx_inst/n67_s14
11.607
11.978
uart_tx_inst/send_buf_3_s2
11.978
=====
SETUP
3.342
11.917
15.259
SCTL_n_ibuf
5.000
7.314
tx_data_0_s0
10.523
10.755
uart_tx_inst/n69_s14
11.546
11.917
uart_tx_inst/send_buf_1_s2
11.917
=====
SETUP
3.342
11.917
15.259
SCTL_n_ibuf
5.000
7.314
tx_data_6_s0
10.523
10.755
uart_tx_inst/n63_s14
11.546
11.917
uart_tx_inst/send_buf_7_s2
11.917
=====
SETUP
3.371
11.889
15.259
SCTL_n_ibuf
5.000
7.314
tx_data_1_s0
10.523
10.755
uart_tx_inst/n68_s14
11.518
11.889
uart_tx_inst/send_buf_2_s2
11.889
=====
SETUP
3.488
11.771
15.259
ALE_n_ibuf
5.000
7.314
DAL_latched_6_s0
10.267
10.499
dbg_tx_data[0]_6_s0
11.771
=====
SETUP
3.514
11.745
15.259
ALE_n_ibuf
5.000
7.314
DAL_latched_15_s0
10.267
10.499
n230_s0
11.175
11.745
dbg_tx_data[1]_7_s0
11.745
=====
HOLD
-2.237
1.392
3.629
SCTL_n_ibuf
0.000
1.392
last_SCTL_n_s0
1.392
=====
HOLD
0.262
9.106
8.844
ALE_n_ibuf
5.000
6.542
DAL_latched_4_s0
8.509
8.711
mem_hi_mem_hi_1_6_s
9.106
=====
HOLD
0.262
9.106
8.844
ALE_n_ibuf
5.000
6.542
DAL_latched_3_s0
8.509
8.711
mem_hi_mem_hi_1_6_s
9.106
=====
HOLD
0.263
9.107
8.844
ALE_n_ibuf
5.000
6.542
DAL_latched_5_s0
8.509
8.711
mem_hi_mem_hi_1_6_s
9.107
=====
HOLD
0.264
9.108
8.844
ALE_n_ibuf
5.000
6.542
DAL_latched_6_s0
8.509
8.711
mem_hi_mem_hi_1_6_s
9.108
=====
HOLD
0.264
9.108
8.844
ALE_n_ibuf
5.000
6.542
DAL_latched_7_s0
8.509
8.711
mem_hi_mem_hi_1_6_s
9.108
=====
HOLD
0.273
9.117
8.844
ALE_n_ibuf
5.000
6.542
DAL_latched_3_s0
8.509
8.711
mem_lo_mem_lo_0_5_s
9.117
=====
HOLD
0.274
9.118
8.844
ALE_n_ibuf
5.000
6.542
DAL_latched_1_s0
8.509
8.711
mem_hi_mem_hi_1_3_s
9.118
=====
HOLD
0.275
9.119
8.844
ALE_n_ibuf
5.000
6.542
DAL_latched_1_s0
8.509
8.711
mem_lo_mem_lo_0_5_s
9.119
=====
HOLD
0.279
9.123
8.844
ALE_n_ibuf
5.000
6.542
DAL_latched_4_s0
8.509
8.711
mem_lo_mem_lo_0_5_s
9.123
=====
HOLD
0.279
9.123
8.844
ALE_n_ibuf
5.000
6.542
DAL_latched_4_s0
8.509
8.711
mem_hi_mem_hi_1_3_s
9.123
=====
HOLD
0.279
9.124
8.844
ALE_n_ibuf
5.000
6.542
DAL_latched_3_s0
8.509
8.711
mem_hi_mem_hi_1_3_s
9.124
=====
HOLD
0.288
9.132
8.844
ALE_n_ibuf
5.000
6.542
DAL_latched_5_s0
8.509
8.711
mem_hi_mem_hi_1_0_s
9.132
=====
HOLD
0.289
9.133
8.844
ALE_n_ibuf
5.000
6.542
DAL_latched_3_s0
8.509
8.711
mem_hi_mem_hi_1_0_s
9.133
=====
HOLD
0.290
9.134
8.844
ALE_n_ibuf
5.000
6.542
DAL_latched_5_s0
8.509
8.711
mem_lo_mem_lo_1_0_s
9.134
=====
HOLD
0.291
9.135
8.844
ALE_n_ibuf
5.000
6.542
DAL_latched_11_s0
8.509
8.711
mem_lo_mem_lo_0_4_s
9.135
=====
HOLD
0.292
9.136
8.844
ALE_n_ibuf
5.000
6.542
DAL_latched_12_s0
8.509
8.711
mem_lo_mem_lo_0_2_s
9.136
=====
HOLD
0.294
9.138
8.844
ALE_n_ibuf
5.000
6.542
DAL_latched_7_s0
8.509
8.711
mem_lo_mem_lo_0_5_s
9.138
=====
HOLD
0.294
9.138
8.844
ALE_n_ibuf
5.000
6.542
DAL_latched_7_s0
8.509
8.711
mem_hi_mem_hi_1_3_s
9.138
=====
HOLD
0.294
9.138
8.844
ALE_n_ibuf
5.000
6.542
DAL_latched_7_s0
8.509
8.711
mem_hi_mem_hi_1_0_s
9.138
=====
HOLD
0.294
9.139
8.844
ALE_n_ibuf
5.000
6.542
DAL_latched_4_s0
8.509
8.711
mem_lo_mem_lo_1_0_s
9.139
=====
HOLD
0.295
9.139
8.844
ALE_n_ibuf
5.000
6.542
DAL_latched_3_s0
8.509
8.711
mem_lo_mem_lo_1_0_s
9.139
=====
HOLD
0.296
9.140
8.844
ALE_n_ibuf
5.000
6.542
DAL_latched_7_s0
8.509
8.711
mem_lo_mem_lo_1_0_s
9.140
=====
HOLD
0.298
9.142
8.844
ALE_n_ibuf
5.000
6.542
DAL_latched_6_s0
8.509
8.711
mem_hi_mem_hi_1_0_s
9.142
=====
HOLD
0.299
9.143
8.844
ALE_n_ibuf
5.000
6.542
DAL_latched_1_s0
8.509
8.711
mem_lo_mem_lo_1_3_s
9.143
