D:/Zynq/FPGA/verilog/programmer/test2/top.v {1 {vlog -work work -vopt -stats=none D:/Zynq/FPGA/verilog/programmer/test2/top.v
Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
-- Compiling module top

Top level modules:
	top

} {} {}} D:/Zynq/FPGA/verilog/programmer/test2/tb_top.v {1 {vlog -work work -vopt -stats=none D:/Zynq/FPGA/verilog/programmer/test2/tb_top.v
Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
-- Compiling module tb_top

Top level modules:
	tb_top

} {} {}} D:/Zynq/FPGA/verilog/programmer/test2/ex_cnt.v {1 {vlog -work work -vopt -stats=none D:/Zynq/FPGA/verilog/programmer/test2/ex_cnt.v
Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
-- Compiling module ex_cnt

Top level modules:
	ex_cnt

} {} {}}
