// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fmm_reduce_kernel_greedy_potential_reduce (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        k1,
        k2,
        M_rows,
        M_t_i,
        M_t_o,
        M_t_o_ap_vld,
        M_cols,
        M_e_0_address0,
        M_e_0_ce0,
        M_e_0_we0,
        M_e_0_d0,
        M_e_0_q0,
        M_e_1_address0,
        M_e_1_ce0,
        M_e_1_we0,
        M_e_1_d0,
        M_e_1_q0,
        M_e_2_address0,
        M_e_2_ce0,
        M_e_2_we0,
        M_e_2_d0,
        M_e_2_q0,
        M_e_3_address0,
        M_e_3_ce0,
        M_e_3_we0,
        M_e_3_d0,
        M_e_3_q0,
        M_t_capacity
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] k1;
input  [31:0] k2;
input  [31:0] M_rows;
input  [31:0] M_t_i;
output  [31:0] M_t_o;
output   M_t_o_ap_vld;
input  [31:0] M_cols;
output  [14:0] M_e_0_address0;
output   M_e_0_ce0;
output   M_e_0_we0;
output  [31:0] M_e_0_d0;
input  [31:0] M_e_0_q0;
output  [14:0] M_e_1_address0;
output   M_e_1_ce0;
output   M_e_1_we0;
output  [31:0] M_e_1_d0;
input  [31:0] M_e_1_q0;
output  [14:0] M_e_2_address0;
output   M_e_2_ce0;
output   M_e_2_we0;
output  [31:0] M_e_2_d0;
input  [31:0] M_e_2_q0;
output  [14:0] M_e_3_address0;
output   M_e_3_ce0;
output   M_e_3_we0;
output  [31:0] M_e_3_d0;
input  [31:0] M_e_3_q0;
input  [31:0] M_t_capacity;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] M_t_o;
reg M_t_o_ap_vld;
reg[14:0] M_e_0_address0;
reg M_e_0_ce0;
reg M_e_0_we0;
reg[31:0] M_e_0_d0;
reg[14:0] M_e_1_address0;
reg M_e_1_ce0;
reg M_e_1_we0;
reg[31:0] M_e_1_d0;
reg[14:0] M_e_2_address0;
reg M_e_2_ce0;
reg M_e_2_we0;
reg[31:0] M_e_2_d0;
reg[14:0] M_e_3_address0;
reg M_e_3_ce0;
reg M_e_3_we0;
reg[31:0] M_e_3_d0;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] r1_reg_524;
wire    ap_CS_fsm_state3;
reg   [31:0] r2_reg_530;
reg   [31:0] sign_reg_536;
wire   [0:0] icmp_ln236_fu_273_p2;
reg   [0:0] icmp_ln236_reg_542;
wire   [12:0] iter_3_fu_282_p2;
reg   [12:0] iter_3_reg_546;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln118_fu_300_p2;
reg   [0:0] icmp_ln118_reg_555;
wire   [31:0] new_col_fu_310_p2;
reg   [31:0] new_col_reg_559;
wire   [1:0] trunc_ln119_fu_316_p1;
reg   [1:0] trunc_ln119_reg_564;
wire   [8:0] new_row_fu_338_p2;
reg   [8:0] new_row_reg_568;
wire   [14:0] add_ln121_1_fu_366_p2;
reg   [14:0] add_ln121_1_reg_574;
wire   [0:0] icmp_ln122_fu_386_p2;
reg   [0:0] icmp_ln122_reg_579;
wire   [31:0] select_ln122_fu_391_p3;
reg   [31:0] select_ln122_reg_584;
wire   [14:0] add_ln122_1_fu_421_p2;
reg   [14:0] add_ln122_1_reg_592;
reg   [14:0] M_e_0_addr_2_reg_597;
reg   [14:0] M_e_1_addr_2_reg_602;
reg   [14:0] M_e_2_addr_2_reg_607;
reg   [14:0] M_e_3_addr_2_reg_612;
wire   [0:0] cmp34_i_fu_451_p2;
reg   [0:0] cmp34_i_reg_617;
wire    ap_CS_fsm_state5;
wire   [14:0] add_ln124_fu_485_p2;
reg   [14:0] add_ln124_reg_622;
wire    ap_CS_fsm_state6;
wire    grp_find_best_move_fu_202_ap_start;
wire    grp_find_best_move_fu_202_ap_done;
wire    grp_find_best_move_fu_202_ap_idle;
wire    grp_find_best_move_fu_202_ap_ready;
wire   [31:0] grp_find_best_move_fu_202_M_t_o;
wire    grp_find_best_move_fu_202_M_t_o_ap_vld;
wire   [14:0] grp_find_best_move_fu_202_M_e_0_address0;
wire    grp_find_best_move_fu_202_M_e_0_ce0;
wire    grp_find_best_move_fu_202_M_e_0_we0;
wire   [31:0] grp_find_best_move_fu_202_M_e_0_d0;
wire   [14:0] grp_find_best_move_fu_202_M_e_1_address0;
wire    grp_find_best_move_fu_202_M_e_1_ce0;
wire    grp_find_best_move_fu_202_M_e_1_we0;
wire   [31:0] grp_find_best_move_fu_202_M_e_1_d0;
wire   [14:0] grp_find_best_move_fu_202_M_e_2_address0;
wire    grp_find_best_move_fu_202_M_e_2_ce0;
wire    grp_find_best_move_fu_202_M_e_2_we0;
wire   [31:0] grp_find_best_move_fu_202_M_e_2_d0;
wire   [14:0] grp_find_best_move_fu_202_M_e_3_address0;
wire    grp_find_best_move_fu_202_M_e_3_ce0;
wire    grp_find_best_move_fu_202_M_e_3_we0;
wire   [31:0] grp_find_best_move_fu_202_M_e_3_d0;
wire   [31:0] grp_find_best_move_fu_202_ap_return_0;
wire   [31:0] grp_find_best_move_fu_202_ap_return_1;
wire   [31:0] grp_find_best_move_fu_202_ap_return_2;
wire   [31:0] grp_find_best_move_fu_202_ap_return_3;
wire    grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_start;
wire    grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_done;
wire    grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_idle;
wire    grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_ready;
wire   [14:0] grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_0_address0;
wire    grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_0_ce0;
wire    grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_0_we0;
wire   [31:0] grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_0_d0;
wire   [14:0] grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_1_address0;
wire    grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_1_ce0;
wire    grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_1_we0;
wire   [31:0] grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_1_d0;
wire   [14:0] grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_2_address0;
wire    grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_2_ce0;
wire    grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_2_we0;
wire   [31:0] grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_2_d0;
wire   [14:0] grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_3_address0;
wire    grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_3_ce0;
wire    grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_3_we0;
wire   [31:0] grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_3_d0;
reg   [0:0] ap_phi_mux_cleanup_dest_slot_0_phi_fu_194_p4;
reg   [0:0] cleanup_dest_slot_0_reg_190;
wire    ap_CS_fsm_state7;
reg    ap_predicate_op87_call_state7;
reg    ap_block_state7_on_subcall_done;
reg    grp_find_best_move_fu_202_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    M_e_0_we0_out;
wire    M_e_1_we0_out;
wire    M_e_2_we0_out;
wire    M_e_3_we0_out;
reg    grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_start_reg;
wire   [63:0] zext_ln121_fu_378_p1;
wire   [63:0] zext_ln122_fu_433_p1;
wire   [31:0] add_ln136_fu_456_p2;
reg   [12:0] iter_fu_90;
reg    M_e_2_we0_local;
reg   [31:0] M_e_2_d0_local;
reg    M_e_2_ce0_local;
reg   [14:0] M_e_2_address0_local;
reg    M_e_1_we0_local;
reg   [31:0] M_e_1_d0_local;
reg    M_e_1_ce0_local;
reg   [14:0] M_e_1_address0_local;
reg    M_e_0_we0_local;
reg   [31:0] M_e_0_d0_local;
reg    M_e_0_ce0_local;
reg   [14:0] M_e_0_address0_local;
reg    M_e_3_we0_local;
reg   [31:0] M_e_3_d0_local;
reg    M_e_3_ce0_local;
reg   [14:0] M_e_3_address0_local;
wire   [30:0] tmp_fu_263_p4;
wire   [8:0] trunc_ln120_fu_334_p1;
wire   [8:0] trunc_ln118_fu_292_p1;
wire   [8:0] trunc_ln121_fu_344_p1;
wire   [10:0] trunc_ln121_1_fu_355_p1;
wire   [14:0] p_shl_fu_347_p3;
wire   [14:0] p_shl1_fu_358_p3;
wire   [14:0] lshr_ln_fu_320_p4;
wire   [14:0] add_ln121_fu_372_p2;
wire   [8:0] trunc_ln122_fu_399_p1;
wire   [10:0] trunc_ln122_1_fu_410_p1;
wire   [14:0] p_shl2_fu_402_p3;
wire   [14:0] p_shl3_fu_413_p3;
wire   [14:0] add_ln122_fu_427_p2;
wire   [12:0] tmp_3_fu_474_p3;
wire   [14:0] tmp_2_fu_467_p3;
wire   [14:0] zext_ln124_fu_481_p1;
wire   [0:0] icmp_ln232_fu_492_p2;
wire   [0:0] or_cond13_fu_497_p2;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization

fmm_reduce_kernel_find_best_move grp_find_best_move_fu_202(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_find_best_move_fu_202_ap_start),
    .ap_done(grp_find_best_move_fu_202_ap_done),
    .ap_idle(grp_find_best_move_fu_202_ap_idle),
    .ap_ready(grp_find_best_move_fu_202_ap_ready),
    .k1(k1),
    .k2(k2),
    .M_rows(M_rows),
    .M_t_i(M_t_i),
    .M_t_o(grp_find_best_move_fu_202_M_t_o),
    .M_t_o_ap_vld(grp_find_best_move_fu_202_M_t_o_ap_vld),
    .M_cols(M_cols),
    .M_e_0_address0(grp_find_best_move_fu_202_M_e_0_address0),
    .M_e_0_ce0(grp_find_best_move_fu_202_M_e_0_ce0),
    .M_e_0_we0(grp_find_best_move_fu_202_M_e_0_we0),
    .M_e_0_d0(grp_find_best_move_fu_202_M_e_0_d0),
    .M_e_0_q0(M_e_0_q0),
    .M_e_1_address0(grp_find_best_move_fu_202_M_e_1_address0),
    .M_e_1_ce0(grp_find_best_move_fu_202_M_e_1_ce0),
    .M_e_1_we0(grp_find_best_move_fu_202_M_e_1_we0),
    .M_e_1_d0(grp_find_best_move_fu_202_M_e_1_d0),
    .M_e_1_q0(M_e_1_q0),
    .M_e_2_address0(grp_find_best_move_fu_202_M_e_2_address0),
    .M_e_2_ce0(grp_find_best_move_fu_202_M_e_2_ce0),
    .M_e_2_we0(grp_find_best_move_fu_202_M_e_2_we0),
    .M_e_2_d0(grp_find_best_move_fu_202_M_e_2_d0),
    .M_e_2_q0(M_e_2_q0),
    .M_e_3_address0(grp_find_best_move_fu_202_M_e_3_address0),
    .M_e_3_ce0(grp_find_best_move_fu_202_M_e_3_ce0),
    .M_e_3_we0(grp_find_best_move_fu_202_M_e_3_we0),
    .M_e_3_d0(grp_find_best_move_fu_202_M_e_3_d0),
    .M_e_3_q0(M_e_3_q0),
    .M_t_capacity(M_t_capacity),
    .ap_return_0(grp_find_best_move_fu_202_ap_return_0),
    .ap_return_1(grp_find_best_move_fu_202_ap_return_1),
    .ap_return_2(grp_find_best_move_fu_202_ap_return_2),
    .ap_return_3(grp_find_best_move_fu_202_ap_return_3)
);

fmm_reduce_kernel_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_start),
    .ap_done(grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_done),
    .ap_idle(grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_idle),
    .ap_ready(grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_ready),
    .new_col(new_col_reg_559),
    .mul_ln121(add_ln121_1_reg_574),
    .mul_ln122(add_ln122_1_reg_592),
    .mul_ln133(add_ln124_reg_622),
    .icmp_ln122(icmp_ln122_reg_579),
    .cmp34_i(cmp34_i_reg_617),
    .M_e_0_address0(grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_0_address0),
    .M_e_0_ce0(grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_0_ce0),
    .M_e_0_we0(grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_0_we0),
    .M_e_0_d0(grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_0_d0),
    .M_e_0_q0(M_e_0_q0),
    .M_e_1_address0(grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_1_address0),
    .M_e_1_ce0(grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_1_ce0),
    .M_e_1_we0(grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_1_we0),
    .M_e_1_d0(grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_1_d0),
    .M_e_1_q0(M_e_1_q0),
    .M_e_2_address0(grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_2_address0),
    .M_e_2_ce0(grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_2_ce0),
    .M_e_2_we0(grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_2_we0),
    .M_e_2_d0(grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_2_d0),
    .M_e_2_q0(M_e_2_q0),
    .M_e_3_address0(grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_3_address0),
    .M_e_3_ce0(grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_3_ce0),
    .M_e_3_we0(grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_3_we0),
    .M_e_3_d0(grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_3_d0),
    .M_e_3_q0(M_e_3_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_find_best_move_fu_202_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_find_best_move_fu_202_ap_start_reg <= 1'b1;
        end else if ((grp_find_best_move_fu_202_ap_ready == 1'b1)) begin
            grp_find_best_move_fu_202_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_start_reg <= 1'b1;
        end else if ((grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_ready == 1'b1)) begin
            grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln236_reg_542 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        cleanup_dest_slot_0_reg_190 <= 1'd0;
    end else if (((icmp_ln236_reg_542 == 1'd0) & (1'b0 == ap_block_state7_on_subcall_done) & (1'b1 == ap_CS_fsm_state7))) begin
        cleanup_dest_slot_0_reg_190 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        iter_fu_90 <= 13'd0;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        iter_fu_90 <= 13'd0;
    end else if (((1'b0 == ap_block_state7_on_subcall_done) & 
                   (1'b1 == ap_CS_fsm_state7))) begin
        iter_fu_90 <= iter_3_reg_546;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        M_e_0_addr_2_reg_597 <= zext_ln122_fu_433_p1;
        M_e_1_addr_2_reg_602 <= zext_ln122_fu_433_p1;
        M_e_2_addr_2_reg_607 <= zext_ln122_fu_433_p1;
        M_e_3_addr_2_reg_612 <= zext_ln122_fu_433_p1;
        add_ln121_1_reg_574[14 : 4] <= add_ln121_1_fu_366_p2[14 : 4];
        add_ln122_1_reg_592[14 : 4] <= add_ln122_1_fu_421_p2[14 : 4];
        icmp_ln118_reg_555 <= icmp_ln118_fu_300_p2;
        icmp_ln122_reg_579 <= icmp_ln122_fu_386_p2;
        iter_3_reg_546 <= iter_3_fu_282_p2;
        new_col_reg_559 <= new_col_fu_310_p2;
        new_row_reg_568 <= new_row_fu_338_p2;
        select_ln122_reg_584[31 : 1] <= select_ln122_fu_391_p3[31 : 1];
        trunc_ln119_reg_564 <= trunc_ln119_fu_316_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln124_reg_622[14 : 4] <= add_ln124_fu_485_p2[14 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        cmp34_i_reg_617 <= cmp34_i_fu_451_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        icmp_ln236_reg_542 <= icmp_ln236_fu_273_p2;
        r1_reg_524 <= grp_find_best_move_fu_202_ap_return_1;
        r2_reg_530 <= grp_find_best_move_fu_202_ap_return_2;
        sign_reg_536 <= grp_find_best_move_fu_202_ap_return_3;
    end
end

always @ (*) begin
    if (((ap_predicate_op87_call_state7 == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        M_e_0_address0 = grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        M_e_0_address0 = grp_find_best_move_fu_202_M_e_0_address0;
    end else begin
        M_e_0_address0 = M_e_0_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        M_e_0_address0_local = M_e_0_addr_2_reg_597;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        M_e_0_address0_local = zext_ln121_fu_378_p1;
    end else begin
        M_e_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_predicate_op87_call_state7 == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        M_e_0_ce0 = grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        M_e_0_ce0 = grp_find_best_move_fu_202_M_e_0_ce0;
    end else begin
        M_e_0_ce0 = M_e_0_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        M_e_0_ce0_local = 1'b1;
    end else begin
        M_e_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op87_call_state7 == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        M_e_0_d0 = grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        M_e_0_d0 = grp_find_best_move_fu_202_M_e_0_d0;
    end else begin
        M_e_0_d0 = M_e_0_d0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        M_e_0_d0_local = select_ln122_reg_584;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        M_e_0_d0_local = 32'd1;
    end else begin
        M_e_0_d0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_predicate_op87_call_state7 == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        M_e_0_we0 = grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        M_e_0_we0 = grp_find_best_move_fu_202_M_e_0_we0;
    end else begin
        M_e_0_we0 = (1'b0 | M_e_0_we0_out);
    end
end

always @ (*) begin
    if ((((trunc_ln119_reg_564 == 2'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln119_fu_316_p1 == 2'd0) & (icmp_ln118_fu_300_p2 == 1'd1) & (icmp_ln236_reg_542 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        M_e_0_we0_local = 1'b1;
    end else begin
        M_e_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op87_call_state7 == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        M_e_1_address0 = grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        M_e_1_address0 = grp_find_best_move_fu_202_M_e_1_address0;
    end else begin
        M_e_1_address0 = M_e_1_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        M_e_1_address0_local = M_e_1_addr_2_reg_602;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        M_e_1_address0_local = zext_ln121_fu_378_p1;
    end else begin
        M_e_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_predicate_op87_call_state7 == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        M_e_1_ce0 = grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        M_e_1_ce0 = grp_find_best_move_fu_202_M_e_1_ce0;
    end else begin
        M_e_1_ce0 = M_e_1_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        M_e_1_ce0_local = 1'b1;
    end else begin
        M_e_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op87_call_state7 == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        M_e_1_d0 = grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        M_e_1_d0 = grp_find_best_move_fu_202_M_e_1_d0;
    end else begin
        M_e_1_d0 = M_e_1_d0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        M_e_1_d0_local = select_ln122_reg_584;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        M_e_1_d0_local = 32'd1;
    end else begin
        M_e_1_d0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_predicate_op87_call_state7 == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        M_e_1_we0 = grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        M_e_1_we0 = grp_find_best_move_fu_202_M_e_1_we0;
    end else begin
        M_e_1_we0 = (1'b0 | M_e_1_we0_out);
    end
end

always @ (*) begin
    if ((((trunc_ln119_reg_564 == 2'd1) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln119_fu_316_p1 == 2'd1) & (icmp_ln118_fu_300_p2 == 1'd1) & (icmp_ln236_reg_542 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        M_e_1_we0_local = 1'b1;
    end else begin
        M_e_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op87_call_state7 == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        M_e_2_address0 = grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        M_e_2_address0 = grp_find_best_move_fu_202_M_e_2_address0;
    end else begin
        M_e_2_address0 = M_e_2_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        M_e_2_address0_local = M_e_2_addr_2_reg_607;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        M_e_2_address0_local = zext_ln121_fu_378_p1;
    end else begin
        M_e_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_predicate_op87_call_state7 == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        M_e_2_ce0 = grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        M_e_2_ce0 = grp_find_best_move_fu_202_M_e_2_ce0;
    end else begin
        M_e_2_ce0 = M_e_2_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        M_e_2_ce0_local = 1'b1;
    end else begin
        M_e_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op87_call_state7 == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        M_e_2_d0 = grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        M_e_2_d0 = grp_find_best_move_fu_202_M_e_2_d0;
    end else begin
        M_e_2_d0 = M_e_2_d0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        M_e_2_d0_local = select_ln122_reg_584;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        M_e_2_d0_local = 32'd1;
    end else begin
        M_e_2_d0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_predicate_op87_call_state7 == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        M_e_2_we0 = grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        M_e_2_we0 = grp_find_best_move_fu_202_M_e_2_we0;
    end else begin
        M_e_2_we0 = (1'b0 | M_e_2_we0_out);
    end
end

always @ (*) begin
    if ((((trunc_ln119_reg_564 == 2'd2) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln119_fu_316_p1 == 2'd2) & (icmp_ln118_fu_300_p2 == 1'd1) & (icmp_ln236_reg_542 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        M_e_2_we0_local = 1'b1;
    end else begin
        M_e_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op87_call_state7 == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        M_e_3_address0 = grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        M_e_3_address0 = grp_find_best_move_fu_202_M_e_3_address0;
    end else begin
        M_e_3_address0 = M_e_3_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        M_e_3_address0_local = M_e_3_addr_2_reg_612;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        M_e_3_address0_local = zext_ln121_fu_378_p1;
    end else begin
        M_e_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_predicate_op87_call_state7 == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        M_e_3_ce0 = grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        M_e_3_ce0 = grp_find_best_move_fu_202_M_e_3_ce0;
    end else begin
        M_e_3_ce0 = M_e_3_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        M_e_3_ce0_local = 1'b1;
    end else begin
        M_e_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op87_call_state7 == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        M_e_3_d0 = grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        M_e_3_d0 = grp_find_best_move_fu_202_M_e_3_d0;
    end else begin
        M_e_3_d0 = M_e_3_d0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        M_e_3_d0_local = select_ln122_reg_584;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        M_e_3_d0_local = 32'd1;
    end else begin
        M_e_3_d0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_predicate_op87_call_state7 == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        M_e_3_we0 = grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        M_e_3_we0 = grp_find_best_move_fu_202_M_e_3_we0;
    end else begin
        M_e_3_we0 = (1'b0 | M_e_3_we0_out);
    end
end

always @ (*) begin
    if ((((trunc_ln119_reg_564 == 2'd3) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln119_fu_316_p1 == 2'd3) & (icmp_ln118_fu_300_p2 == 1'd1) & (icmp_ln236_reg_542 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        M_e_3_we0_local = 1'b1;
    end else begin
        M_e_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        M_t_o = add_ln136_fu_456_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_find_best_move_fu_202_M_t_o_ap_vld == 1'b1))) begin
        M_t_o = grp_find_best_move_fu_202_M_t_o;
    end else begin
        M_t_o = M_t_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        M_t_o_ap_vld = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        M_t_o_ap_vld = grp_find_best_move_fu_202_M_t_o_ap_vld;
    end else begin
        M_t_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_find_best_move_fu_202_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state7_on_subcall_done)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond13_fu_497_p2 == 1'd0) & (1'b0 == ap_block_state7_on_subcall_done) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln236_reg_542 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_cleanup_dest_slot_0_phi_fu_194_p4 = 1'd1;
    end else begin
        ap_phi_mux_cleanup_dest_slot_0_phi_fu_194_p4 = cleanup_dest_slot_0_reg_190;
    end
end

always @ (*) begin
    if (((or_cond13_fu_497_p2 == 1'd0) & (1'b0 == ap_block_state7_on_subcall_done) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_find_best_move_fu_202_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln118_fu_300_p2 == 1'd1) & (icmp_ln236_reg_542 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((or_cond13_fu_497_p2 == 1'd0) & (1'b0 == ap_block_state7_on_subcall_done) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((or_cond13_fu_497_p2 == 1'd1) & (1'b0 == ap_block_state7_on_subcall_done) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign M_e_0_we0_out = M_e_0_we0_local;

assign M_e_1_we0_out = M_e_1_we0_local;

assign M_e_2_we0_out = M_e_2_we0_local;

assign M_e_3_we0_out = M_e_3_we0_local;

assign add_ln121_1_fu_366_p2 = (p_shl_fu_347_p3 + p_shl1_fu_358_p3);

assign add_ln121_fu_372_p2 = (add_ln121_1_fu_366_p2 + lshr_ln_fu_320_p4);

assign add_ln122_1_fu_421_p2 = (p_shl2_fu_402_p3 + p_shl3_fu_413_p3);

assign add_ln122_fu_427_p2 = (add_ln122_1_fu_421_p2 + lshr_ln_fu_320_p4);

assign add_ln124_fu_485_p2 = (tmp_2_fu_467_p3 + zext_ln124_fu_481_p1);

assign add_ln136_fu_456_p2 = (M_t_i + 32'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state7_on_subcall_done = ((ap_predicate_op87_call_state7 == 1'b1) & (grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_done == 1'b0));
end

always @ (*) begin
    ap_predicate_op87_call_state7 = ((icmp_ln118_reg_555 == 1'd1) & (icmp_ln236_reg_542 == 1'd0));
end

assign cmp34_i_fu_451_p2 = ((sign_reg_536 != 32'd4294967295) ? 1'b1 : 1'b0);

assign grp_find_best_move_fu_202_ap_start = grp_find_best_move_fu_202_ap_start_reg;

assign grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_start = grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_start_reg;

assign icmp_ln118_fu_300_p2 = (($signed(M_t_i) < $signed(M_t_capacity)) ? 1'b1 : 1'b0);

assign icmp_ln122_fu_386_p2 = ((sign_reg_536 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln232_fu_492_p2 = ((iter_3_reg_546 < 13'd5000) ? 1'b1 : 1'b0);

assign icmp_ln236_fu_273_p2 = (($signed(tmp_fu_263_p4) < $signed(31'd1)) ? 1'b1 : 1'b0);

assign iter_3_fu_282_p2 = (iter_fu_90 + 13'd1);

assign lshr_ln_fu_320_p4 = {{new_col_fu_310_p2[16:2]}};

assign new_col_fu_310_p2 = (M_cols + M_t_i);

assign new_row_fu_338_p2 = (trunc_ln120_fu_334_p1 + trunc_ln118_fu_292_p1);

assign or_cond13_fu_497_p2 = (icmp_ln232_fu_492_p2 & ap_phi_mux_cleanup_dest_slot_0_phi_fu_194_p4);

assign p_shl1_fu_358_p3 = {{trunc_ln121_1_fu_355_p1}, {4'd0}};

assign p_shl2_fu_402_p3 = {{trunc_ln122_fu_399_p1}, {6'd0}};

assign p_shl3_fu_413_p3 = {{trunc_ln122_1_fu_410_p1}, {4'd0}};

assign p_shl_fu_347_p3 = {{trunc_ln121_fu_344_p1}, {6'd0}};

assign select_ln122_fu_391_p3 = ((icmp_ln122_fu_386_p2[0:0] == 1'b1) ? 32'd1 : 32'd4294967295);

assign tmp_2_fu_467_p3 = {{new_row_reg_568}, {6'd0}};

assign tmp_3_fu_474_p3 = {{new_row_reg_568}, {4'd0}};

assign tmp_fu_263_p4 = {{grp_find_best_move_fu_202_ap_return_0[31:1]}};

assign trunc_ln118_fu_292_p1 = M_t_i[8:0];

assign trunc_ln119_fu_316_p1 = new_col_fu_310_p2[1:0];

assign trunc_ln120_fu_334_p1 = M_rows[8:0];

assign trunc_ln121_1_fu_355_p1 = r1_reg_524[10:0];

assign trunc_ln121_fu_344_p1 = r1_reg_524[8:0];

assign trunc_ln122_1_fu_410_p1 = r2_reg_530[10:0];

assign trunc_ln122_fu_399_p1 = r2_reg_530[8:0];

assign zext_ln121_fu_378_p1 = add_ln121_fu_372_p2;

assign zext_ln122_fu_433_p1 = add_ln122_fu_427_p2;

assign zext_ln124_fu_481_p1 = tmp_3_fu_474_p3;

always @ (posedge ap_clk) begin
    add_ln121_1_reg_574[3:0] <= 4'b0000;
    select_ln122_reg_584[0] <= 1'b1;
    add_ln122_1_reg_592[3:0] <= 4'b0000;
    add_ln124_reg_622[3:0] <= 4'b0000;
end

endmodule //fmm_reduce_kernel_greedy_potential_reduce
