// This system is similar to a 6-core, 2.4GHz Westmere with 10 Niagara-like cores attached to the L3
sys = {
    lineSize = 64;
    frequency = 2400;

    cores = {
        beefy = {
            type = "OOO";
            cores = 6;
            icache = "l1i_beefy";
            dcache = "l1d_beefy";
        };

    };

    caches = {
        l1d_beefy = {
            caches = 6;
            size = 32768;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            latency = 4;
        };

        l1i_beefy = {
            caches = 6;
            size = 32768;
            array = {
                type = "SetAssoc";
                ways = 4;
            };
            latency = 3;
        };

        l2_beefy = {
            caches = 6;
            size = 262144;
            latency = 7;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            children = "l1i_beefy|l1d_beefy";
        };

        l3 = {
            caches = 1;
            banks = 6;
            size = 12582912;
            latency = 27;

            array = {
                type = "SetAssoc";
                hash = "H3";
                ways = 16;
            };
            children = "l2_beefy";
        };
    };

    mem = {
        type = "DDR";
        controllers = 4;
        tech = "DDR3-1066-CL8";
    };
};

sim = {
    phaseLength = 10000;
    maxTotalInstrs = 5000000000L;
    statsPhaseInterval = 1000;
    printHierarchy = true;
    // attachDebugger = True;
};

#memtrace trace:
trace0 ="/mnt/sda/traces/XSBench.memtrace";
#modules.txt file:
trace_binaries = "/mnt/sda/traces/drmemtrace.XSBench.12086.8971.dir/";
#type memtrace or YT:
trace_type = "MEMTRACE";
