<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>mm</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>mm</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.613</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>67745</Best-caseLatency>
<Average-caseLatency>67745</Average-caseLatency>
<Worst-caseLatency>67745</Worst-caseLatency>
<Best-caseRealTimeLatency>0.226 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.226 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.226 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>67746</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<OUTER_LOOP>
<Name>OUTER_LOOP</Name>
<TripCount>32</TripCount>
<Latency>67744</Latency>
<AbsoluteTimeLatency>0.226 ms</AbsoluteTimeLatency>
<IterationLatency>2117</IterationLatency>
<PipelineDepth>2117</PipelineDepth>
<COPY_LOOP_A>
<Name>COPY_LOOP_A</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</COPY_LOOP_A>
<COPY_LOOP_C>
<Name>COPY_LOOP_C</Name>
<TripCount>32</TripCount>
<Latency>37</Latency>
<AbsoluteTimeLatency>0.123 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>7</PipelineDepth>
</COPY_LOOP_C>
<COUNT_LOOP>
<Name>COUNT_LOOP</Name>
<TripCount>4</TripCount>
<Latency>1996</Latency>
<AbsoluteTimeLatency>6.647 us</AbsoluteTimeLatency>
<IterationLatency>499</IterationLatency>
<PipelineDepth>499</PipelineDepth>
<OUTER_LOOP_B_COPY_LOOP_B>
<Name>OUTER_LOOP_B_COPY_LOOP_B</Name>
<TripCount>256</TripCount>
<Latency>257</Latency>
<AbsoluteTimeLatency>0.856 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</OUTER_LOOP_B_COPY_LOOP_B>
<INNER_LOOP>
<Name>INNER_LOOP</Name>
<TripCount>8</TripCount>
<Latency>237</Latency>
<AbsoluteTimeLatency>0.789 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>231</PipelineDepth>
</INNER_LOOP>
</COUNT_LOOP>
<COPY_LOOP_STORE>
<Name>COPY_LOOP_STORE</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</COPY_LOOP_STORE>
</OUTER_LOOP>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>2688</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>160</DSP>
<AVAIL_DSP>5952</AVAIL_DSP>
<UTIL_DSP>2</UTIL_DSP>
<FF>22745</FF>
<AVAIL_FF>1743360</AVAIL_FF>
<UTIL_FF>1</UTIL_FF>
<LUT>12119</LUT>
<AVAIL_LUT>871680</AVAIL_LUT>
<UTIL_LUT>1</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>640</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>mm</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>mm</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>mm</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>mm</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>mm</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>mm</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_address0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>C_ce0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>C_we0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>C_d0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>C_q0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>A_address0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>A_ce0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>A_q0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>B_address0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>B_ce0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>B_q0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>alpha</name>
<Object>alpha</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>beta</name>
<Object>beta</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

<FIFOInformation>
</FIFOInformation>

</profile>
