/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [19:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_14z;
  wire [15:0] celloutsig_0_1z;
  wire celloutsig_0_25z;
  reg [14:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  reg [19:0] celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire [20:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [15:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~(celloutsig_1_2z & in_data[129]);
  assign celloutsig_1_14z = ~(celloutsig_1_6z & celloutsig_1_5z);
  assign celloutsig_0_5z = ~(celloutsig_0_2z & celloutsig_0_0z);
  assign celloutsig_0_2z = ~(in_data[71] & celloutsig_0_0z);
  assign celloutsig_1_12z = ~(celloutsig_1_11z | celloutsig_1_7z[14]);
  assign celloutsig_0_25z = ~celloutsig_0_10z[11];
  assign celloutsig_0_0z = in_data[60] | ~(in_data[37]);
  assign celloutsig_1_4z = in_data[136] | ~(celloutsig_1_0z[6]);
  assign celloutsig_1_18z = { celloutsig_1_17z[6:3], celloutsig_1_11z } & { celloutsig_1_1z[5], celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_8z = in_data[79:73] & in_data[47:41];
  assign celloutsig_0_3z = in_data[19:17] <= { celloutsig_0_1z[14:13], celloutsig_0_2z };
  assign celloutsig_1_11z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z } <= { in_data[157:152], celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_0_11z = { celloutsig_0_10z[6:0], celloutsig_0_5z, celloutsig_0_6z } <= { celloutsig_0_10z[10:5], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_1_6z = { celloutsig_1_1z[5:1], celloutsig_1_2z } <= { celloutsig_1_0z[4:1], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_9z = celloutsig_1_1z[7:3] || { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_7z = { celloutsig_1_0z[6:1], celloutsig_1_5z, celloutsig_1_1z } % { 1'h1, celloutsig_1_1z[6:0], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_10z = { celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_4z } | in_data[179:177];
  assign celloutsig_0_10z = { in_data[90:81], celloutsig_0_4z, celloutsig_0_5z } | { celloutsig_0_1z[13:3], celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[109:103] | in_data[139:133];
  assign celloutsig_0_6z = celloutsig_0_2z & celloutsig_0_5z;
  assign celloutsig_0_4z = | in_data[81:78];
  assign celloutsig_1_16z = ~^ in_data[164:148];
  assign celloutsig_0_7z = ~^ { celloutsig_0_1z[7:2], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_3z = ^ in_data[171:165];
  assign celloutsig_0_14z = { in_data[53:51], celloutsig_0_8z } >> { celloutsig_0_12z[16:14], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_1_1z = { celloutsig_1_0z[6:5], celloutsig_1_0z } <<< { celloutsig_1_0z[4:3], celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_8z[3:1], celloutsig_0_5z, celloutsig_0_2z } >>> { celloutsig_0_1z[2], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[45:31], celloutsig_0_0z } - { in_data[37:23], celloutsig_0_0z };
  assign celloutsig_1_15z = celloutsig_1_0z[4:2] ~^ { in_data[176:175], celloutsig_1_12z };
  assign celloutsig_1_19z = { celloutsig_1_18z[4:1], celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_18z, celloutsig_1_13z, celloutsig_1_15z } ~^ { celloutsig_1_17z[18:1], celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_4z };
  assign celloutsig_0_12z = { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_8z } ~^ { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_2z = ~((celloutsig_1_0z[5] & in_data[131]) | in_data[142]);
  assign celloutsig_1_5z = ~((celloutsig_1_2z & celloutsig_1_1z[3]) | celloutsig_1_2z);
  always_latch
    if (clkin_data[64]) celloutsig_1_17z = 20'h00000;
    else if (!clkin_data[32]) celloutsig_1_17z = { in_data[150:140], celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_15z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_26z = 15'h0000;
    else if (clkin_data[0]) celloutsig_0_26z = { celloutsig_0_8z[5:2], celloutsig_0_7z, celloutsig_0_14z };
  assign { out_data[132:128], out_data[116:96], out_data[32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
