<bibdata type="standard">
  <title type="title-main" format="text/plain">IEEE Standard for Error Correction Coding of Flash Memory Using Low-Density Parity Check Codes</title>
  <title type="main" format="text/plain">IEEE Standard for Error Correction Coding of Flash Memory Using Low-Density Parity Check Codes</title>
  <uri type="src">https://ieeexplore.ieee.org/document/8654228</uri>
  <docidentifier type="IEEE">IEEE Std 1890-2018</docidentifier>
  <docidentifier type="ISBN">978-1-5044-5355-4</docidentifier>
  <docidentifier type="DOI">10.1109/IEEESTD.2019.8654228</docidentifier>
  <docnumber>1890-2018</docnumber>
  <date type="updated">
    <on>2020-05-22</on>
  </date>
  <date type="created">
    <on>2019-02-28</on>
  </date>
  <date type="published">
    <on>2019-02-27</on>
  </date>
  <date type="issued">
    <on>2018-09-27</on>
  </date>
  <contributor>
    <role type="publisher"/>
    <organization>
      <name>Institute of Electrical and Electronics Engineers</name>
      <abbreviation>IEEE</abbreviation>
      <uri>http://www.ieee.org</uri>
      <address>
        <city>New York</city>
        <country>USA</country>
      </address>
    </organization>
  </contributor>
  <language>en</language>
  <script>Latn</script>
  <abstract format="text/plain" language="en" script="Latn">A two-level code construction scheme for non-volatile memories (NVM) that is based on low-density parity-check codes is specified in this standard. This scheme constructs an auxiliary codeword that encodes a subset of bits from the primary packets stored in an NVM memory unit. The auxiliary codeword is decoded only when the detection of at least one of the primary codewords fails. The encoding and decoding techniques for this scheme are presented. The two-level scheme outperforms the traditional one-level method while it requires only a small memory overhead and negligible latency. Moreover, it outperforms the one-level scheme that uses a code that is twice as long in the low raw bit error rate regime.</abstract>
  <abstract format="text/plain" language="en" script="Latn">A two-level code construction scheme for non-volatile memories (NVM) that is based on low-density parity-check codes is specified in this standard. This scheme constructs an auxiliary codeword that encodes a subset of bits from the primary packets stored in an NVM memory unit. The auxiliary codeword is decoded only when the detection of at least one of the primary codewords fails. The encoding and decoding techniques for this scheme are presented. The two-level scheme outperforms the traditional one-level method while it requires only a small memory overhead and negligible latency. Moreover, it outperforms the one-level scheme that uses a code that is twice as long in the low raw bit error rate regime.</abstract>
  <copyright>
    <from>2018</from>
    <owner>
      <organization>
        <name>Institute of Electrical and Electronics Engineers</name>
        <abbreviation>IEEE</abbreviation>
        <uri>http://www.ieee.org</uri>
      </organization>
    </owner>
  </copyright>
  <keyword>IEEE Standards</keyword>
  <keyword>Flash memory</keyword>
  <keyword>Parity check codes</keyword>
  <keyword>Encoding</keyword>
  <keyword>Error correction</keyword>
  <keyword>auxiliary codeword</keyword>
  <keyword>flash memory</keyword>
  <keyword>IEEE 1890</keyword>
  <keyword>low-density parity-check codes</keyword>
  <keyword>two level code construction</keyword>
</bibdata>