
*** Running vivado
    with args -log master_slave.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source master_slave.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source master_slave.tcl -notrace
Command: synth_design -top master_slave -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 195365 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1252.465 ; gain = 80.902 ; free physical = 6625 ; free virtual = 12276
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'master_slave' [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/master_slave.vhd:24]
	Parameter Pixel_width bound to: 8 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'arm_image' declared at '/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/arm_image.vhd:6' bound to instance 'module' of component 'arm_image' [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/master_slave.vhd:83]
INFO: [Synth 8-638] synthesizing module 'arm_image' [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/arm_image.vhd:29]
	Parameter Pixel_width bound to: 8 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_2048' declared at '/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/.Xil/Vivado-195348-Linux-pag/realtime/fifo_generator_2048_stub.vhdl:5' bound to instance 'fifo_0' of component 'fifo_generator_2048' [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/arm_image.vhd:96]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_2048' [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/.Xil/Vivado-195348-Linux-pag/realtime/fifo_generator_2048_stub.vhdl:21]
INFO: [Synth 8-3491] module 'fifo_generator_2048' declared at '/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/.Xil/Vivado-195348-Linux-pag/realtime/fifo_generator_2048_stub.vhdl:5' bound to instance 'fifo_1' of component 'fifo_generator_2048' [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/arm_image.vhd:100]
INFO: [Synth 8-3491] module 'fifo_generator_2048' declared at '/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/.Xil/Vivado-195348-Linux-pag/realtime/fifo_generator_2048_stub.vhdl:5' bound to instance 'fifo_2' of component 'fifo_generator_2048' [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/arm_image.vhd:104]
WARNING: [Synth 8-6014] Unused sequential element pre_valid_in4_reg was removed.  [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/arm_image.vhd:467]
INFO: [Synth 8-256] done synthesizing module 'arm_image' (1#1) [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/arm_image.vhd:29]
INFO: [Synth 8-3491] module 'fifo_generator_2048_32_no_lat' declared at '/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/.Xil/Vivado-195348-Linux-pag/realtime/fifo_generator_2048_32_no_lat_stub.vhdl:5' bound to instance 'fifo_0' of component 'fifo_generator_2048_32_no_lat' [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/master_slave.vhd:101]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_2048_32_no_lat' [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/.Xil/Vivado-195348-Linux-pag/realtime/fifo_generator_2048_32_no_lat_stub.vhdl:21]
WARNING: [Synth 8-614] signal 'T_ready_in' is read in the process but is not in the sensitivity list [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/master_slave.vhd:119]
WARNING: [Synth 8-614] signal 'fifo_data_in' is read in the process but is not in the sensitivity list [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/master_slave.vhd:119]
WARNING: [Synth 8-6014] Unused sequential element test_r_reg was removed.  [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/master_slave.vhd:142]
WARNING: [Synth 8-6014] Unused sequential element test_g_reg was removed.  [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/master_slave.vhd:143]
WARNING: [Synth 8-6014] Unused sequential element test_b_reg was removed.  [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/master_slave.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'master_slave' (2#1) [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/master_slave.vhd:24]
WARNING: [Synth 8-3331] design master_slave has unconnected port T_last_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1297.090 ; gain = 125.527 ; free physical = 6628 ; free virtual = 12280
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1297.090 ; gain = 125.527 ; free physical = 6631 ; free virtual = 12280
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1297.090 ; gain = 125.527 ; free physical = 6631 ; free virtual = 12280
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/ip/fifo_generator_2048/fifo_generator_2048/fifo_generator_2048_in_context.xdc] for cell 'module/fifo_0'
Finished Parsing XDC File [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/ip/fifo_generator_2048/fifo_generator_2048/fifo_generator_2048_in_context.xdc] for cell 'module/fifo_0'
Parsing XDC File [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/ip/fifo_generator_2048/fifo_generator_2048/fifo_generator_2048_in_context.xdc] for cell 'module/fifo_1'
Finished Parsing XDC File [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/ip/fifo_generator_2048/fifo_generator_2048/fifo_generator_2048_in_context.xdc] for cell 'module/fifo_1'
Parsing XDC File [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/ip/fifo_generator_2048/fifo_generator_2048/fifo_generator_2048_in_context.xdc] for cell 'module/fifo_2'
Finished Parsing XDC File [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/ip/fifo_generator_2048/fifo_generator_2048/fifo_generator_2048_in_context.xdc] for cell 'module/fifo_2'
Parsing XDC File [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/ip/fifo_generator_2048_32_no_lat/fifo_generator_2048_32_no_lat/fifo_generator_2048_32_no_lat_in_context.xdc] for cell 'fifo_0'
Finished Parsing XDC File [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/ip/fifo_generator_2048_32_no_lat/fifo_generator_2048_32_no_lat/fifo_generator_2048_32_no_lat_in_context.xdc] for cell 'fifo_0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1646.715 ; gain = 0.000 ; free physical = 6404 ; free virtual = 12060
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1646.715 ; gain = 475.152 ; free physical = 6483 ; free virtual = 12138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1646.715 ; gain = 475.152 ; free physical = 6483 ; free virtual = 12138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for \module /fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \module /fifo_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \module /fifo_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fifo_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1646.715 ; gain = 475.152 ; free physical = 6488 ; free virtual = 12144
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'pixel_dout_12_reg[7:0]' into 'B_11_reg[7:0]' [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/arm_image.vhd:281]
WARNING: [Synth 8-6014] Unused sequential element pixel_dout_12_reg was removed.  [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/arm_image.vhd:281]
WARNING: [Synth 8-3936] Found unconnected internal register 'itemp2_reg' and it is trimmed from '16' to '1' bits. [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/arm_image.vhd:290]
WARNING: [Synth 8-3936] Found unconnected internal register 'itemp_reg' and it is trimmed from '16' to '1' bits. [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/arm_image.vhd:293]
WARNING: [Synth 8-3936] Found unconnected internal register 'jtemp2_reg' and it is trimmed from '16' to '1' bits. [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/arm_image.vhd:291]
WARNING: [Synth 8-3936] Found unconnected internal register 'jtemp_reg' and it is trimmed from '16' to '1' bits. [/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/arm_image.vhd:294]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1646.715 ; gain = 475.152 ; free physical = 6479 ; free virtual = 12135
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 28    
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module master_slave 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module arm_image 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 27    
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design master_slave has port T_data_out[31] driven by constant 0
WARNING: [Synth 8-3917] design master_slave has port T_data_out[30] driven by constant 0
WARNING: [Synth 8-3331] design master_slave has unconnected port T_last_in
INFO: [Synth 8-3886] merging instance 'fifo_data_in_reg[24]' (FD) to 'fifo_data_in_reg[29]'
INFO: [Synth 8-3886] merging instance 'fifo_data_in_reg[25]' (FD) to 'fifo_data_in_reg[29]'
INFO: [Synth 8-3886] merging instance 'fifo_data_in_reg[26]' (FD) to 'fifo_data_in_reg[29]'
INFO: [Synth 8-3886] merging instance 'fifo_data_in_reg[27]' (FD) to 'fifo_data_in_reg[29]'
INFO: [Synth 8-3886] merging instance 'fifo_data_in_reg[28]' (FD) to 'fifo_data_in_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fifo_data_in_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (T_ready_out_reg)
WARNING: [Synth 8-3332] Sequential element (T_ready_out_reg) is unused and will be removed from module master_slave.
WARNING: [Synth 8-3332] Sequential element (module/btemp3_reg[0]) is unused and will be removed from module master_slave.
WARNING: [Synth 8-3332] Sequential element (module/btemp2_reg[1]) is unused and will be removed from module master_slave.
WARNING: [Synth 8-3332] Sequential element (module/btemp2_reg[0]) is unused and will be removed from module master_slave.
WARNING: [Synth 8-3332] Sequential element (module/btemp0_reg[0]) is unused and will be removed from module master_slave.
WARNING: [Synth 8-3332] Sequential element (module/gtemp2_reg[1]) is unused and will be removed from module master_slave.
WARNING: [Synth 8-3332] Sequential element (module/gtemp2_reg[0]) is unused and will be removed from module master_slave.
WARNING: [Synth 8-3332] Sequential element (module/gtemp1_reg[1]) is unused and will be removed from module master_slave.
WARNING: [Synth 8-3332] Sequential element (module/gtemp1_reg[0]) is unused and will be removed from module master_slave.
WARNING: [Synth 8-3332] Sequential element (module/rtemp3_reg[0]) is unused and will be removed from module master_slave.
WARNING: [Synth 8-3332] Sequential element (module/rtemp1_reg[1]) is unused and will be removed from module master_slave.
WARNING: [Synth 8-3332] Sequential element (module/rtemp1_reg[0]) is unused and will be removed from module master_slave.
WARNING: [Synth 8-3332] Sequential element (module/rtemp0_reg[0]) is unused and will be removed from module master_slave.
WARNING: [Synth 8-3332] Sequential element (fifo_data_in_reg[29]) is unused and will be removed from module master_slave.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1646.715 ; gain = 475.152 ; free physical = 6460 ; free virtual = 12120
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1646.715 ; gain = 475.152 ; free physical = 6326 ; free virtual = 11984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1646.715 ; gain = 475.152 ; free physical = 6327 ; free virtual = 11985
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1646.715 ; gain = 475.152 ; free physical = 6327 ; free virtual = 11985
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1646.715 ; gain = 475.152 ; free physical = 6328 ; free virtual = 11987
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1646.715 ; gain = 475.152 ; free physical = 6328 ; free virtual = 11987
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1646.715 ; gain = 475.152 ; free physical = 6328 ; free virtual = 11987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1646.715 ; gain = 475.152 ; free physical = 6328 ; free virtual = 11987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1646.715 ; gain = 475.152 ; free physical = 6328 ; free virtual = 11987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1646.715 ; gain = 475.152 ; free physical = 6328 ; free virtual = 11987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|master_slave | module/pixel_dout_00_reg[7] | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+-------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |fifo_generator_2048_32_no_lat |         1|
|2     |fifo_generator_2048           |         3|
+------+------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------+------+
|      |Cell                                 |Count |
+------+-------------------------------------+------+
|1     |fifo_generator_2048_32_no_lat_bbox_5 |     1|
|2     |fifo_generator_2048_bbox_2           |     1|
|3     |fifo_generator_2048_bbox_3           |     1|
|4     |fifo_generator_2048_bbox_4           |     1|
|5     |BUFG                                 |     1|
|6     |CARRY4                               |    53|
|7     |LUT1                                 |     5|
|8     |LUT2                                 |   165|
|9     |LUT3                                 |    19|
|10    |LUT4                                 |    36|
|11    |LUT5                                 |    34|
|12    |LUT6                                 |    59|
|13    |SRL16E                               |     8|
|14    |FDRE                                 |   415|
|15    |FDSE                                 |     1|
|16    |IBUF                                 |    12|
|17    |OBUF                                 |    35|
+------+-------------------------------------+------+

Report Instance Areas: 
+------+-----------+----------+------+
|      |Instance   |Module    |Cells |
+------+-----------+----------+------+
|1     |top        |          |   956|
|2     |  \module  |arm_image |   794|
+------+-----------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1646.715 ; gain = 475.152 ; free physical = 6327 ; free virtual = 11986
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1646.715 ; gain = 125.527 ; free physical = 6384 ; free virtual = 12042
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1646.715 ; gain = 475.152 ; free physical = 6384 ; free virtual = 12043
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1654.723 ; gain = 494.711 ; free physical = 6377 ; free virtual = 12036
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/georgepag4028/Desktop/Sxoli/Vlsi2021/Ask5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/master_slave.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file master_slave_utilization_synth.rpt -pb master_slave_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1678.734 ; gain = 0.000 ; free physical = 6383 ; free virtual = 12037
INFO: [Common 17-206] Exiting Vivado at Mon Jun  7 01:13:49 2021...
