C:\Microsemi\synplify_L201609M-2_W\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "C:\Users\hbreslin\Desktop\Project Workspace\My projects\M2S090\Modify_The_FPGA_Design\CoreMIV\synthesis"   -part M2S090  -package FBGA484  -grade STD    -maxfan 10000 -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -RWCheckOnRam 0 -summaryfile "C:\Users\hbreslin\Desktop\Project Workspace\My projects\M2S090\Modify_The_FPGA_Design\CoreMIV\synthesis\synlog\report\PROC_SUBSYSTEM_fpga_mapper.xml"  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  "C:\Users\hbreslin\Desktop\Project Workspace\My projects\M2S090\Modify_The_FPGA_Design\CoreMIV\synthesis\scratchproject.prs"  -implementation  synthesis  -multisrs  -oedif  "C:\Users\hbreslin\Desktop\Project Workspace\My projects\M2S090\Modify_The_FPGA_Design\CoreMIV\synthesis\PROC_SUBSYSTEM.edn"   -freq 100.000   -tcl  "C:\Users\hbreslin\Desktop\Project Workspace\My projects\M2S090\Modify_The_FPGA_Design\CoreMIV\designer\PROC_SUBSYSTEM\synthesis.fdc"  "C:\Users\hbreslin\Desktop\Project Workspace\My projects\M2S090\Modify_The_FPGA_Design\CoreMIV\synthesis\synwork\PROC_SUBSYSTEM_prem.srd"  -sap  "C:\Users\hbreslin\Desktop\Project Workspace\My projects\M2S090\Modify_The_FPGA_Design\CoreMIV\synthesis\PROC_SUBSYSTEM.sap"  -otap  "C:\Users\hbreslin\Desktop\Project Workspace\My projects\M2S090\Modify_The_FPGA_Design\CoreMIV\synthesis\PROC_SUBSYSTEM.tap"  -omap  "C:\Users\hbreslin\Desktop\Project Workspace\My projects\M2S090\Modify_The_FPGA_Design\CoreMIV\synthesis\PROC_SUBSYSTEM.map"  -devicelib  C:\Microsemi\synplify_L201609M-2_W\lib\generic\smartfusion2.v  -sap  "C:\Users\hbreslin\Desktop\Project Workspace\My projects\M2S090\Modify_The_FPGA_Design\CoreMIV\synthesis\PROC_SUBSYSTEM.sap"  -ologparam  "C:\Users\hbreslin\Desktop\Project Workspace\My projects\M2S090\Modify_The_FPGA_Design\CoreMIV\synthesis\syntmp\PROC_SUBSYSTEM.plg"  -osyn  "C:\Users\hbreslin\Desktop\Project Workspace\My projects\M2S090\Modify_The_FPGA_Design\CoreMIV\synthesis\PROC_SUBSYSTEM.srm"  -prjdir  "C:\Users\hbreslin\Desktop\Project Workspace\My projects\M2S090\Modify_The_FPGA_Design\CoreMIV\synthesis\"  -prjname  PROC_SUBSYSTEM_syn  -log  "C:\Users\hbreslin\Desktop\Project Workspace\My projects\M2S090\Modify_The_FPGA_Design\CoreMIV\synthesis\synlog\PROC_SUBSYSTEM_fpga_mapper.srr" 
rc:1 success:1 runtime:142
file:C:\Users\hbreslin\Desktop\Project Workspace\My projects\M2S090\Modify_The_FPGA_Design\CoreMIV\synthesis\scratchproject.prs|io:o|time:1510935898|size:39345|exec:0
file:C:\Users\hbreslin\Desktop\Project Workspace\My projects\M2S090\Modify_The_FPGA_Design\CoreMIV\synthesis\PROC_SUBSYSTEM.edn|io:o|time:1510936152|size:17130199|exec:0
file:C:\Users\hbreslin\Desktop\Project Workspace\My projects\M2S090\Modify_The_FPGA_Design\CoreMIV\designer\PROC_SUBSYSTEM\synthesis.fdc|io:i|time:1510935932|size:54|exec:0
file:C:\Users\hbreslin\Desktop\Project Workspace\My projects\M2S090\Modify_The_FPGA_Design\CoreMIV\synthesis\synwork\PROC_SUBSYSTEM_prem.srd|io:i|time:1510936009|size:1302695|exec:0
file:C:\Users\hbreslin\Desktop\Project Workspace\My projects\M2S090\Modify_The_FPGA_Design\CoreMIV\synthesis\PROC_SUBSYSTEM.sap|io:o|time:1510936012|size:35174|exec:0
file:C:\Users\hbreslin\Desktop\Project Workspace\My projects\M2S090\Modify_The_FPGA_Design\CoreMIV\synthesis\PROC_SUBSYSTEM.tap|io:o|time:0|size:0|exec:0
file:C:\Users\hbreslin\Desktop\Project Workspace\My projects\M2S090\Modify_The_FPGA_Design\CoreMIV\synthesis\PROC_SUBSYSTEM.map|io:o|time:1510936154|size:28|exec:0
file:C:\Microsemi\synplify_L201609M-2_W\lib\generic\smartfusion2.v|io:i|time:1487970428|size:16359|exec:0
file:C:\Users\hbreslin\Desktop\Project Workspace\My projects\M2S090\Modify_The_FPGA_Design\CoreMIV\synthesis\PROC_SUBSYSTEM.sap|io:o|time:1510936012|size:35174|exec:0
file:"C:\Users\hbreslin\Desktop\Project Workspace\My projects\M2S090\Modify_The_FPGA_Design\CoreMIV\synthesis\syntmp\PROC_SUBSYSTEM.plg"|io:o|time:0|size:0|exec:0
file:C:\Users\hbreslin\Desktop\Project Workspace\My projects\M2S090\Modify_The_FPGA_Design\CoreMIV\synthesis\PROC_SUBSYSTEM.srm|io:o|time:1510936148|size:51052|exec:0
file:C:\Users\hbreslin\Desktop\Project Workspace\My projects\M2S090\Modify_The_FPGA_Design\CoreMIV\synthesis\synlog\PROC_SUBSYSTEM_fpga_mapper.srr|io:o|time:1510936154|size:379472|exec:0
file:C:\Microsemi\synplify_L201609M-2_W\bin\m_generic.exe|io:i|time:1485333362|size:17958400|exec:1
file:C:\Microsemi\synplify_L201609M-2_W\bin64\m_generic.exe|io:i|time:1485334914|size:32495616|exec:1
