# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab2_bloque_sumador.srcs/sources_1/new/lad2_bloque_sumador.vhd" \

# Do not sort compile order
nosort
