#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\Program_Files\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Program_Files\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Program_Files\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Program_Files\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Program_Files\iverilog\lib\ivl\va_math.vpi";
S_000001a7ccbd2720 .scope module, "ID_EX" "ID_EX" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Funct_inp";
    .port_info 3 /INPUT 2 "ALUOp_inp";
    .port_info 4 /INPUT 1 "MemtoReg_inp";
    .port_info 5 /INPUT 1 "RegWrite_inp";
    .port_info 6 /INPUT 1 "Branch_inp";
    .port_info 7 /INPUT 1 "MemWrite_inp";
    .port_info 8 /INPUT 1 "MemRead_inp";
    .port_info 9 /INPUT 1 "ALUSrc_inp";
    .port_info 10 /INPUT 64 "ReadData1_inp";
    .port_info 11 /INPUT 64 "ReadData2_inp";
    .port_info 12 /INPUT 5 "rd_inp";
    .port_info 13 /INPUT 5 "rs1_in";
    .port_info 14 /INPUT 5 "rs2_in";
    .port_info 15 /INPUT 64 "imm_data_inp";
    .port_info 16 /INPUT 64 "PC_In";
    .port_info 17 /OUTPUT 64 "PC_Out";
    .port_info 18 /OUTPUT 4 "Funct_out";
    .port_info 19 /OUTPUT 2 "ALUOp_out";
    .port_info 20 /OUTPUT 1 "MemtoReg_out";
    .port_info 21 /OUTPUT 1 "RegWrite_out";
    .port_info 22 /OUTPUT 1 "Branch_out";
    .port_info 23 /OUTPUT 1 "MemWrite_out";
    .port_info 24 /OUTPUT 1 "MemRead_out";
    .port_info 25 /OUTPUT 1 "ALUSrc_out";
    .port_info 26 /OUTPUT 64 "ReadData1_out";
    .port_info 27 /OUTPUT 64 "ReadData2_out";
    .port_info 28 /OUTPUT 5 "rs1_out";
    .port_info 29 /OUTPUT 5 "rs2_out";
    .port_info 30 /OUTPUT 5 "rd_out";
    .port_info 31 /OUTPUT 64 "imm_data_out";
o000001a7ccc10fd8 .functor BUFZ 2, C4<zz>; HiZ drive
v000001a7ccbd2dd0_0 .net "ALUOp_inp", 1 0, o000001a7ccc10fd8;  0 drivers
v000001a7ccc04390_0 .var "ALUOp_out", 1 0;
o000001a7ccc11038 .functor BUFZ 1, C4<z>; HiZ drive
v000001a7ccc04430_0 .net "ALUSrc_inp", 0 0, o000001a7ccc11038;  0 drivers
v000001a7ccc044d0_0 .var "ALUSrc_out", 0 0;
o000001a7ccc11098 .functor BUFZ 1, C4<z>; HiZ drive
v000001a7ccc04570_0 .net "Branch_inp", 0 0, o000001a7ccc11098;  0 drivers
v000001a7ccc04610_0 .var "Branch_out", 0 0;
o000001a7ccc110f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001a7ccc046b0_0 .net "Funct_inp", 3 0, o000001a7ccc110f8;  0 drivers
v000001a7ccc04750_0 .var "Funct_out", 3 0;
o000001a7ccc11158 .functor BUFZ 1, C4<z>; HiZ drive
v000001a7ccc55c50_0 .net "MemRead_inp", 0 0, o000001a7ccc11158;  0 drivers
v000001a7ccc55cf0_0 .var "MemRead_out", 0 0;
o000001a7ccc111b8 .functor BUFZ 1, C4<z>; HiZ drive
v000001a7ccc55d90_0 .net "MemWrite_inp", 0 0, o000001a7ccc111b8;  0 drivers
v000001a7ccc55e30_0 .var "MemWrite_out", 0 0;
o000001a7ccc11218 .functor BUFZ 1, C4<z>; HiZ drive
v000001a7ccc55ed0_0 .net "MemtoReg_inp", 0 0, o000001a7ccc11218;  0 drivers
v000001a7ccc55f70_0 .var "MemtoReg_out", 0 0;
o000001a7ccc11278 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001a7ccc5e430_0 .net "PC_In", 63 0, o000001a7ccc11278;  0 drivers
v000001a7ccc5e070_0 .var "PC_Out", 63 0;
o000001a7ccc112d8 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001a7ccc5ee30_0 .net "ReadData1_inp", 63 0, o000001a7ccc112d8;  0 drivers
v000001a7ccc5e930_0 .var "ReadData1_out", 63 0;
o000001a7ccc11338 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001a7ccc5ea70_0 .net "ReadData2_inp", 63 0, o000001a7ccc11338;  0 drivers
v000001a7ccc5e610_0 .var "ReadData2_out", 63 0;
o000001a7ccc11398 .functor BUFZ 1, C4<z>; HiZ drive
v000001a7ccc5ec50_0 .net "RegWrite_inp", 0 0, o000001a7ccc11398;  0 drivers
v000001a7ccc5eb10_0 .var "RegWrite_out", 0 0;
o000001a7ccc113f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001a7ccc5e890_0 .net "clk", 0 0, o000001a7ccc113f8;  0 drivers
o000001a7ccc11428 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001a7ccc5e7f0_0 .net "imm_data_inp", 63 0, o000001a7ccc11428;  0 drivers
v000001a7ccc5e6b0_0 .var "imm_data_out", 63 0;
o000001a7ccc11488 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001a7ccc5e9d0_0 .net "rd_inp", 4 0, o000001a7ccc11488;  0 drivers
v000001a7ccc5e4d0_0 .var "rd_out", 4 0;
o000001a7ccc114e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001a7ccc5ebb0_0 .net "reset", 0 0, o000001a7ccc114e8;  0 drivers
o000001a7ccc11518 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001a7ccc5e570_0 .net "rs1_in", 4 0, o000001a7ccc11518;  0 drivers
v000001a7ccc5e750_0 .var "rs1_out", 4 0;
o000001a7ccc11578 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001a7ccc5eed0_0 .net "rs2_in", 4 0, o000001a7ccc11578;  0 drivers
v000001a7ccc5ecf0_0 .var "rs2_out", 4 0;
E_000001a7ccd9c0f0 .event posedge, v000001a7ccc5ebb0_0, v000001a7ccc5e890_0;
    .scope S_000001a7ccbd2720;
T_0 ;
    %wait E_000001a7ccd9c0f0;
    %load/vec4 v000001a7ccc5ebb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000001a7ccc5e070_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a7ccc04750_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a7ccc04390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7ccc55f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7ccc5eb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7ccc04610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7ccc55e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7ccc55cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7ccc044d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000001a7ccc5e930_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000001a7ccc5e610_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a7ccc5e750_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a7ccc5ecf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a7ccc5e4d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000001a7ccc5e6b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a7ccc5e430_0;
    %assign/vec4 v000001a7ccc5e070_0, 0;
    %load/vec4 v000001a7ccc046b0_0;
    %assign/vec4 v000001a7ccc04750_0, 0;
    %load/vec4 v000001a7ccbd2dd0_0;
    %assign/vec4 v000001a7ccc04390_0, 0;
    %load/vec4 v000001a7ccc55ed0_0;
    %assign/vec4 v000001a7ccc55f70_0, 0;
    %load/vec4 v000001a7ccc5ec50_0;
    %assign/vec4 v000001a7ccc5eb10_0, 0;
    %load/vec4 v000001a7ccc04570_0;
    %assign/vec4 v000001a7ccc04610_0, 0;
    %load/vec4 v000001a7ccc55d90_0;
    %assign/vec4 v000001a7ccc55e30_0, 0;
    %load/vec4 v000001a7ccc55c50_0;
    %assign/vec4 v000001a7ccc55cf0_0, 0;
    %load/vec4 v000001a7ccc04430_0;
    %assign/vec4 v000001a7ccc044d0_0, 0;
    %load/vec4 v000001a7ccc5ee30_0;
    %assign/vec4 v000001a7ccc5e930_0, 0;
    %load/vec4 v000001a7ccc5ea70_0;
    %assign/vec4 v000001a7ccc5e610_0, 0;
    %load/vec4 v000001a7ccc5e570_0;
    %assign/vec4 v000001a7ccc5e750_0, 0;
    %load/vec4 v000001a7ccc5eed0_0;
    %assign/vec4 v000001a7ccc5ecf0_0, 0;
    %load/vec4 v000001a7ccc5e9d0_0;
    %assign/vec4 v000001a7ccc5e4d0_0, 0;
    %load/vec4 v000001a7ccc5e7f0_0;
    %assign/vec4 v000001a7ccc5e6b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ID_EX.v";
