@TechReport{galliapereyra,
  author = 	 {Gallia, Nicolás Alejandro and Pereyra, Martín Miguel},
  title = 	 {Implementación de un sistema multi core heterogéneo embebido con procesador de Petri sobre FPGA},
  institution =  {Universidad Nacional de Córdoba},
  year = 	 {2012}
}
@Book{diaz_petri,
  editor = 	 {Diaz, Michel},
  title = 	 {Petri Nets: Fundamental Models, Verification and Applications},
  publisher = 	 {ISTE Ltd., John Wiley \& Sons Inc.},
  year = 	 {2009},
  OPTseries = 	 {Control Systems, Robotics and Manufacturing}
}
@TechReport{paillertejeda,
  author = 	 {Pailler, Julio César and Tejeda, Miguel Ángel},
  title = 	 {Implementación en hardware de un procesador de Petri para resolver problemas de sincronización y exclusión mutua en sistemas multicore},
  institution =  {Universidad Nacional de Córdoba},
  year = 	 {2011}
}
@TechReport{baldoniromano,
  author = 	 {Baldoni, Federico E. and Romano, Matías H.},
  title = 	 {Simulación de procesadores multicore para sincronizar múltiples procesos utilizando Redes de Petri},
  institution =  {Universidad Nacional de Córdoba},
  year = 	 {2012}
}
@Book{stallings,
  author = 	 {Stallings, William},
  title = 	 {Sistemas Operativos: Aspectos internos y principios de diseño},
  publisher = 	 {Pearson Educacion},
  year = 	 {2006},
  OPTedition = 	 {Quinta Edición},
  OPTmonth = 	 {Marzo}
}
@Book{palma,
  author = 	 {Palma Méndez, José Tomás  and Garrido Carrera, María Carmen and Sanchez Figueroa, Fernando and Quesada Arenciaba, Alexis},
  title = 	 {Programación Concurrente},
  publisher = 	 {Editorial Paraninfo},
  year = 	 {2003}
}
@Manual{xilinx_axi_int,
  title = 	 {LogiCORE IP AXI INTC v1.02a (DS747)},
  OPTorganization = {Xilinx},
  OPTmonth = 	 {Julio},
  OPTyear = 	 {2012},
  OPTnote = 	 {http://www.xilinx.com/support/documentation/ip_documentation/axi_intc/v1_02_a/ds747_axi_intc.pdf}
}
@Manual{xilinx_edk,
  title = 	 {EDK Concepts, Tools and Techniques. A hands-on guide to effective embedded system design (UG683 v14.2)},
  OPTorganization = {Xilinx},
  OPTmonth = 	 {Julio},
  OPTyear = 	 {2012},
  OPTnote = 	 {http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_2/edk_ctt.pdf}
}
@Manual{xilinx_isim,
  title = 	 {ISim In-Depth Tutorial (UG682 v14.2)},
  OPTorganization = {Xilinx},
  OPTmonth = 	 {Julio},
  OPTyear = 	 {2012},
  OPTnote = 	 {http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_2/ug682.pdf}
}
@Manual{xilinx_axi,
  title = 	 {LogiCORE IP AXI Interconnect v 1.06.a (DS768)},
  OPTorganization = {Xilinx},
  OPTmonth = 	 {Julio},
  OPTyear = 	 {2012},
  OPTnote = 	 {http://www.xilinx.com/support/documentation/ip_documentation/axi_interconnect/v1_06_a/ds768_axi_interconnect.pdf}
}
@Manual{xilinx_axi_timer,
  title = 	 {LogiCORE IP AXI Timer 1.03.a (DS764)},
  OPTorganization = {Xilinx},
  OPTmonth = 	 {Julio},
  OPTyear = 	 {2012},
  OPTnote = 	 {http://www.xilinx.com/support/documentation/ip_documentation/axi_timer/v1_03_a/axi_timer_ds764.pdf}
}
@Manual{xilinx_microblaze,
  title = 	 {MicroBlaze Processor Reference Guide. Embedded Development Kit 14.2 (UG081 v14.2)},
  OPTorganization = {Xilinx},
  OPTmonth = 	 {Julio},
  OPTyear = 	 {2012},
  OPTnote = 	 {http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_2/mb_ref_guide.pdf}
}
@Manual{xilinx_xilkernel,
  title = 	 {OS and Libraries Document Collection (UG643 v14.2)},
  OPTorganization = {Xilinx},
  OPTmonth = 	 {Julio},
  OPTyear = 	 {2012},
  OPTnote = 	 {http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_2/oslib_rm.pdf}
}
@Book{hennessypatterson,
  author = 	 {Hennessy, John L. and Patterson, David A.},
  title = 	 {Computer Architecture: A Quantitative Approach},
  publisher = 	 {Morgan Kaufmann Publishers},
  year = 	 {2007},
  OPTedition = 	 {Fourth}
}
@Unpublished{muscholl,
  author = 	 {Muscholl, Anca},
  title = 	 {Petri Nets},
  note = 	 {http://www.labri.fr/perso/anca/FDS/Pn-ESTII.pdf},
  year = 	 {2006}
}
@PhdThesis{garcia_izquierdo,
  author = 	 {García Izquierdo,Francisco José},
  title = 	 {Modelado e implementación de Sistemas de Tiempo Real mediante Redes de Petri con Tiempo},
  school = 	 {Universidad de Zaragoza},
  year = 	 {1999}
}
@Book{ashenden,
  author = 	 {Ashenden, Peter J.},
  title = 	 {Digital Design. An Embedded Systems Approach Using Verilog},
  publisher = 	 {Morgan Kaufmann - Elsevier},
  year = 	 {2008}
}