simVerilogNetlistFileList = '(
    (("barbaLib" "memcell_testbench") 
	("cds2/netlist" "cds2/map" "schematic")
    ) 
    (("barbaLib" "COMPP") 
	("cds1/netlist" "cds1/map" "schematic")
    ) 
    (("barbaLib" "inverter") 
	("cds0/netlist" "cds0/map" "schematic")
    )
)
simVerilogNetlistFileLibList = '("barbaLib")
simVerilogNetlistFileCellList = '(("barbaLib" 
	("inverter" "COMPP" "memcell_testbench")
    )
)
hnlIncrementalDirectory = '"ihnl"
