
---------- Begin Simulation Statistics ----------
simSeconds                                   0.044447                       # Number of seconds simulated (Second)
simTicks                                  44447393875                       # Number of ticks simulated (Tick)
finalTick                                4484148521842                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    287.71                       # Real time elapsed on the host (Second)
hostTickRate                                154489214                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4393280                       # Number of bytes of host memory used (Byte)
simInsts                                   8055022837                       # Number of instructions simulated (Count)
simOps                                     8200831782                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 27997448                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   28504247                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.l1d-cache-0.demandHits::processor.switch2.core.data     15495496                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1d-cache-0.demandHits::total     15495496                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1d-cache-0.overallHits::processor.switch2.core.data     15495496                       # number of overall hits (Count)
board.cache_hierarchy.l1d-cache-0.overallHits::total     15495496                       # number of overall hits (Count)
board.cache_hierarchy.l1d-cache-0.demandMisses::processor.switch2.core.data      3207635                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1d-cache-0.demandMisses::total      3207635                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1d-cache-0.overallMisses::processor.switch2.core.data      3207635                       # number of overall misses (Count)
board.cache_hierarchy.l1d-cache-0.overallMisses::total      3207635                       # number of overall misses (Count)
board.cache_hierarchy.l1d-cache-0.demandMissLatency::processor.switch2.core.data 172747909170                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.demandMissLatency::total 172747909170                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.overallMissLatency::processor.switch2.core.data 172747909170                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.overallMissLatency::total 172747909170                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.demandAccesses::processor.switch2.core.data     18703131                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1d-cache-0.demandAccesses::total     18703131                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1d-cache-0.overallAccesses::processor.switch2.core.data     18703131                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1d-cache-0.overallAccesses::total     18703131                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1d-cache-0.demandMissRate::processor.switch2.core.data     0.171503                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.demandMissRate::total     0.171503                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.overallMissRate::processor.switch2.core.data     0.171503                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.overallMissRate::total     0.171503                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.demandAvgMissLatency::processor.switch2.core.data 53855.226411                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.demandAvgMissLatency::total 53855.226411                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.overallAvgMissLatency::processor.switch2.core.data 53855.226411                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.overallAvgMissLatency::total 53855.226411                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1d-cache-0.blockedCycles::no_targets          127                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1d-cache-0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1d-cache-0.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
board.cache_hierarchy.l1d-cache-0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1d-cache-0.avgBlocked::no_targets          127                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1d-cache-0.writebacks::writebacks       508589                       # number of writebacks (Count)
board.cache_hierarchy.l1d-cache-0.writebacks::total       508589                       # number of writebacks (Count)
board.cache_hierarchy.l1d-cache-0.demandMshrHits::processor.switch2.core.data      2175839                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.demandMshrHits::total      2175839                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.overallMshrHits::processor.switch2.core.data      2175839                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.overallMshrHits::total      2175839                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.demandMshrMisses::processor.switch2.core.data      1031796                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.demandMshrMisses::total      1031796                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.overallMshrMisses::processor.switch2.core.data      1031796                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.overallMshrMisses::total      1031796                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.demandMshrMissLatency::processor.switch2.core.data  62622738576                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.demandMshrMissLatency::total  62622738576                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.overallMshrMissLatency::processor.switch2.core.data  62622738576                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.overallMshrMissLatency::total  62622738576                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.demandMshrMissRate::processor.switch2.core.data     0.055167                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.demandMshrMissRate::total     0.055167                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.overallMshrMissRate::processor.switch2.core.data     0.055167                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.overallMshrMissRate::total     0.055167                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.demandAvgMshrMissLatency::processor.switch2.core.data 60692.945675                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.demandAvgMshrMissLatency::total 60692.945675                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.overallAvgMshrMissLatency::processor.switch2.core.data 60692.945675                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.overallAvgMshrMissLatency::total 60692.945675                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.replacements      1031793                       # number of replacements (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.hits::processor.switch2.core.data     10765841                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.hits::total     10765841                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.misses::processor.switch2.core.data      2707585                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.misses::total      2707585                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.missLatency::processor.switch2.core.data 143967094794                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.ReadReq.missLatency::total 143967094794                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.ReadReq.accesses::processor.switch2.core.data     13473426                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.accesses::total     13473426                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.missRate::processor.switch2.core.data     0.200957                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.ReadReq.missRate::total     0.200957                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.ReadReq.avgMissLatency::processor.switch2.core.data 53171.772925                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.ReadReq.avgMissLatency::total 53171.772925                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrHits::processor.switch2.core.data      2175839                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrHits::total      2175839                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMisses::processor.switch2.core.data       531746                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMisses::total       531746                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMissLatency::processor.switch2.core.data  34008440850                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMissLatency::total  34008440850                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMissRate::processor.switch2.core.data     0.039466                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMissRate::total     0.039466                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.ReadReq.avgMshrMissLatency::processor.switch2.core.data 63956.176163                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.ReadReq.avgMshrMissLatency::total 63956.176163                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.WriteReq.hits::processor.switch2.core.data      4729655                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.hits::total      4729655                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.misses::processor.switch2.core.data       500050                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.misses::total       500050                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.missLatency::processor.switch2.core.data  28780814376                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.WriteReq.missLatency::total  28780814376                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.WriteReq.accesses::processor.switch2.core.data      5229705                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.accesses::total      5229705                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.missRate::processor.switch2.core.data     0.095617                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.WriteReq.missRate::total     0.095617                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.WriteReq.avgMissLatency::processor.switch2.core.data 57555.873165                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.WriteReq.avgMissLatency::total 57555.873165                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMisses::processor.switch2.core.data       500050                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMisses::total       500050                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMissLatency::processor.switch2.core.data  28614297726                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMissLatency::total  28614297726                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMissRate::processor.switch2.core.data     0.095617                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMissRate::total     0.095617                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.WriteReq.avgMshrMissLatency::processor.switch2.core.data 57222.873165                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.WriteReq.avgMshrMissLatency::total 57222.873165                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.power_state.pwrStateResidencyTicks::UNDEFINED 4484148521842                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1d-cache-0.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.tags.totalRefs     36165467                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1d-cache-0.tags.sampledRefs      1032305                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1d-cache-0.tags.avgRefs    35.033703                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1d-cache-0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1d-cache-0.tags.occupancies::processor.switch1.core.data     0.748171                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1d-cache-0.tags.occupancies::processor.switch2.core.data   511.251829                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1d-cache-0.tags.avgOccs::processor.switch1.core.data     0.001461                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1d-cache-0.tags.avgOccs::processor.switch2.core.data     0.998539                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1d-cache-0.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1d-cache-0.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1d-cache-0.tags.ageTaskId_1024::0          149                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1d-cache-0.tags.ageTaskId_1024::1          357                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1d-cache-0.tags.ageTaskId_1024::4            6                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1d-cache-0.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1d-cache-0.tags.tagAccesses     75844317                       # Number of tag accesses (Count)
board.cache_hierarchy.l1d-cache-0.tags.dataAccesses     75844317                       # Number of data accesses (Count)
board.cache_hierarchy.l1d-cache-0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4484148521842                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1i-cache-0.demandHits::processor.switch2.core.inst      4647554                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1i-cache-0.demandHits::total      4647554                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1i-cache-0.overallHits::processor.switch2.core.inst      4647554                       # number of overall hits (Count)
board.cache_hierarchy.l1i-cache-0.overallHits::total      4647554                       # number of overall hits (Count)
board.cache_hierarchy.l1i-cache-0.demandMisses::processor.switch2.core.inst           58                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1i-cache-0.demandMisses::total           58                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1i-cache-0.overallMisses::processor.switch2.core.inst           58                       # number of overall misses (Count)
board.cache_hierarchy.l1i-cache-0.overallMisses::total           58                       # number of overall misses (Count)
board.cache_hierarchy.l1i-cache-0.demandMissLatency::processor.switch2.core.inst      3886110                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.demandMissLatency::total      3886110                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.overallMissLatency::processor.switch2.core.inst      3886110                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.overallMissLatency::total      3886110                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.demandAccesses::processor.switch2.core.inst      4647612                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1i-cache-0.demandAccesses::total      4647612                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1i-cache-0.overallAccesses::processor.switch2.core.inst      4647612                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1i-cache-0.overallAccesses::total      4647612                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1i-cache-0.demandMissRate::processor.switch2.core.inst     0.000012                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.demandMissRate::total     0.000012                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.overallMissRate::processor.switch2.core.inst     0.000012                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.overallMissRate::total     0.000012                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.demandAvgMissLatency::processor.switch2.core.inst 67001.896552                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.demandAvgMissLatency::total 67001.896552                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.overallAvgMissLatency::processor.switch2.core.inst 67001.896552                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.overallAvgMissLatency::total 67001.896552                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1i-cache-0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1i-cache-0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1i-cache-0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1i-cache-0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1i-cache-0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1i-cache-0.demandMshrHits::processor.switch2.core.inst            4                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1i-cache-0.demandMshrHits::total            4                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1i-cache-0.overallMshrHits::processor.switch2.core.inst            4                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1i-cache-0.overallMshrHits::total            4                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1i-cache-0.demandMshrMisses::processor.switch2.core.inst           54                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.demandMshrMisses::total           54                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.overallMshrMisses::processor.switch2.core.inst           54                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.overallMshrMisses::total           54                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.demandMshrMissLatency::processor.switch2.core.inst      3790539                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.demandMshrMissLatency::total      3790539                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.overallMshrMissLatency::processor.switch2.core.inst      3790539                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.overallMshrMissLatency::total      3790539                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.demandMshrMissRate::processor.switch2.core.inst     0.000012                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.demandMshrMissRate::total     0.000012                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.overallMshrMissRate::processor.switch2.core.inst     0.000012                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.overallMshrMissRate::total     0.000012                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.demandAvgMshrMissLatency::processor.switch2.core.inst 70195.166667                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.demandAvgMshrMissLatency::total 70195.166667                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.overallAvgMshrMissLatency::processor.switch2.core.inst 70195.166667                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.overallAvgMshrMissLatency::total 70195.166667                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.hits::processor.switch2.core.inst      4647554                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.hits::total      4647554                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.misses::processor.switch2.core.inst           58                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.misses::total           58                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.missLatency::processor.switch2.core.inst      3886110                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.ReadReq.missLatency::total      3886110                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.ReadReq.accesses::processor.switch2.core.inst      4647612                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.accesses::total      4647612                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.missRate::processor.switch2.core.inst     0.000012                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.ReadReq.missRate::total     0.000012                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.ReadReq.avgMissLatency::processor.switch2.core.inst 67001.896552                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.ReadReq.avgMissLatency::total 67001.896552                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrHits::processor.switch2.core.inst            4                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrHits::total            4                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMisses::processor.switch2.core.inst           54                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMisses::total           54                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMissLatency::processor.switch2.core.inst      3790539                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMissLatency::total      3790539                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMissRate::processor.switch2.core.inst     0.000012                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMissRate::total     0.000012                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.ReadReq.avgMshrMissLatency::processor.switch2.core.inst 70195.166667                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.ReadReq.avgMshrMissLatency::total 70195.166667                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.power_state.pwrStateResidencyTicks::UNDEFINED 4484148521842                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1i-cache-0.tags.tagsInUse   103.500602                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.tags.totalRefs     33185882                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1i-cache-0.tags.sampledRefs          113                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1i-cache-0.tags.avgRefs 293680.371681                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1i-cache-0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1i-cache-0.tags.occupancies::processor.switch1.core.inst           59                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1i-cache-0.tags.occupancies::processor.switch2.core.inst    44.500602                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1i-cache-0.tags.avgOccs::processor.switch1.core.inst     0.115234                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1i-cache-0.tags.avgOccs::processor.switch2.core.inst     0.086915                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1i-cache-0.tags.avgOccs::total     0.202150                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1i-cache-0.tags.occupanciesTaskId::1024          113                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1i-cache-0.tags.ageTaskId_1024::4          113                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1i-cache-0.tags.ratioOccsTaskId::1024     0.220703                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1i-cache-0.tags.tagAccesses     18590502                       # Number of tag accesses (Count)
board.cache_hierarchy.l1i-cache-0.tags.dataAccesses     18590502                       # Number of data accesses (Count)
board.cache_hierarchy.l1i-cache-0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4484148521842                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2-cache-0.demandHits::processor.switch2.core.data         1348                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2-cache-0.demandHits::total         1348                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2-cache-0.overallHits::processor.switch2.core.data         1348                       # number of overall hits (Count)
board.cache_hierarchy.l2-cache-0.overallHits::total         1348                       # number of overall hits (Count)
board.cache_hierarchy.l2-cache-0.demandMisses::processor.switch2.core.inst           54                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2-cache-0.demandMisses::processor.switch2.core.data      1030448                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2-cache-0.demandMisses::total      1030502                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2-cache-0.overallMisses::processor.switch2.core.inst           54                       # number of overall misses (Count)
board.cache_hierarchy.l2-cache-0.overallMisses::processor.switch2.core.data      1030448                       # number of overall misses (Count)
board.cache_hierarchy.l2-cache-0.overallMisses::total      1030502                       # number of overall misses (Count)
board.cache_hierarchy.l2-cache-0.demandMissLatency::processor.switch2.core.inst      3752910                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMissLatency::processor.switch2.core.data  61924560453                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMissLatency::total  61928313363                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMissLatency::processor.switch2.core.inst      3752910                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMissLatency::processor.switch2.core.data  61924560453                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMissLatency::total  61928313363                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandAccesses::processor.switch2.core.inst           54                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.demandAccesses::processor.switch2.core.data      1031796                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.demandAccesses::total      1031850                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.overallAccesses::processor.switch2.core.inst           54                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.overallAccesses::processor.switch2.core.data      1031796                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.overallAccesses::total      1031850                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.demandMissRate::processor.switch2.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandMissRate::processor.switch2.core.data     0.998694                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandMissRate::total     0.998694                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMissRate::processor.switch2.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMissRate::processor.switch2.core.data     0.998694                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMissRate::total     0.998694                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandAvgMissLatency::processor.switch2.core.inst 69498.333333                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2-cache-0.demandAvgMissLatency::processor.switch2.core.data 60094.794160                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2-cache-0.demandAvgMissLatency::total 60095.286921                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMissLatency::processor.switch2.core.inst 69498.333333                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMissLatency::processor.switch2.core.data 60094.794160                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMissLatency::total 60095.286921                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2-cache-0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2-cache-0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2-cache-0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2-cache-0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2-cache-0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2-cache-0.writebacks::writebacks       508228                       # number of writebacks (Count)
board.cache_hierarchy.l2-cache-0.writebacks::total       508228                       # number of writebacks (Count)
board.cache_hierarchy.l2-cache-0.demandMshrMisses::processor.switch2.core.inst           54                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.demandMshrMisses::processor.switch2.core.data      1030448                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.demandMshrMisses::total      1030502                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.overallMshrMisses::cache_hierarchy.l2-cache-0.prefetcher         3781                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.overallMshrMisses::processor.switch2.core.inst           54                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.overallMshrMisses::processor.switch2.core.data      1030448                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.overallMshrMisses::total      1034283                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.demandMshrMissLatency::processor.switch2.core.inst      3680982                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMshrMissLatency::processor.switch2.core.data  60552007713                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMshrMissLatency::total  60555688695                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMshrMissLatency::cache_hierarchy.l2-cache-0.prefetcher    248989053                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMshrMissLatency::processor.switch2.core.inst      3680982                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMshrMissLatency::processor.switch2.core.data  60552007713                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMshrMissLatency::total  60804677748                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMshrMissRate::processor.switch2.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandMshrMissRate::processor.switch2.core.data     0.998694                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandMshrMissRate::total     0.998694                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMshrMissRate::cache_hierarchy.l2-cache-0.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMshrMissRate::processor.switch2.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMshrMissRate::processor.switch2.core.data     0.998694                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMshrMissRate::total     1.002358                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandAvgMshrMissLatency::processor.switch2.core.inst 68166.333333                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.demandAvgMshrMissLatency::processor.switch2.core.data 58762.798038                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.demandAvgMshrMissLatency::total 58763.290799                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMshrMissLatency::cache_hierarchy.l2-cache-0.prefetcher 65852.698492                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMshrMissLatency::processor.switch2.core.inst 68166.333333                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMshrMissLatency::processor.switch2.core.data 58762.798038                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMshrMissLatency::total 58789.207352                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.replacements      1034286                       # number of replacements (Count)
board.cache_hierarchy.l2-cache-0.CleanEvict.mshrMisses::writebacks            6                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.CleanEvict.mshrMisses::total            6                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2-cache-0.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2-cache-0.HardPFReq.mshrMisses::cache_hierarchy.l2-cache-0.prefetcher         3781                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.HardPFReq.mshrMisses::total         3781                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.HardPFReq.mshrMissLatency::cache_hierarchy.l2-cache-0.prefetcher    248989053                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.HardPFReq.mshrMissLatency::total    248989053                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.HardPFReq.mshrMissRate::cache_hierarchy.l2-cache-0.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2-cache-0.prefetcher 65852.698492                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.HardPFReq.avgMshrMissLatency::total 65852.698492                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadExReq.hits::processor.switch2.core.data          659                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.hits::total          659                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.misses::processor.switch2.core.data       499391                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.misses::total       499391                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.missLatency::processor.switch2.core.data  28279950408                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadExReq.missLatency::total  28279950408                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadExReq.accesses::processor.switch2.core.data       500050                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.accesses::total       500050                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.missRate::processor.switch2.core.data     0.998682                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadExReq.missRate::total     0.998682                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadExReq.avgMissLatency::processor.switch2.core.data 56628.874785                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadExReq.avgMissLatency::total 56628.874785                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMisses::processor.switch2.core.data       499391                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMisses::total       499391                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMissLatency::processor.switch2.core.data  27614761596                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMissLatency::total  27614761596                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMissRate::processor.switch2.core.data     0.998682                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMissRate::total     0.998682                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadExReq.avgMshrMissLatency::processor.switch2.core.data 55296.874785                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadExReq.avgMshrMissLatency::total 55296.874785                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.hits::processor.switch2.core.data          689                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.hits::total          689                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.misses::processor.switch2.core.inst           54                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.misses::processor.switch2.core.data       531057                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.misses::total       531111                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missLatency::processor.switch2.core.inst      3752910                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missLatency::processor.switch2.core.data  33644610045                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missLatency::total  33648362955                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.accesses::processor.switch2.core.inst           54                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.accesses::processor.switch2.core.data       531746                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.accesses::total       531800                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missRate::processor.switch2.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missRate::processor.switch2.core.data     0.998704                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missRate::total     0.998704                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMissLatency::processor.switch2.core.inst 69498.333333                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMissLatency::processor.switch2.core.data 63354.046825                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMissLatency::total 63354.671538                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMisses::processor.switch2.core.inst           54                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMisses::processor.switch2.core.data       531057                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMisses::total       531111                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissLatency::processor.switch2.core.inst      3680982                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissLatency::processor.switch2.core.data  32937246117                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissLatency::total  32940927099                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissRate::processor.switch2.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissRate::processor.switch2.core.data     0.998704                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissRate::total     0.998704                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMshrMissLatency::processor.switch2.core.inst 68166.333333                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMshrMissLatency::processor.switch2.core.data 62022.054350                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMshrMissLatency::total 62022.679061                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.WritebackDirty.hits::writebacks       508589                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2-cache-0.WritebackDirty.hits::total       508589                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2-cache-0.WritebackDirty.accesses::writebacks       508589                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.WritebackDirty.accesses::total       508589                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.power_state.pwrStateResidencyTicks::UNDEFINED 4484148521842                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2-cache-0.prefetcher.demandMshrMisses      1030502                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfIssued         7903                       # number of hwpf issued (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfUnused         2533                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfUseful         1348                       # number of useful prefetch (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.accuracy     0.170568                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.coverage     0.001306                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfHitInCache          304                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfHitInMSHR         3818                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfLate         4122                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfIdentified         7903                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfSpanPage         2447                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfUsefulSpanPage            9                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 4484148521842                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2-cache-0.tags.tagsInUse        16384                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2-cache-0.tags.totalRefs      2099385                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2-cache-0.tags.sampledRefs      1050670                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2-cache-0.tags.avgRefs     1.998139                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2-cache-0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2-cache-0.tags.occupancies::writebacks     0.128544                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2-cache-0.tags.occupancies::cache_hierarchy.l2-cache-0.prefetcher   139.845373                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2-cache-0.tags.occupancies::processor.switch1.core.data   367.977375                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2-cache-0.tags.occupancies::processor.switch2.core.inst     1.290947                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2-cache-0.tags.occupancies::processor.switch2.core.data 15874.757761                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::writebacks     0.000008                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::cache_hierarchy.l2-cache-0.prefetcher     0.008535                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::processor.switch1.core.data     0.022460                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::processor.switch2.core.inst     0.000079                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::processor.switch2.core.data     0.968918                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.occupanciesTaskId::1022          252                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2-cache-0.tags.occupanciesTaskId::1024        16132                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2-cache-0.tags.ageTaskId_1022::2          113                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2-cache-0.tags.ageTaskId_1022::3          139                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2-cache-0.tags.ageTaskId_1024::0          309                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2-cache-0.tags.ageTaskId_1024::1         2594                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2-cache-0.tags.ageTaskId_1024::2         5266                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2-cache-0.tags.ageTaskId_1024::3         7963                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2-cache-0.tags.ratioOccsTaskId::1022     0.015381                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2-cache-0.tags.ratioOccsTaskId::1024     0.984619                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2-cache-0.tags.tagAccesses     17543430                       # Number of tag accesses (Count)
board.cache_hierarchy.l2-cache-0.tags.dataAccesses     17543430                       # Number of data accesses (Count)
board.cache_hierarchy.l2-cache-0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4484148521842                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.transDist::ReadResp       531797                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackDirty      1016817                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::CleanEvict      1049262                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::HardPFReq         4661                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExReq       500050                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExResp       500050                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadSharedReq       531800                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1i-cache-0.mem_side_port::board.cache_hierarchy.l2-cache-0.cpu_side_port          108                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1d-cache-0.mem_side_port::board.cache_hierarchy.l2-cache-0.cpu_side_port      3095382                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount::total      3095490                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1i-cache-0.mem_side_port::board.cache_hierarchy.l2-cache-0.cpu_side_port         3456                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1d-cache-0.mem_side_port::board.cache_hierarchy.l2-cache-0.cpu_side_port     98584448                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize::total     98587904                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.snoops          1038947                       # Total snoops (Count)
board.cache_hierarchy.l2buses.snoopTraffic     32526592                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses.snoopFanout::samples      2070797                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::mean     0.000030                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::stdev     0.005516                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::0      2070734    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::1           63      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::total      2070797                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED 4484148521842                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.reqLayer0.occupancy   1025913393                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer0.occupancy        53946                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer1.occupancy   1030761207                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoop_filter.totRequests      2063643                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests      1031793                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.totSnoops           63                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops           63                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.transDist::ReadResp       534889                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty       508228                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict       526001                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq       499391                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp       499391                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq       534892                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2-cache-0.mem_side_port::board.memory.mem_ctrl.port      3102792                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2-cache-0.mem_side_port::total      3102792                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total      3102792                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2-cache-0.mem_side_port::board.memory.mem_ctrl.port     98720512                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2-cache-0.mem_side_port::total     98720512                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total     98720512                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples      1034283                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0      1034283    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total      1034283                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 4484148521842                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 4484148521842                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy    858054420                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer1.occupancy    884894627                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests      2068512                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests      1034229                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_writebacks::samples    508228.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l2-cache-0.prefetcher::samples      3781.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.switch2.core.inst::samples        54.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.switch2.core.data::samples   1030448.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000100062800                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds        31507                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds        31507                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState        2487190                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState        477509                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                1034283                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                508228                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts              1034283                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts              508228                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.97                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 26.17                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6          1034283                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6          508228                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0             656535                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1             123472                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2             112586                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3              54861                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4              53880                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5              31885                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                375                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                258                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                201                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                145                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                74                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                11                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15              1401                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16              1758                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17             29397                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18             31216                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19             31469                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20             31601                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21             31608                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22             31560                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23             31676                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24             31711                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25             31698                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26             31881                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27             31996                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28             32096                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29             31894                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30             31738                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31             31722                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32             31767                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                20                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 4                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples        31507                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean    32.825118                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::gmean    23.761989                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev    35.764249                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-31        23808     75.56%     75.56% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::32-63         2037      6.47%     82.03% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::64-95         3566     11.32%     93.35% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::96-127         1870      5.94%     99.28% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::128-159           53      0.17%     99.45% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::160-191           21      0.07%     99.52% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::192-223           22      0.07%     99.59% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::224-255           19      0.06%     99.65% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::256-287           24      0.08%     99.72% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::288-319           20      0.06%     99.79% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::320-351           21      0.07%     99.85% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::352-383           23      0.07%     99.93% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::384-415            8      0.03%     99.95% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::416-447            5      0.02%     99.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::480-511            4      0.01%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::512-543            2      0.01%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::544-575            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::608-639            3      0.01%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total        31507                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples        31507                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    16.129749                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    16.121171                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     0.554054                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16        29544     93.77%     93.77% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::17          443      1.41%     95.18% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::18         1177      3.74%     98.91% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::19          140      0.44%     99.36% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::20          150      0.48%     99.83% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::21           47      0.15%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::22            6      0.02%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total        31507                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys           66194112                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys        32526592                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         1489268688.87203121                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         731799756.16736877                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap              45447597909                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                 29463.39                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2-cache-0.prefetcher       241984                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.switch2.core.inst         3456                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.switch2.core.data     65948608                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::writebacks     32524800                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2-cache-0.prefetcher 5444278.705755726434                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.switch2.core.inst 77754.840018727642                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.switch2.core.data 1483745215.421812057495                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::writebacks 731759438.842914700508                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2-cache-0.prefetcher         3781                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.switch2.core.inst           54                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.switch2.core.data      1030448                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::writebacks       508228                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2-cache-0.prefetcher    160089798                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.switch2.core.inst      2322952                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.switch2.core.data  34600570994                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::writebacks 1093383246141                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2-cache-0.prefetcher     42340.60                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.switch2.core.inst     43017.63                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.switch2.core.data     33578.18                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::writebacks   2151363.65                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2-cache-0.prefetcher       241984                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.switch2.core.inst         3456                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.switch2.core.data     65948480                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total     66193920                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.switch2.core.inst         3456                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total         3456                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::writebacks     32526592                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total     32526592                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2-cache-0.prefetcher         3781                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.switch2.core.inst           54                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.switch2.core.data      1030445                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total      1034280                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::writebacks       508228                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total       508228                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2-cache-0.prefetcher      5444279                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.switch2.core.inst        77755                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.switch2.core.data   1483742336                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total   1489264369                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.switch2.core.inst        77755                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total        77755                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::writebacks    731799756                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total    731799756                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::writebacks    731799756                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2-cache-0.prefetcher      5444279                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.switch2.core.inst        77755                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.switch2.core.data   1483742336                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total   2221064125                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts         1034282                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts         508200                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0        64600                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1        64367                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2        64439                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3        64475                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4        64739                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5        64746                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6        64734                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7        64414                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8        64329                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9        64479                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10        64904                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11        64916                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12        64836                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13        64713                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14        64858                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15        64733                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0        31777                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1        31779                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2        31848                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3        31841                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4        31889                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5        31777                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6        31623                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7        31402                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8        31428                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9        31546                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10        31905                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11        31926                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12        31930                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13        31810                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14        31842                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15        31877                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat        15370196244                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat       5171410000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat   34762983744                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           14860.74                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      33610.74                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits         915569                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits        460799                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        88.52                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        90.67                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples       166104                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   594.307181                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   394.002151                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   411.617324                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127        19815     11.93%     11.93% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255        37921     22.83%     34.76% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383        10862      6.54%     41.30% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511         7953      4.79%     46.09% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639         5641      3.40%     49.48% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767         4762      2.87%     52.35% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895         4839      2.91%     55.26% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023         7233      4.35%     59.62% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151        67078     40.38%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total       166104                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead     66194048                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten     32524800                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW        1489.267249                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW         731.759439                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil              17.35                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead          11.63                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          5.72                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          89.23                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 4484148521842                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy    594504960                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy    315967905                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy   3687909960                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy   1325545920                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 3508365120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy  14762673390                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy   4636074240                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy  28831041495                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   648.655387                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE  11631399653                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF   1484080000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT  31332628425                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy    591541860                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy    314396775                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy   3696856380                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy   1327258080                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 3508365120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy  14741696250                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy   4653739200                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy  28833853665                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   648.718657                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE  11688836791                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF   1484080000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT  31275191287                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 4484148521842                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.numCycles                0                       # Number of cpu cycles simulated (Cycle)
board.processor.start.core.cpi                    nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.start.core.ipc                    nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.start.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.start.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.start.core.numVMExits               0                       # total number of KVM exits (Count)
board.processor.start.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.start.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.start.core.numMMIO                  0                       # number of VM exits due to memory mapped IO (Count)
board.processor.start.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.start.core.numIO                    0                       # number of VM exits due to legacy IO (Count)
board.processor.start.core.numHalt                  0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.start.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.start.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.start.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.start.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.start.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.start.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.start.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.start.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.start.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.start.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.start.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.start.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.start.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.start.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.start.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.start.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.start.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.start.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.start.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.start.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.start.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.start.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.start.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.start.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.start.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.start.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.start.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.start.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.start.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.start.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.start.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4484148521842                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4484148521842                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.power_state.pwrStateResidencyTicks::OFF 168148521828                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.start.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.start.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.start.core.workload.numSyscalls            0                       # Number of system calls (Count)
board.processor.switch1.core.numCycles              0                       # Number of cpu cycles simulated (Cycle)
board.processor.switch1.core.cpi                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch1.core.ipc                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch1.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdExt            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatExt            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdConfig            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.issueRate            nan                       # Inst issue rate ((Count/Cycle))
board.processor.switch1.core.fuBusy                 0                       # FU busy when requested (Count)
board.processor.switch1.core.fuBusyRate           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.switch1.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.switch1.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.switch1.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.switch1.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.switch1.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.switch1.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.switch1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.switch1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.switch1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.switch1.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.switch1.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.switch1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch1.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.switch1.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.switch1.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch1.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch1.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.switch1.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.switch1.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.switch1.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.switch1.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.switch1.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.switch1.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.switch1.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.switch1.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.switch1.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.switch1.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.switch1.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.switch1.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.switch1.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.switch1.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.switch1.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.switch1.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.switch1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.switch1.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 4484148521842                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch1.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.switch1.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.switch1.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.switch1.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.switch1.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.switch1.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.switch1.core.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
board.processor.switch1.core.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
board.processor.switch1.core.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
board.processor.switch1.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.switch1.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.switch1.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.switch1.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.switch1.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.switch1.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.switch1.core.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
board.processor.switch1.core.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
board.processor.switch1.core.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
board.processor.switch1.core.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
board.processor.switch1.core.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
board.processor.switch1.core.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
board.processor.switch1.core.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
board.processor.switch1.core.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
board.processor.switch1.core.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.switch1.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.switch1.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.switch1.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.switch1.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch1.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch1.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.switch1.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.switch1.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.switch1.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.switch1.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.switch1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch1.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.switch1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.switch1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.switch1.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.switch1.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.switch1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.switch1.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.switch1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch1.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.switch1.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.switch1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch1.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch1.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.switch1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.switch1.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.switch1.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.switch1.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.switch1.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.switch1.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.switch1.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.switch1.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.switch1.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.switch1.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.switch1.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.switch1.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.switch1.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.switch1.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.switch1.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.switch1.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.switch1.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.switch1.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.switch1.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.switch1.core.iew.wbRate           nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.switch1.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.switch1.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.switch1.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.switch1.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.switch1.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.switch1.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.switch1.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.switch1.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.switch1.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch1.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.switch1.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch1.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.switch1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4484148521842                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch1.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.switch1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch1.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.switch1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4484148521842                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch1.core.power_state.pwrStateResidencyTicks::OFF 4484148521842                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch1.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.switch1.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.switch1.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.switch1.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.switch1.core.rob.reads              0                       # The number of ROB reads (Count)
board.processor.switch1.core.rob.writes             0                       # The number of ROB writes (Count)
board.processor.switch1.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.switch1.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.switch1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.switch2.core.numCycles      133475657                       # Number of cpu cycles simulated (Cycle)
board.processor.switch2.core.cpi             2.555059                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch2.core.ipc             0.391380                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch2.core.instsAdded      83634362                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.switch2.core.instsIssued     80654155                       # Number of instructions issued (Count)
board.processor.switch2.core.squashedInstsIssued      1331421                       # Number of squashed instructions issued (Count)
board.processor.switch2.core.squashedInstsExamined      3675982                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.switch2.core.squashedOperandsExamined      7249317                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.switch2.core.numIssuedDist::samples    133469216                       # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::mean     0.604290                       # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::stdev     0.878447                       # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::0     88354246     66.20%     66.20% # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::1      9575785      7.17%     73.37% # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::2     35539185     26.63%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::max_value            2                       # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::total    133469216                       # Number of insts issued each cycle (Count)
board.processor.switch2.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdExt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatExt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdConfig            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statIssuedInstType_0::No_OpClass           26      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::IntAlu     27106606     33.61%     33.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::IntMult            1      0.00%     33.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::IntDiv            0      0.00%     33.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatAdd     12408408     15.38%     48.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatCmp            0      0.00%     48.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatCvt            0      0.00%     48.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatMult            0      0.00%     48.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     48.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatDiv            0      0.00%     48.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatMisc            0      0.00%     48.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatSqrt            0      0.00%     48.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdAdd            0      0.00%     48.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     48.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdAlu            2      0.00%     48.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdCmp            0      0.00%     48.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdCvt            0      0.00%     48.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdMisc            7      0.00%     48.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdMult            0      0.00%     48.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     48.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     48.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdShift            0      0.00%     48.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     48.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdDiv            0      0.00%     48.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdSqrt            0      0.00%     48.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatAdd     10167073     12.61%     61.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     61.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatMult     12190243     15.11%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdAes            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdAesMix            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::Matrix            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::MatrixMov            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::MatrixOP            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::MemRead      1145858      1.42%     78.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::MemWrite       275293      0.34%     78.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatMemRead     12406188     15.38%     93.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatMemWrite      4954450      6.14%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::total     80654155                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.issueRate       0.604261                       # Inst issue rate ((Count/Cycle))
board.processor.switch2.core.fuBusy                 0                       # FU busy when requested (Count)
board.processor.switch2.core.fuBusyRate             0                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.switch2.core.intInstQueueReads    168478189                       # Number of integer instruction queue reads (Count)
board.processor.switch2.core.intInstQueueWrites     18182913                       # Number of integer instruction queue writes (Count)
board.processor.switch2.core.intInstQueueWakeupAccesses     17328664                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.switch2.core.fpInstQueueReads    127630756                       # Number of floating instruction queue reads (Count)
board.processor.switch2.core.fpInstQueueWrites     69127432                       # Number of floating instruction queue writes (Count)
board.processor.switch2.core.fpInstQueueWakeupAccesses     63033847                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.switch2.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.switch2.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.switch2.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.switch2.core.intAluAccesses     17451606                       # Number of integer alu accesses (Count)
board.processor.switch2.core.fpAluAccesses     63202523                       # Number of floating point alu accesses (Count)
board.processor.switch2.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch2.core.numSquashedInsts       216778                       # Number of squashed instructions skipped in execute (Count)
board.processor.switch2.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.switch2.core.timesIdled            50                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.switch2.core.idleCycles          6441                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.switch2.core.MemDepUnit__0.insertedLoads     14156942                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__0.insertedStores      5229769                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__0.conflictingLoads        25626                       # Number of conflicting loads. (Count)
board.processor.switch2.core.MemDepUnit__0.conflictingStores        22775                       # Number of conflicting stores. (Count)
board.processor.switch2.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch2.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch2.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch2.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch2.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch2.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch2.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::Return       115302      6.30%      6.30% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::CallDirect       115263      6.30%     12.60% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::CallIndirect            0      0.00%     12.60% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::DirectCond      1599968     87.40%    100.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::DirectUncond           26      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::IndirectUncond           30      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::total      1830589                       # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::Return           49      0.04%      0.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::CallDirect           10      0.01%      0.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::CallIndirect            0      0.00%      0.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::DirectCond       120944     99.91%     99.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::DirectUncond           20      0.02%     99.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::IndirectCond            0      0.00%     99.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::IndirectUncond           28      0.02%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::total       121051                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::Return            1      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::CallDirect           13      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::CallIndirect            0      0.00%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::DirectCond       140418     99.98%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::DirectUncond            9      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::IndirectUncond            2      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::total       140443                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::Return       115252      6.74%      6.74% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::CallDirect       115252      6.74%     13.48% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::CallIndirect            0      0.00%     13.48% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::DirectCond      1479021     86.52%    100.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::DirectUncond            6      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::IndirectUncond            2      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::total      1709533                       # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::Return            1      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::CallDirect           11      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::CallIndirect            0      0.00%      0.01% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::DirectCond       140413     99.99%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::DirectUncond            5      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::IndirectUncond            2      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::total       140432                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.targetProvider_0::NoTarget       285690     15.61%     15.61% # The component providing the target for taken branches (Count)
board.processor.switch2.core.branchPred.targetProvider_0::BTB      1429600     78.10%     93.70% # The component providing the target for taken branches (Count)
board.processor.switch2.core.branchPred.targetProvider_0::RAS       115299      6.30%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch2.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch2.core.branchPred.targetProvider_0::total      1830589                       # The component providing the target for taken branches (Count)
board.processor.switch2.core.branchPred.targetWrong_0::NoBranch        62518     44.51%     44.51% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::Return        77925     55.49%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::total       140443                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.condPredicted      1599968                       # Number of conditional branches predicted (Count)
board.processor.switch2.core.branchPred.condPredictedTaken      1314342                       # Number of conditional branches predicted as taken (Count)
board.processor.switch2.core.branchPred.condIncorrect       140443                       # Number of conditional branches incorrect (Count)
board.processor.switch2.core.branchPred.predTakenBTBMiss           21                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.switch2.core.branchPred.NotTakenMispredicted        62519                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.switch2.core.branchPred.TakenMispredicted        77924                       # Number branches predicted taken but are actually not taken (Count)
board.processor.switch2.core.branchPred.BTBLookups      1830589                       # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.BTBUpdates        62516                       # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.BTBHits      1718009                       # Number of BTB hits (Count)
board.processor.switch2.core.branchPred.BTBHitRatio     0.938501                       # BTB Hit Ratio (Ratio)
board.processor.switch2.core.branchPred.BTBMispredicted           43                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.switch2.core.branchPred.indirectLookups           30                       # Number of indirect predictor lookups. (Count)
board.processor.switch2.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.switch2.core.branchPred.indirectMisses           30                       # Number of indirect misses. (Count)
board.processor.switch2.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.switch2.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::Return       115302      6.30%      6.30% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::CallDirect       115263      6.30%     12.60% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::CallIndirect            0      0.00%     12.60% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::DirectCond      1599968     87.40%    100.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::DirectUncond           26      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::IndirectUncond           30      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::total      1830589                       # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::Return       112444     99.88%     99.88% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::CallDirect           18      0.02%     99.90% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::CallIndirect            0      0.00%     99.90% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::DirectCond           75      0.07%     99.96% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::DirectUncond           13      0.01%     99.97% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::IndirectCond            0      0.00%     99.97% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::IndirectUncond           30      0.03%    100.00% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::total       112580                       # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::CallDirect           13      0.02%      0.02% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::CallIndirect            0      0.00%      0.02% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::DirectCond        62494     99.96%     99.99% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::DirectUncond            9      0.01%    100.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::total        62516                       # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::CallDirect           13      0.02%      0.02% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.02% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::DirectCond        62494     99.96%     99.99% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::DirectUncond            9      0.01%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::total        62516                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 4484148521842                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch2.core.branchPred.indirectBranchPred.lookups           30                       # Number of lookups (Count)
board.processor.switch2.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.switch2.core.branchPred.indirectBranchPred.misses           30                       # Number of misses (Count)
board.processor.switch2.core.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.switch2.core.branchPred.indirectBranchPred.indirectRecords           32                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.switch2.core.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.switch2.core.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
board.processor.switch2.core.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
board.processor.switch2.core.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
board.processor.switch2.core.branchPred.ras.pushes       115312                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.switch2.core.branchPred.ras.pops       115312                       # Number of times a PC was poped from the RAS (Count)
board.processor.switch2.core.branchPred.ras.squashes           59                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.switch2.core.branchPred.ras.used       115252                       # Number of times the RAS is the provider (Count)
board.processor.switch2.core.branchPred.ras.correct       115251                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.switch2.core.branchPred.ras.incorrect            1                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.switch2.core.branchPred.statistical_corrector.correct       237085                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
board.processor.switch2.core.branchPred.statistical_corrector.wrong      1241936                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProviderCorrect       521157                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
board.processor.switch2.core.branchPred.tage.altMatchProviderCorrect         3086                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
board.processor.switch2.core.branchPred.tage.bimodalAltMatchProviderCorrect           11                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
board.processor.switch2.core.branchPred.tage.bimodalProviderCorrect       813565                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProviderWrong        10912                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
board.processor.switch2.core.branchPred.tage.altMatchProviderWrong         2986                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
board.processor.switch2.core.branchPred.tage.bimodalAltMatchProviderWrong            3                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
board.processor.switch2.core.branchPred.tage.bimodalProviderWrong           52                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
board.processor.switch2.core.branchPred.tage.altMatchProviderWouldHaveHit            4                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProviderWouldHaveHit         2862                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::2        53682                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::6       229641                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::9         5381                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::10        53377                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::12            8                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::13            1                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::14          668                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::15            3                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::17            1                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::18         2845                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::19            3                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::20            8                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::21           16                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::22          328                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::24           12                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::26           54                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::28         2529                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::32          164                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::36       189420                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::0       108920                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::2       174403                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::6        58757                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::9            2                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::10          662                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::11           11                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::13            7                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::15            3                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::17         2861                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::18          310                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::19           20                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::21           20                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::22           40                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::24         2493                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::26           62                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::28          150                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::32       189420                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.commit.commitSquashedInsts      3675982                       # The number of squashed insts skipped by commit (Count)
board.processor.switch2.core.commit.branchMispredicts       140421                       # The number of times a branch was mispredicted (Count)
board.processor.switch2.core.commit.numCommittedDist::samples    132966689                       # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::mean     0.601340                       # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::stdev     0.903611                       # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::0     91354909     68.71%     68.71% # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::1      3265338      2.46%     71.16% # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::2     38346442     28.84%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::max_value            2                       # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::total    132966689                       # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.switch2.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.switch2.core.commit.functionCalls       115252                       # Number of function calls committed. (Count)
board.processor.switch2.core.commit.committedInstType_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::IntAlu     26787998     33.50%     33.50% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::IntMult            1      0.00%     33.50% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::IntDiv            0      0.00%     33.50% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatAdd     12193077     15.25%     48.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatCmp            0      0.00%     48.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatCvt            0      0.00%     48.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatMult            0      0.00%     48.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     48.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatDiv            0      0.00%     48.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatMisc            0      0.00%     48.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatSqrt            0      0.00%     48.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdAdd            0      0.00%     48.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     48.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdAlu            0      0.00%     48.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdCmp            0      0.00%     48.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdCvt            0      0.00%     48.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdMisc            7      0.00%     48.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdMult            0      0.00%     48.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     48.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     48.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdShift            0      0.00%     48.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     48.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdDiv            0      0.00%     48.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdSqrt            0      0.00%     48.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatAdd     10167068     12.72%     61.47% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.47% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.47% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.47% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.47% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.47% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatMult     12190228     15.25%     76.71% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdAes            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdAesMix            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::Matrix            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::MatrixMov            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::MatrixOP            0      0.00%     76.71% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::MemRead      1145790      1.43%     78.15% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::MemWrite       275273      0.34%     78.49% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatMemRead     12244340     15.31%     93.80% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatMemWrite      4954432      6.20%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::total     79958222                       # Class of committed instruction (Count)
board.processor.switch2.core.commit.commitEligibleSamples     38346442                       # number cycles where commit BW limit reached (Cycle)
board.processor.switch2.core.commitStats0.numInsts     52239762                       # Number of instructions committed (thread level) (Count)
board.processor.switch2.core.commitStats0.numOps     79958222                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch2.core.commitStats0.numInstsNotNOP     52239762                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch2.core.commitStats0.numOpsNotNOP     79958222                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch2.core.commitStats0.cpi     2.555059                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch2.core.commitStats0.ipc     0.391380                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch2.core.commitStats0.numMemRefs     18619835                       # Number of memory references committed (Count)
board.processor.switch2.core.commitStats0.numFpInsts     62825289                       # Number of float instructions (Count)
board.processor.switch2.core.commitStats0.numIntInsts     34331698                       # Number of integer instructions (Count)
board.processor.switch2.core.commitStats0.numLoadInsts     13390130                       # Number of load instructions (Count)
board.processor.switch2.core.commitStats0.numStoreInsts      5229705                       # Number of store instructions (Count)
board.processor.switch2.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch2.core.commitStats0.committedInstType::No_OpClass            8      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::IntAlu     26787998     33.50%     33.50% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::IntMult            1      0.00%     33.50% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::IntDiv            0      0.00%     33.50% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatAdd     12193077     15.25%     48.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatCmp            0      0.00%     48.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatCvt            0      0.00%     48.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatMult            0      0.00%     48.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     48.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatDiv            0      0.00%     48.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatMisc            0      0.00%     48.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     48.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdAdd            0      0.00%     48.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     48.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdAlu            0      0.00%     48.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdCmp            0      0.00%     48.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdCvt            0      0.00%     48.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdMisc            7      0.00%     48.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdMult            0      0.00%     48.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     48.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     48.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdShift            0      0.00%     48.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     48.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdDiv            0      0.00%     48.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     48.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatAdd     10167068     12.72%     61.47% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.47% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.47% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.47% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.47% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.47% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatMult     12190228     15.25%     76.71% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdAes            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::Matrix            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::MatrixMov            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::MatrixOP            0      0.00%     76.71% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::MemRead      1145790      1.43%     78.15% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::MemWrite       275273      0.34%     78.49% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatMemRead     12244340     15.31%     93.80% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatMemWrite      4954432      6.20%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::total     79958222                       # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedControl::IsControl      1709533                       # Class of control type instructions committed (Count)
board.processor.switch2.core.commitStats0.committedControl::IsDirectControl      1594279                       # Class of control type instructions committed (Count)
board.processor.switch2.core.commitStats0.committedControl::IsIndirectControl       115254                       # Class of control type instructions committed (Count)
board.processor.switch2.core.commitStats0.committedControl::IsCondControl      1479021                       # Class of control type instructions committed (Count)
board.processor.switch2.core.commitStats0.committedControl::IsUncondControl       230512                       # Class of control type instructions committed (Count)
board.processor.switch2.core.commitStats0.committedControl::IsCall       115252                       # Class of control type instructions committed (Count)
board.processor.switch2.core.commitStats0.committedControl::IsReturn       115252                       # Class of control type instructions committed (Count)
board.processor.switch2.core.decode.idleCycles      1172324                       # Number of cycles decode is idle (Cycle)
board.processor.switch2.core.decode.blockedCycles     89590734                       # Number of cycles decode is blocked (Cycle)
board.processor.switch2.core.decode.runCycles     40098367                       # Number of cycles decode is running (Cycle)
board.processor.switch2.core.decode.unblockCycles      2467345                       # Number of cycles decode is unblocking (Cycle)
board.processor.switch2.core.decode.squashCycles       140422                       # Number of cycles decode is squashing (Cycle)
board.processor.switch2.core.decode.branchResolved      1368401                       # Number of times decode resolved a branch (Count)
board.processor.switch2.core.decode.branchMispred           25                       # Number of times decode detected a branch misprediction (Count)
board.processor.switch2.core.decode.decodedInsts     84456945                       # Number of instructions handled by decode (Count)
board.processor.switch2.core.decode.squashedInsts           37                       # Number of squashed instructions handled by decode (Count)
board.processor.switch2.core.executeStats0.numInsts     80437375                       # Number of executed instructions (Count)
board.processor.switch2.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch2.core.executeStats0.numBranches      1709566                       # Number of branches executed (Count)
board.processor.switch2.core.executeStats0.numLoadInsts     13475042                       # Number of load instructions executed (Count)
board.processor.switch2.core.executeStats0.numStoreInsts      5229736                       # Number of stores executed (Count)
board.processor.switch2.core.executeStats0.instRate     0.602637                       # Inst execution rate ((Count/Cycle))
board.processor.switch2.core.executeStats0.numCCRegReads      7740912                       # Number of times the CC registers were read (Count)
board.processor.switch2.core.executeStats0.numCCRegWrites     10632199                       # Number of times the CC registers were written (Count)
board.processor.switch2.core.executeStats0.numFpRegReads     94178707                       # Number of times the floating registers were read (Count)
board.processor.switch2.core.executeStats0.numFpRegWrites     58142951                       # Number of times the floating registers were written (Count)
board.processor.switch2.core.executeStats0.numIntRegReads     40096317                       # Number of times the integer registers were read (Count)
board.processor.switch2.core.executeStats0.numIntRegWrites     13864384                       # Number of times the integer registers were written (Count)
board.processor.switch2.core.executeStats0.numMemRefs     18704778                       # Number of memory refs (Count)
board.processor.switch2.core.executeStats0.numMiscRegReads     22606825                       # Number of times the Misc registers were read (Count)
board.processor.switch2.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch2.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch2.core.fetch.predictedBranches      1544899                       # Number of branches that fetch has predicted taken (Count)
board.processor.switch2.core.fetch.cycles    133246972                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.switch2.core.fetch.squashCycles       280888                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.switch2.core.fetch.cacheLines      4647612                       # Number of cache lines fetched (Count)
board.processor.switch2.core.fetch.icacheSquashes           16                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.switch2.core.fetch.nisnDist::samples    133469216                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::mean     0.652953                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::stdev     0.929053                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::0     88798986     66.53%     66.53% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::1      2191354      1.64%     68.17% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::2     42478876     31.83%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::max_value            2                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::total    133469216                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetchStats0.numInsts     56880758                       # Number of instructions fetched (thread level) (Count)
board.processor.switch2.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch2.core.fetchStats0.fetchRate     0.426151                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch2.core.fetchStats0.numBranches      1830589                       # Number of branches fetched (Count)
board.processor.switch2.core.fetchStats0.branchRate     0.013715                       # Number of branch fetches per cycle (Ratio)
board.processor.switch2.core.fetchStats0.icacheStallCycles        81800                       # ICache total stall cycles (Cycle)
board.processor.switch2.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch2.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.switch2.core.iew.squashCycles       140422                       # Number of cycles IEW is squashing (Cycle)
board.processor.switch2.core.iew.blockCycles     17800338                       # Number of cycles IEW is blocking (Cycle)
board.processor.switch2.core.iew.unblockCycles       848891                       # Number of cycles IEW is unblocking (Cycle)
board.processor.switch2.core.iew.dispatchedInsts     83634362                       # Number of instructions dispatched to IQ (Count)
board.processor.switch2.core.iew.dispSquashedInsts       133493                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.switch2.core.iew.dispLoadInsts     14156942                       # Number of dispatched load instructions (Count)
board.processor.switch2.core.iew.dispStoreInsts      5229769                       # Number of dispatched store instructions (Count)
board.processor.switch2.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.switch2.core.iew.iqFullEvents       358083                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.switch2.core.iew.lsqFullEvents       282879                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.switch2.core.iew.memOrderViolationEvents            1                       # Number of memory order violations (Count)
board.processor.switch2.core.iew.predictedTakenIncorrect        77924                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.switch2.core.iew.predictedNotTakenIncorrect        62498                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.switch2.core.iew.branchMispredicts       140422                       # Number of branch mispredicts detected at execute (Count)
board.processor.switch2.core.iew.instsToCommit     80426060                       # Cumulative count of insts sent to commit (Count)
board.processor.switch2.core.iew.writebackCount     80362511                       # Cumulative count of insts written-back (Count)
board.processor.switch2.core.iew.producerInst     46469919                       # Number of instructions producing a value (Count)
board.processor.switch2.core.iew.consumerInst     78334896                       # Number of instructions consuming a value (Count)
board.processor.switch2.core.iew.wbRate      0.602076                       # Insts written-back per cycle ((Count/Cycle))
board.processor.switch2.core.iew.wbFanout     0.593221                       # Average fanout of values written-back ((Count/Count))
board.processor.switch2.core.lsq0.forwLoads         1605                       # Number of loads that had data forwarded from stores (Count)
board.processor.switch2.core.lsq0.squashedLoads       766785                       # Number of loads squashed (Count)
board.processor.switch2.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.switch2.core.lsq0.memOrderViolation            1                       # Number of memory ordering violations (Count)
board.processor.switch2.core.lsq0.squashedStores           59                       # Number of stores squashed (Count)
board.processor.switch2.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.switch2.core.lsq0.blockedByCache            1                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.switch2.core.lsq0.loadToUse::samples     13390130                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::mean    34.247579                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::stdev    82.020243                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::0-9     10684099     79.79%     79.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::10-19        92308      0.69%     80.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::20-29        25713      0.19%     80.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::30-39        19401      0.14%     80.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::40-49        48551      0.36%     81.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::50-59        48359      0.36%     81.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::60-69         6841      0.05%     81.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::70-79         4779      0.04%     81.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::80-89        28248      0.21%     81.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::90-99        65908      0.49%     82.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::100-109        62128      0.46%     82.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::110-119       212679      1.59%     84.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::120-129       267293      2.00%     86.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::130-139       273896      2.05%     88.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::140-149       374735      2.80%     91.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::150-159       348083      2.60%     93.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::160-169       159117      1.19%     95.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::170-179        89875      0.67%     95.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::180-189       110715      0.83%     96.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::190-199        34146      0.26%     96.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::200-209        39090      0.29%     97.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::210-219        40850      0.31%     97.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::220-229        65627      0.49%     97.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::230-239        28628      0.21%     98.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::240-249        66085      0.49%     98.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::250-259        15216      0.11%     98.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::260-269        16686      0.12%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::270-279        18323      0.14%     98.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::280-289         4823      0.04%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::290-299         7827      0.06%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::overflows       130101      0.97%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::max_value         1731                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::total     13390130                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.mmu.dtb.rdAccesses     13475042                       # TLB accesses on read requests (Count)
board.processor.switch2.core.mmu.dtb.wrAccesses      5229736                       # TLB accesses on write requests (Count)
board.processor.switch2.core.mmu.dtb.rdMisses        58318                       # TLB misses on read requests (Count)
board.processor.switch2.core.mmu.dtb.wrMisses         7814                       # TLB misses on write requests (Count)
board.processor.switch2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4484148521842                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch2.core.mmu.itb.wrAccesses      4647612                       # TLB accesses on write requests (Count)
board.processor.switch2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch2.core.mmu.itb.wrMisses           11                       # TLB misses on write requests (Count)
board.processor.switch2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4484148521842                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch2.core.power_state.pwrStateResidencyTicks::OFF 4484148521842                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch2.core.rename.squashCycles       140422                       # Number of cycles rename is squashing (Cycle)
board.processor.switch2.core.rename.idleCycles      2194303                       # Number of cycles rename is idle (Cycle)
board.processor.switch2.core.rename.blockCycles     22188245                       # Number of cycles rename is blocking (Cycle)
board.processor.switch2.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.switch2.core.rename.runCycles     40600384                       # Number of cycles rename is running (Cycle)
board.processor.switch2.core.rename.unblockCycles     68345839                       # Number of cycles rename is unblocking (Cycle)
board.processor.switch2.core.rename.renamedInsts     84181795                       # Number of instructions processed by rename (Count)
board.processor.switch2.core.rename.ROBFullEvents        12405                       # Number of times rename has blocked due to ROB full (Count)
board.processor.switch2.core.rename.IQFullEvents      2962729                       # Number of times rename has blocked due to IQ full (Count)
board.processor.switch2.core.rename.LQFullEvents      2505977                       # Number of times rename has blocked due to LQ full (Count)
board.processor.switch2.core.rename.SQFullEvents     63488501                       # Number of times rename has blocked due to SQ full (Count)
board.processor.switch2.core.rename.renamedOperands    104676140                       # Number of destination operands rename has renamed (Count)
board.processor.switch2.core.rename.lookups    214406737                       # Number of register rename lookups that rename has made (Count)
board.processor.switch2.core.rename.intLookups     41929289                       # Number of integer rename lookups (Count)
board.processor.switch2.core.rename.fpLookups     99032389                       # Number of floating rename lookups (Count)
board.processor.switch2.core.rename.committedMaps     99293757                       # Number of HB maps that are committed (Count)
board.processor.switch2.core.rename.undoneMaps      5382174                       # Number of HB maps that are undone due to squashing (Count)
board.processor.switch2.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.switch2.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.switch2.core.rename.skidInsts      4794001                       # count of insts added to the skid buffer (Count)
board.processor.switch2.core.rob.reads      178254451                       # The number of ROB reads (Count)
board.processor.switch2.core.rob.writes     167771095                       # The number of ROB writes (Count)
board.processor.switch2.core.thread_0.numInsts     52239762                       # Number of Instructions committed (Count)
board.processor.switch2.core.thread_0.numOps     79958222                       # Number of Ops committed (Count)
board.processor.switch2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
