
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'root' on host 'b986bf97e8bd' (Linux_x86_64 version 6.8.0-49-generic) on Sat Feb 15 08:14:10 +0000 2025
INFO: [HLS 200-10] In directory '/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end'
Sourcing Tcl script '/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/scripts/hls/export_design.tcl'
INFO: [HLS 200-10] Opening project '/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0'.
INFO: [HLS 200-10] Opening solution '/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'fpgaconvnet_ip_ap_dadd_12_full_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fpgaconvnet_ip_ap_dadd_12_full_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fpgaconvnet_ip_ap_dadd_12_full_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'fpgaconvnet_ip_ap_dadddsub_12_full_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fpgaconvnet_ip_ap_dadddsub_12_full_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fpgaconvnet_ip_ap_dadddsub_12_full_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'fpgaconvnet_ip_ap_dcmp_2_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fpgaconvnet_ip_ap_dcmp_2_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fpgaconvnet_ip_ap_dcmp_2_no_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'fpgaconvnet_ip_ap_dmul_8_max_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fpgaconvnet_ip_ap_dmul_8_max_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fpgaconvnet_ip_ap_dmul_8_max_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'fpgaconvnet_ip_ap_fpext_1_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fpgaconvnet_ip_ap_fpext_1_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fpgaconvnet_ip_ap_fpext_1_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'fpgaconvnet_ip_ap_sitodp_6_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fpgaconvnet_ip_ap_sitodp_6_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fpgaconvnet_ip_ap_sitodp_6_no_dsp_32'...
bad lexical cast: source type value could not be interpreted as target
    while executing
"rdi::set_property core_revision 2502150814 {component component_1}"
    invoked from within
"set_property core_revision $Revision $core"
    (file "run_ippack.tcl" line 2384)
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 08:14:48 2025...
ERROR: [IMPL 213-28] Failed to generate IP.
command 'ap_source' returned error code
    while executing
"source /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/scripts/hls/export_design.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $arg] "

INFO: [Common 17-206] Exiting vivado_hls at Sat Feb 15 08:14:58 2025...
