
Toggle_LED_within_1Second.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002364  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000020  00800060  00002364  000023f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000a  00800080  00800080  00002418  2**0
                  ALLOC
  3 .stab         000024f0  00000000  00000000  00002418  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000145b  00000000  00000000  00004908  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00005d63  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00005ea3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00006013  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00007c5c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00008b47  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  000098f4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00009a54  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00009ce1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000a4af  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 ed 08 	jmp	0x11da	; 0x11da <__vector_1>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 ea 0c 	jmp	0x19d4	; 0x19d4 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e4 e6       	ldi	r30, 0x64	; 100
      68:	f3 e2       	ldi	r31, 0x23	; 35
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a0 38       	cpi	r26, 0x80	; 128
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a0 e8       	ldi	r26, 0x80	; 128
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	aa 38       	cpi	r26, 0x8A	; 138
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 06 11 	call	0x220c	; 0x220c <main>
      8a:	0c 94 b0 11 	jmp	0x2360	; 0x2360 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 79 11 	jmp	0x22f2	; 0x22f2 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 95 11 	jmp	0x232a	; 0x232a <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 85 11 	jmp	0x230a	; 0x230a <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 a1 11 	jmp	0x2342	; 0x2342 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 85 11 	jmp	0x230a	; 0x230a <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 a1 11 	jmp	0x2342	; 0x2342 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 79 11 	jmp	0x22f2	; 0x22f2 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 95 11 	jmp	0x232a	; 0x232a <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 85 11 	jmp	0x230a	; 0x230a <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 a1 11 	jmp	0x2342	; 0x2342 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 85 11 	jmp	0x230a	; 0x230a <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 a1 11 	jmp	0x2342	; 0x2342 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 85 11 	jmp	0x230a	; 0x230a <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 a1 11 	jmp	0x2342	; 0x2342 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 89 11 	jmp	0x2312	; 0x2312 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 a5 11 	jmp	0x234a	; 0x234a <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <TIMER0_voidInit>:

static void (*Global_pvOVFNotificationFunction)(void) = NULL;
static void (*Global_pvOCNotificationFunction)(void) = NULL;

void TIMER0_voidInit(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
	/* Set Normal Mode for timer0 */
	//CLR_BIT(TCCR0,TCCR0_WGM00);
	//CLR_BIT(TCCR0,TCCR0_WGM01);

	/* Set CTC Mode for timer0 */
	CLR_BIT(TCCR0,TCCR0_WGM00);
     b4e:	a3 e5       	ldi	r26, 0x53	; 83
     b50:	b0 e0       	ldi	r27, 0x00	; 0
     b52:	e3 e5       	ldi	r30, 0x53	; 83
     b54:	f0 e0       	ldi	r31, 0x00	; 0
     b56:	80 81       	ld	r24, Z
     b58:	8f 7b       	andi	r24, 0xBF	; 191
     b5a:	8c 93       	st	X, r24
	SET_BIT(TCCR0,TCCR0_WGM01);
     b5c:	a3 e5       	ldi	r26, 0x53	; 83
     b5e:	b0 e0       	ldi	r27, 0x00	; 0
     b60:	e3 e5       	ldi	r30, 0x53	; 83
     b62:	f0 e0       	ldi	r31, 0x00	; 0
     b64:	80 81       	ld	r24, Z
     b66:	88 60       	ori	r24, 0x08	; 8
     b68:	8c 93       	st	X, r24

	/*Set The Prescaler to be 8*/
	CLR_BIT(TCCR0, TCCR0_CS00);
     b6a:	a3 e5       	ldi	r26, 0x53	; 83
     b6c:	b0 e0       	ldi	r27, 0x00	; 0
     b6e:	e3 e5       	ldi	r30, 0x53	; 83
     b70:	f0 e0       	ldi	r31, 0x00	; 0
     b72:	80 81       	ld	r24, Z
     b74:	8e 7f       	andi	r24, 0xFE	; 254
     b76:	8c 93       	st	X, r24
	SET_BIT(TCCR0, TCCR0_CS01);
     b78:	a3 e5       	ldi	r26, 0x53	; 83
     b7a:	b0 e0       	ldi	r27, 0x00	; 0
     b7c:	e3 e5       	ldi	r30, 0x53	; 83
     b7e:	f0 e0       	ldi	r31, 0x00	; 0
     b80:	80 81       	ld	r24, Z
     b82:	82 60       	ori	r24, 0x02	; 2
     b84:	8c 93       	st	X, r24
	CLR_BIT(TCCR0, TCCR0_CS02);
     b86:	a3 e5       	ldi	r26, 0x53	; 83
     b88:	b0 e0       	ldi	r27, 0x00	; 0
     b8a:	e3 e5       	ldi	r30, 0x53	; 83
     b8c:	f0 e0       	ldi	r31, 0x00	; 0
     b8e:	80 81       	ld	r24, Z
     b90:	8b 7f       	andi	r24, 0xFB	; 251
     b92:	8c 93       	st	X, r24
}
     b94:	cf 91       	pop	r28
     b96:	df 91       	pop	r29
     b98:	08 95       	ret

00000b9a <TIMER0_voidSetPreloadValue>:

void TIMER0_voidSetPreloadValue(u8 Copy_u8Value)
{
     b9a:	df 93       	push	r29
     b9c:	cf 93       	push	r28
     b9e:	0f 92       	push	r0
     ba0:	cd b7       	in	r28, 0x3d	; 61
     ba2:	de b7       	in	r29, 0x3e	; 62
     ba4:	89 83       	std	Y+1, r24	; 0x01
	TCNT0 = Copy_u8Value;
     ba6:	e2 e5       	ldi	r30, 0x52	; 82
     ba8:	f0 e0       	ldi	r31, 0x00	; 0
     baa:	89 81       	ldd	r24, Y+1	; 0x01
     bac:	80 83       	st	Z, r24
}
     bae:	0f 90       	pop	r0
     bb0:	cf 91       	pop	r28
     bb2:	df 91       	pop	r29
     bb4:	08 95       	ret

00000bb6 <TIMER0_voidSetOCMatchValue>:
void TIMER0_voidSetOCMatchValue(u8 Copy_u8Value)
{
     bb6:	df 93       	push	r29
     bb8:	cf 93       	push	r28
     bba:	0f 92       	push	r0
     bbc:	cd b7       	in	r28, 0x3d	; 61
     bbe:	de b7       	in	r29, 0x3e	; 62
     bc0:	89 83       	std	Y+1, r24	; 0x01
	OCR0 = Copy_u8Value;
     bc2:	ec e5       	ldi	r30, 0x5C	; 92
     bc4:	f0 e0       	ldi	r31, 0x00	; 0
     bc6:	89 81       	ldd	r24, Y+1	; 0x01
     bc8:	80 83       	st	Z, r24
}
     bca:	0f 90       	pop	r0
     bcc:	cf 91       	pop	r28
     bce:	df 91       	pop	r29
     bd0:	08 95       	ret

00000bd2 <TIMER0_voidSetOVFCallBack>:

void TIMER0_voidSetOVFCallBack(void(*pvNotificationFunction)(void))
{
     bd2:	df 93       	push	r29
     bd4:	cf 93       	push	r28
     bd6:	00 d0       	rcall	.+0      	; 0xbd8 <TIMER0_voidSetOVFCallBack+0x6>
     bd8:	cd b7       	in	r28, 0x3d	; 61
     bda:	de b7       	in	r29, 0x3e	; 62
     bdc:	9a 83       	std	Y+2, r25	; 0x02
     bde:	89 83       	std	Y+1, r24	; 0x01
	Global_pvOVFNotificationFunction = pvNotificationFunction;
     be0:	89 81       	ldd	r24, Y+1	; 0x01
     be2:	9a 81       	ldd	r25, Y+2	; 0x02
     be4:	90 93 81 00 	sts	0x0081, r25
     be8:	80 93 80 00 	sts	0x0080, r24
}
     bec:	0f 90       	pop	r0
     bee:	0f 90       	pop	r0
     bf0:	cf 91       	pop	r28
     bf2:	df 91       	pop	r29
     bf4:	08 95       	ret

00000bf6 <TIMER0_voidSetOCCallBack>:
void TIMER0_voidSetOCCallBack(void(*pvNotificationFunction)(void))
{
     bf6:	df 93       	push	r29
     bf8:	cf 93       	push	r28
     bfa:	00 d0       	rcall	.+0      	; 0xbfc <TIMER0_voidSetOCCallBack+0x6>
     bfc:	cd b7       	in	r28, 0x3d	; 61
     bfe:	de b7       	in	r29, 0x3e	; 62
     c00:	9a 83       	std	Y+2, r25	; 0x02
     c02:	89 83       	std	Y+1, r24	; 0x01
	Global_pvOCNotificationFunction = pvNotificationFunction;
     c04:	89 81       	ldd	r24, Y+1	; 0x01
     c06:	9a 81       	ldd	r25, Y+2	; 0x02
     c08:	90 93 83 00 	sts	0x0083, r25
     c0c:	80 93 82 00 	sts	0x0082, r24
}
     c10:	0f 90       	pop	r0
     c12:	0f 90       	pop	r0
     c14:	cf 91       	pop	r28
     c16:	df 91       	pop	r29
     c18:	08 95       	ret

00000c1a <TIMER0_voidEnableInterrupt>:

void TIMER0_voidEnableInterrupt(u8 Copy_u8Mode)
{
     c1a:	df 93       	push	r29
     c1c:	cf 93       	push	r28
     c1e:	0f 92       	push	r0
     c20:	cd b7       	in	r28, 0x3d	; 61
     c22:	de b7       	in	r29, 0x3e	; 62
     c24:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_u8Mode == NORMAL_MODE)
     c26:	89 81       	ldd	r24, Y+1	; 0x01
     c28:	88 23       	and	r24, r24
     c2a:	41 f4       	brne	.+16     	; 0xc3c <TIMER0_voidEnableInterrupt+0x22>
	{
		SET_BIT(TIMSK,TIMSK_TOIE0);
     c2c:	a9 e5       	ldi	r26, 0x59	; 89
     c2e:	b0 e0       	ldi	r27, 0x00	; 0
     c30:	e9 e5       	ldi	r30, 0x59	; 89
     c32:	f0 e0       	ldi	r31, 0x00	; 0
     c34:	80 81       	ld	r24, Z
     c36:	81 60       	ori	r24, 0x01	; 1
     c38:	8c 93       	st	X, r24
     c3a:	0a c0       	rjmp	.+20     	; 0xc50 <TIMER0_voidEnableInterrupt+0x36>
	}
	else if(Copy_u8Mode == CTC_MODE)
     c3c:	89 81       	ldd	r24, Y+1	; 0x01
     c3e:	81 30       	cpi	r24, 0x01	; 1
     c40:	39 f4       	brne	.+14     	; 0xc50 <TIMER0_voidEnableInterrupt+0x36>
	{
		SET_BIT(TIMSK,TIMSK_OCIE0);
     c42:	a9 e5       	ldi	r26, 0x59	; 89
     c44:	b0 e0       	ldi	r27, 0x00	; 0
     c46:	e9 e5       	ldi	r30, 0x59	; 89
     c48:	f0 e0       	ldi	r31, 0x00	; 0
     c4a:	80 81       	ld	r24, Z
     c4c:	82 60       	ori	r24, 0x02	; 2
     c4e:	8c 93       	st	X, r24
	}
}
     c50:	0f 90       	pop	r0
     c52:	cf 91       	pop	r28
     c54:	df 91       	pop	r29
     c56:	08 95       	ret

00000c58 <TIMER0_voidDisableInterrupt>:
void TIMER0_voidDisableInterrupt(u8 Copy_u8Mode)
{
     c58:	df 93       	push	r29
     c5a:	cf 93       	push	r28
     c5c:	0f 92       	push	r0
     c5e:	cd b7       	in	r28, 0x3d	; 61
     c60:	de b7       	in	r29, 0x3e	; 62
     c62:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_u8Mode == NORMAL_MODE)
     c64:	89 81       	ldd	r24, Y+1	; 0x01
     c66:	88 23       	and	r24, r24
     c68:	41 f4       	brne	.+16     	; 0xc7a <TIMER0_voidDisableInterrupt+0x22>
	{
		CLR_BIT(TIMSK,TIMSK_TOIE0);
     c6a:	a9 e5       	ldi	r26, 0x59	; 89
     c6c:	b0 e0       	ldi	r27, 0x00	; 0
     c6e:	e9 e5       	ldi	r30, 0x59	; 89
     c70:	f0 e0       	ldi	r31, 0x00	; 0
     c72:	80 81       	ld	r24, Z
     c74:	8e 7f       	andi	r24, 0xFE	; 254
     c76:	8c 93       	st	X, r24
     c78:	0a c0       	rjmp	.+20     	; 0xc8e <TIMER0_voidDisableInterrupt+0x36>
	}
	else if(Copy_u8Mode == CTC_MODE)
     c7a:	89 81       	ldd	r24, Y+1	; 0x01
     c7c:	81 30       	cpi	r24, 0x01	; 1
     c7e:	39 f4       	brne	.+14     	; 0xc8e <TIMER0_voidDisableInterrupt+0x36>
	{
		CLR_BIT(TIMSK,TIMSK_OCIE0);
     c80:	a9 e5       	ldi	r26, 0x59	; 89
     c82:	b0 e0       	ldi	r27, 0x00	; 0
     c84:	e9 e5       	ldi	r30, 0x59	; 89
     c86:	f0 e0       	ldi	r31, 0x00	; 0
     c88:	80 81       	ld	r24, Z
     c8a:	8d 7f       	andi	r24, 0xFD	; 253
     c8c:	8c 93       	st	X, r24
	}
}
     c8e:	0f 90       	pop	r0
     c90:	cf 91       	pop	r28
     c92:	df 91       	pop	r29
     c94:	08 95       	ret

00000c96 <TIMER0_voidSetBusyWait_OVFMode>:

void TIMER0_voidSetBusyWait_OVFMode(u32 Copy_u32Time)
{
     c96:	df 93       	push	r29
     c98:	cf 93       	push	r28
     c9a:	00 d0       	rcall	.+0      	; 0xc9c <TIMER0_voidSetBusyWait_OVFMode+0x6>
     c9c:	00 d0       	rcall	.+0      	; 0xc9e <TIMER0_voidSetBusyWait_OVFMode+0x8>
     c9e:	00 d0       	rcall	.+0      	; 0xca0 <TIMER0_voidSetBusyWait_OVFMode+0xa>
     ca0:	cd b7       	in	r28, 0x3d	; 61
     ca2:	de b7       	in	r29, 0x3e	; 62
     ca4:	9e 83       	std	Y+6, r25	; 0x06
     ca6:	8d 83       	std	Y+5, r24	; 0x05
	/*Set The Prescaler to be 8*/
	CLR_BIT(TCCR0, TCCR0_CS00);
     ca8:	a3 e5       	ldi	r26, 0x53	; 83
     caa:	b0 e0       	ldi	r27, 0x00	; 0
     cac:	e3 e5       	ldi	r30, 0x53	; 83
     cae:	f0 e0       	ldi	r31, 0x00	; 0
     cb0:	80 81       	ld	r24, Z
     cb2:	8e 7f       	andi	r24, 0xFE	; 254
     cb4:	8c 93       	st	X, r24
	SET_BIT(TCCR0, TCCR0_CS01);
     cb6:	a3 e5       	ldi	r26, 0x53	; 83
     cb8:	b0 e0       	ldi	r27, 0x00	; 0
     cba:	e3 e5       	ldi	r30, 0x53	; 83
     cbc:	f0 e0       	ldi	r31, 0x00	; 0
     cbe:	80 81       	ld	r24, Z
     cc0:	82 60       	ori	r24, 0x02	; 2
     cc2:	8c 93       	st	X, r24
	CLR_BIT(TCCR0, TCCR0_CS02);
     cc4:	a3 e5       	ldi	r26, 0x53	; 83
     cc6:	b0 e0       	ldi	r27, 0x00	; 0
     cc8:	e3 e5       	ldi	r30, 0x53	; 83
     cca:	f0 e0       	ldi	r31, 0x00	; 0
     ccc:	80 81       	ld	r24, Z
     cce:	8b 7f       	andi	r24, 0xFB	; 251
     cd0:	8c 93       	st	X, r24

	TIMER0_voidSetPreloadValue(6);
     cd2:	86 e0       	ldi	r24, 0x06	; 6
     cd4:	0e 94 cd 05 	call	0xb9a	; 0xb9a <TIMER0_voidSetPreloadValue>
	u32 Number_of_OVF = ((u32)(Copy_u32Time*1000)) / 250;
     cd8:	2d 81       	ldd	r18, Y+5	; 0x05
     cda:	3e 81       	ldd	r19, Y+6	; 0x06
     cdc:	88 ee       	ldi	r24, 0xE8	; 232
     cde:	93 e0       	ldi	r25, 0x03	; 3
     ce0:	ac 01       	movw	r20, r24
     ce2:	24 9f       	mul	r18, r20
     ce4:	c0 01       	movw	r24, r0
     ce6:	25 9f       	mul	r18, r21
     ce8:	90 0d       	add	r25, r0
     cea:	34 9f       	mul	r19, r20
     cec:	90 0d       	add	r25, r0
     cee:	11 24       	eor	r1, r1
     cf0:	2a ef       	ldi	r18, 0xFA	; 250
     cf2:	30 e0       	ldi	r19, 0x00	; 0
     cf4:	b9 01       	movw	r22, r18
     cf6:	0e 94 43 11 	call	0x2286	; 0x2286 <__udivmodhi4>
     cfa:	cb 01       	movw	r24, r22
     cfc:	9c 83       	std	Y+4, r25	; 0x04
     cfe:	8b 83       	std	Y+3, r24	; 0x03

	u32 Counter = 0;
     d00:	1a 82       	std	Y+2, r1	; 0x02
     d02:	19 82       	std	Y+1, r1	; 0x01
     d04:	19 c0       	rjmp	.+50     	; 0xd38 <TIMER0_voidSetBusyWait_OVFMode+0xa2>

	while(Counter < Number_of_OVF)
	{
		while(GET_BIT(TIFR , TIFR_OCF0) == 0);
     d06:	e8 e5       	ldi	r30, 0x58	; 88
     d08:	f0 e0       	ldi	r31, 0x00	; 0
     d0a:	80 81       	ld	r24, Z
     d0c:	86 95       	lsr	r24
     d0e:	88 2f       	mov	r24, r24
     d10:	90 e0       	ldi	r25, 0x00	; 0
     d12:	81 70       	andi	r24, 0x01	; 1
     d14:	90 70       	andi	r25, 0x00	; 0
     d16:	00 97       	sbiw	r24, 0x00	; 0
     d18:	b1 f3       	breq	.-20     	; 0xd06 <TIMER0_voidSetBusyWait_OVFMode+0x70>
		SET_BIT(TIFR , TIFR_OCF0);
     d1a:	a8 e5       	ldi	r26, 0x58	; 88
     d1c:	b0 e0       	ldi	r27, 0x00	; 0
     d1e:	e8 e5       	ldi	r30, 0x58	; 88
     d20:	f0 e0       	ldi	r31, 0x00	; 0
     d22:	80 81       	ld	r24, Z
     d24:	82 60       	ori	r24, 0x02	; 2
     d26:	8c 93       	st	X, r24
		Counter++;
     d28:	89 81       	ldd	r24, Y+1	; 0x01
     d2a:	9a 81       	ldd	r25, Y+2	; 0x02
     d2c:	01 96       	adiw	r24, 0x01	; 1
     d2e:	9a 83       	std	Y+2, r25	; 0x02
     d30:	89 83       	std	Y+1, r24	; 0x01
		TIMER0_voidSetPreloadValue(6);
     d32:	86 e0       	ldi	r24, 0x06	; 6
     d34:	0e 94 cd 05 	call	0xb9a	; 0xb9a <TIMER0_voidSetPreloadValue>
	TIMER0_voidSetPreloadValue(6);
	u32 Number_of_OVF = ((u32)(Copy_u32Time*1000)) / 250;

	u32 Counter = 0;

	while(Counter < Number_of_OVF)
     d38:	29 81       	ldd	r18, Y+1	; 0x01
     d3a:	3a 81       	ldd	r19, Y+2	; 0x02
     d3c:	8b 81       	ldd	r24, Y+3	; 0x03
     d3e:	9c 81       	ldd	r25, Y+4	; 0x04
     d40:	28 17       	cp	r18, r24
     d42:	39 07       	cpc	r19, r25
     d44:	00 f3       	brcs	.-64     	; 0xd06 <TIMER0_voidSetBusyWait_OVFMode+0x70>
		while(GET_BIT(TIFR , TIFR_OCF0) == 0);
		SET_BIT(TIFR , TIFR_OCF0);
		Counter++;
		TIMER0_voidSetPreloadValue(6);
	}
}
     d46:	26 96       	adiw	r28, 0x06	; 6
     d48:	0f b6       	in	r0, 0x3f	; 63
     d4a:	f8 94       	cli
     d4c:	de bf       	out	0x3e, r29	; 62
     d4e:	0f be       	out	0x3f, r0	; 63
     d50:	cd bf       	out	0x3d, r28	; 61
     d52:	cf 91       	pop	r28
     d54:	df 91       	pop	r29
     d56:	08 95       	ret

00000d58 <TIMER0_voidSetBusyWait_OCMode>:
void TIMER0_voidSetBusyWait_OCMode(u32 Copy_u32Time)
{
     d58:	df 93       	push	r29
     d5a:	cf 93       	push	r28
     d5c:	00 d0       	rcall	.+0      	; 0xd5e <TIMER0_voidSetBusyWait_OCMode+0x6>
     d5e:	00 d0       	rcall	.+0      	; 0xd60 <TIMER0_voidSetBusyWait_OCMode+0x8>
     d60:	00 d0       	rcall	.+0      	; 0xd62 <TIMER0_voidSetBusyWait_OCMode+0xa>
     d62:	cd b7       	in	r28, 0x3d	; 61
     d64:	de b7       	in	r29, 0x3e	; 62
     d66:	9e 83       	std	Y+6, r25	; 0x06
     d68:	8d 83       	std	Y+5, r24	; 0x05
	/*Set The Prescaler to be 8*/
	CLR_BIT(TCCR0, TCCR0_CS00);
     d6a:	a3 e5       	ldi	r26, 0x53	; 83
     d6c:	b0 e0       	ldi	r27, 0x00	; 0
     d6e:	e3 e5       	ldi	r30, 0x53	; 83
     d70:	f0 e0       	ldi	r31, 0x00	; 0
     d72:	80 81       	ld	r24, Z
     d74:	8e 7f       	andi	r24, 0xFE	; 254
     d76:	8c 93       	st	X, r24
	SET_BIT(TCCR0, TCCR0_CS01);
     d78:	a3 e5       	ldi	r26, 0x53	; 83
     d7a:	b0 e0       	ldi	r27, 0x00	; 0
     d7c:	e3 e5       	ldi	r30, 0x53	; 83
     d7e:	f0 e0       	ldi	r31, 0x00	; 0
     d80:	80 81       	ld	r24, Z
     d82:	82 60       	ori	r24, 0x02	; 2
     d84:	8c 93       	st	X, r24
	CLR_BIT(TCCR0, TCCR0_CS02);
     d86:	a3 e5       	ldi	r26, 0x53	; 83
     d88:	b0 e0       	ldi	r27, 0x00	; 0
     d8a:	e3 e5       	ldi	r30, 0x53	; 83
     d8c:	f0 e0       	ldi	r31, 0x00	; 0
     d8e:	80 81       	ld	r24, Z
     d90:	8b 7f       	andi	r24, 0xFB	; 251
     d92:	8c 93       	st	X, r24

	TIMER0_voidSetOCMatchValue(250);
     d94:	8a ef       	ldi	r24, 0xFA	; 250
     d96:	0e 94 db 05 	call	0xbb6	; 0xbb6 <TIMER0_voidSetOCMatchValue>
	/*You should cast the constants, i.e., 1000 and 250 to unsigned long (u32) and compute the multiplication operation first before the division */
	//u32 Number_of_OCFlags = ((u32)(Copy_u32Time*1000)) / 250;
	u32 Number_Of_OCF = ((u32)Copy_u32Time * 1000UL) / 250UL;
     d9a:	8d 81       	ldd	r24, Y+5	; 0x05
     d9c:	9e 81       	ldd	r25, Y+6	; 0x06
     d9e:	cc 01       	movw	r24, r24
     da0:	a0 e0       	ldi	r26, 0x00	; 0
     da2:	b0 e0       	ldi	r27, 0x00	; 0
     da4:	28 ee       	ldi	r18, 0xE8	; 232
     da6:	33 e0       	ldi	r19, 0x03	; 3
     da8:	40 e0       	ldi	r20, 0x00	; 0
     daa:	50 e0       	ldi	r21, 0x00	; 0
     dac:	bc 01       	movw	r22, r24
     dae:	cd 01       	movw	r24, r26
     db0:	0e 94 24 11 	call	0x2248	; 0x2248 <__mulsi3>
     db4:	dc 01       	movw	r26, r24
     db6:	cb 01       	movw	r24, r22
     db8:	2a ef       	ldi	r18, 0xFA	; 250
     dba:	30 e0       	ldi	r19, 0x00	; 0
     dbc:	40 e0       	ldi	r20, 0x00	; 0
     dbe:	50 e0       	ldi	r21, 0x00	; 0
     dc0:	bc 01       	movw	r22, r24
     dc2:	cd 01       	movw	r24, r26
     dc4:	0e 94 57 11 	call	0x22ae	; 0x22ae <__udivmodsi4>
     dc8:	da 01       	movw	r26, r20
     dca:	c9 01       	movw	r24, r18
     dcc:	9c 83       	std	Y+4, r25	; 0x04
     dce:	8b 83       	std	Y+3, r24	; 0x03

	u32 Local_u32Counter = 0;
     dd0:	1a 82       	std	Y+2, r1	; 0x02
     dd2:	19 82       	std	Y+1, r1	; 0x01
     dd4:	16 c0       	rjmp	.+44     	; 0xe02 <TIMER0_voidSetBusyWait_OCMode+0xaa>

	while(Local_u32Counter <= Number_Of_OCF)
	{
		while(GET_BIT(TIFR , TIFR_OCF0) == 0);
     dd6:	e8 e5       	ldi	r30, 0x58	; 88
     dd8:	f0 e0       	ldi	r31, 0x00	; 0
     dda:	80 81       	ld	r24, Z
     ddc:	86 95       	lsr	r24
     dde:	88 2f       	mov	r24, r24
     de0:	90 e0       	ldi	r25, 0x00	; 0
     de2:	81 70       	andi	r24, 0x01	; 1
     de4:	90 70       	andi	r25, 0x00	; 0
     de6:	00 97       	sbiw	r24, 0x00	; 0
     de8:	b1 f3       	breq	.-20     	; 0xdd6 <TIMER0_voidSetBusyWait_OCMode+0x7e>
		SET_BIT(TIFR , TIFR_OCF0);
     dea:	a8 e5       	ldi	r26, 0x58	; 88
     dec:	b0 e0       	ldi	r27, 0x00	; 0
     dee:	e8 e5       	ldi	r30, 0x58	; 88
     df0:	f0 e0       	ldi	r31, 0x00	; 0
     df2:	80 81       	ld	r24, Z
     df4:	82 60       	ori	r24, 0x02	; 2
     df6:	8c 93       	st	X, r24
		Local_u32Counter++;
     df8:	89 81       	ldd	r24, Y+1	; 0x01
     dfa:	9a 81       	ldd	r25, Y+2	; 0x02
     dfc:	01 96       	adiw	r24, 0x01	; 1
     dfe:	9a 83       	std	Y+2, r25	; 0x02
     e00:	89 83       	std	Y+1, r24	; 0x01
	//u32 Number_of_OCFlags = ((u32)(Copy_u32Time*1000)) / 250;
	u32 Number_Of_OCF = ((u32)Copy_u32Time * 1000UL) / 250UL;

	u32 Local_u32Counter = 0;

	while(Local_u32Counter <= Number_Of_OCF)
     e02:	29 81       	ldd	r18, Y+1	; 0x01
     e04:	3a 81       	ldd	r19, Y+2	; 0x02
     e06:	8b 81       	ldd	r24, Y+3	; 0x03
     e08:	9c 81       	ldd	r25, Y+4	; 0x04
     e0a:	82 17       	cp	r24, r18
     e0c:	93 07       	cpc	r25, r19
     e0e:	18 f7       	brcc	.-58     	; 0xdd6 <TIMER0_voidSetBusyWait_OCMode+0x7e>
	{
		while(GET_BIT(TIFR , TIFR_OCF0) == 0);
		SET_BIT(TIFR , TIFR_OCF0);
		Local_u32Counter++;
	}
}
     e10:	26 96       	adiw	r28, 0x06	; 6
     e12:	0f b6       	in	r0, 0x3f	; 63
     e14:	f8 94       	cli
     e16:	de bf       	out	0x3e, r29	; 62
     e18:	0f be       	out	0x3f, r0	; 63
     e1a:	cd bf       	out	0x3d, r28	; 61
     e1c:	cf 91       	pop	r28
     e1e:	df 91       	pop	r29
     e20:	08 95       	ret

00000e22 <GIE_voidEnableGlobalInterrupt>:
#include "GIE_private.h"
#include "GIE_config.h"


void GIE_voidEnableGlobalInterrupt(void)
{
     e22:	df 93       	push	r29
     e24:	cf 93       	push	r28
     e26:	cd b7       	in	r28, 0x3d	; 61
     e28:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG, SREG_I);
     e2a:	af e5       	ldi	r26, 0x5F	; 95
     e2c:	b0 e0       	ldi	r27, 0x00	; 0
     e2e:	ef e5       	ldi	r30, 0x5F	; 95
     e30:	f0 e0       	ldi	r31, 0x00	; 0
     e32:	80 81       	ld	r24, Z
     e34:	80 68       	ori	r24, 0x80	; 128
     e36:	8c 93       	st	X, r24
}
     e38:	cf 91       	pop	r28
     e3a:	df 91       	pop	r29
     e3c:	08 95       	ret

00000e3e <GIE_voidDisableGlobalInterrupt>:

void GIE_voidDisableGlobalInterrupt(void)
{
     e3e:	df 93       	push	r29
     e40:	cf 93       	push	r28
     e42:	cd b7       	in	r28, 0x3d	; 61
     e44:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG, SREG_I);
     e46:	af e5       	ldi	r26, 0x5F	; 95
     e48:	b0 e0       	ldi	r27, 0x00	; 0
     e4a:	ef e5       	ldi	r30, 0x5F	; 95
     e4c:	f0 e0       	ldi	r31, 0x00	; 0
     e4e:	80 81       	ld	r24, Z
     e50:	8f 77       	andi	r24, 0x7F	; 127
     e52:	8c 93       	st	X, r24
}
     e54:	cf 91       	pop	r28
     e56:	df 91       	pop	r29
     e58:	08 95       	ret

00000e5a <EXTI_voidInitPinConnection>:
static void (*EXTI_pvoidINT0NotifiFunction) (void) = NULL;
// static void (*EXTI_pvoidINTNotifiFunction [3]) (void)  = {NULL};

/************************************Control function*****************************/
void EXTI_voidInitPinConnection(u8 Copy_u8InterruptNum)
{
     e5a:	df 93       	push	r29
     e5c:	cf 93       	push	r28
     e5e:	00 d0       	rcall	.+0      	; 0xe60 <EXTI_voidInitPinConnection+0x6>
     e60:	0f 92       	push	r0
     e62:	cd b7       	in	r28, 0x3d	; 61
     e64:	de b7       	in	r29, 0x3e	; 62
     e66:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_u8InterruptNum)
     e68:	89 81       	ldd	r24, Y+1	; 0x01
     e6a:	28 2f       	mov	r18, r24
     e6c:	30 e0       	ldi	r19, 0x00	; 0
     e6e:	3b 83       	std	Y+3, r19	; 0x03
     e70:	2a 83       	std	Y+2, r18	; 0x02
     e72:	8a 81       	ldd	r24, Y+2	; 0x02
     e74:	9b 81       	ldd	r25, Y+3	; 0x03
     e76:	81 30       	cpi	r24, 0x01	; 1
     e78:	91 05       	cpc	r25, r1
     e7a:	a1 f0       	breq	.+40     	; 0xea4 <EXTI_voidInitPinConnection+0x4a>
     e7c:	2a 81       	ldd	r18, Y+2	; 0x02
     e7e:	3b 81       	ldd	r19, Y+3	; 0x03
     e80:	22 30       	cpi	r18, 0x02	; 2
     e82:	31 05       	cpc	r19, r1
     e84:	d1 f0       	breq	.+52     	; 0xeba <EXTI_voidInitPinConnection+0x60>
     e86:	8a 81       	ldd	r24, Y+2	; 0x02
     e88:	9b 81       	ldd	r25, Y+3	; 0x03
     e8a:	00 97       	sbiw	r24, 0x00	; 0
     e8c:	01 f5       	brne	.+64     	; 0xece <EXTI_voidInitPinConnection+0x74>
	{
	case EXTI_INT0:
#if INT0_PIN_CONNECTION == INTERNAL_PULLUP
		DIO_voidSetPinDirection(EXTI0_PORT , EXTI0_PIN , INPUT);
     e8e:	83 e0       	ldi	r24, 0x03	; 3
     e90:	62 e0       	ldi	r22, 0x02	; 2
     e92:	40 e0       	ldi	r20, 0x00	; 0
     e94:	0e 94 20 09 	call	0x1240	; 0x1240 <DIO_voidSetPinDirection>
		DIO_voidSetPinValue(EXTI0_PORT , EXTI0_PIN , HIGH);
     e98:	83 e0       	ldi	r24, 0x03	; 3
     e9a:	62 e0       	ldi	r22, 0x02	; 2
     e9c:	41 e0       	ldi	r20, 0x01	; 1
     e9e:	0e 94 12 0a 	call	0x1424	; 0x1424 <DIO_voidSetPinValue>
     ea2:	15 c0       	rjmp	.+42     	; 0xece <EXTI_voidInitPinConnection+0x74>
		DIO_voidSetPinDirection(EXTI0_PORT , EXTI0_PIN , INPUT);
#endif
		break;
	case EXTI_INT1:
#if INT1_PIN_CONNECTION == INTERNAL_PULLUP
		DIO_voidSetPinDirection(EXTI1_PORT , EXTI1_PIN , INPUT);
     ea4:	83 e0       	ldi	r24, 0x03	; 3
     ea6:	63 e0       	ldi	r22, 0x03	; 3
     ea8:	40 e0       	ldi	r20, 0x00	; 0
     eaa:	0e 94 20 09 	call	0x1240	; 0x1240 <DIO_voidSetPinDirection>
		DIO_voidSetPinValue(EXTI1_PORT , EXTI1_PIN , HIGH);
     eae:	83 e0       	ldi	r24, 0x03	; 3
     eb0:	63 e0       	ldi	r22, 0x03	; 3
     eb2:	41 e0       	ldi	r20, 0x01	; 1
     eb4:	0e 94 12 0a 	call	0x1424	; 0x1424 <DIO_voidSetPinValue>
     eb8:	0a c0       	rjmp	.+20     	; 0xece <EXTI_voidInitPinConnection+0x74>
#endif
		break;

	case EXTI_INT2 :
#if INT2_PIN_CONNECTION == INTERNAL_PULLUP
		DIO_voidSetPinDirection(EXTI2_PORT , EXTI2_PIN , INPUT);
     eba:	81 e0       	ldi	r24, 0x01	; 1
     ebc:	62 e0       	ldi	r22, 0x02	; 2
     ebe:	40 e0       	ldi	r20, 0x00	; 0
     ec0:	0e 94 20 09 	call	0x1240	; 0x1240 <DIO_voidSetPinDirection>
		DIO_voidSetPinValue(EXTI2_PORT , EXTI2_PIN , HIGH);
     ec4:	81 e0       	ldi	r24, 0x01	; 1
     ec6:	62 e0       	ldi	r22, 0x02	; 2
     ec8:	41 e0       	ldi	r20, 0x01	; 1
     eca:	0e 94 12 0a 	call	0x1424	; 0x1424 <DIO_voidSetPinValue>
		DIO_voidSetPinDirection(EXTI2_PORT , EXTI2_PIN , INPUT);
#endif
		break;
	}

}
     ece:	0f 90       	pop	r0
     ed0:	0f 90       	pop	r0
     ed2:	0f 90       	pop	r0
     ed4:	cf 91       	pop	r28
     ed6:	df 91       	pop	r29
     ed8:	08 95       	ret

00000eda <EXTI_voidTriggerEdge>:

void EXTI_voidTriggerEdge(u8 Copy_u8InterruptNum,u8 Copy_u8Edge)
{
     eda:	df 93       	push	r29
     edc:	cf 93       	push	r28
     ede:	cd b7       	in	r28, 0x3d	; 61
     ee0:	de b7       	in	r29, 0x3e	; 62
     ee2:	2a 97       	sbiw	r28, 0x0a	; 10
     ee4:	0f b6       	in	r0, 0x3f	; 63
     ee6:	f8 94       	cli
     ee8:	de bf       	out	0x3e, r29	; 62
     eea:	0f be       	out	0x3f, r0	; 63
     eec:	cd bf       	out	0x3d, r28	; 61
     eee:	89 83       	std	Y+1, r24	; 0x01
     ef0:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_u8InterruptNum)
     ef2:	89 81       	ldd	r24, Y+1	; 0x01
     ef4:	28 2f       	mov	r18, r24
     ef6:	30 e0       	ldi	r19, 0x00	; 0
     ef8:	3a 87       	std	Y+10, r19	; 0x0a
     efa:	29 87       	std	Y+9, r18	; 0x09
     efc:	89 85       	ldd	r24, Y+9	; 0x09
     efe:	9a 85       	ldd	r25, Y+10	; 0x0a
     f00:	81 30       	cpi	r24, 0x01	; 1
     f02:	91 05       	cpc	r25, r1
     f04:	09 f4       	brne	.+2      	; 0xf08 <EXTI_voidTriggerEdge+0x2e>
     f06:	66 c0       	rjmp	.+204    	; 0xfd4 <EXTI_voidTriggerEdge+0xfa>
     f08:	29 85       	ldd	r18, Y+9	; 0x09
     f0a:	3a 85       	ldd	r19, Y+10	; 0x0a
     f0c:	22 30       	cpi	r18, 0x02	; 2
     f0e:	31 05       	cpc	r19, r1
     f10:	09 f4       	brne	.+2      	; 0xf14 <EXTI_voidTriggerEdge+0x3a>
     f12:	bb c0       	rjmp	.+374    	; 0x108a <EXTI_voidTriggerEdge+0x1b0>
     f14:	89 85       	ldd	r24, Y+9	; 0x09
     f16:	9a 85       	ldd	r25, Y+10	; 0x0a
     f18:	00 97       	sbiw	r24, 0x00	; 0
     f1a:	09 f0       	breq	.+2      	; 0xf1e <EXTI_voidTriggerEdge+0x44>
     f1c:	d5 c0       	rjmp	.+426    	; 0x10c8 <EXTI_voidTriggerEdge+0x1ee>
	{
	case EXTI_INT0 :
		switch(Copy_u8Edge)
     f1e:	8a 81       	ldd	r24, Y+2	; 0x02
     f20:	28 2f       	mov	r18, r24
     f22:	30 e0       	ldi	r19, 0x00	; 0
     f24:	38 87       	std	Y+8, r19	; 0x08
     f26:	2f 83       	std	Y+7, r18	; 0x07
     f28:	8f 81       	ldd	r24, Y+7	; 0x07
     f2a:	98 85       	ldd	r25, Y+8	; 0x08
     f2c:	81 30       	cpi	r24, 0x01	; 1
     f2e:	91 05       	cpc	r25, r1
     f30:	21 f1       	breq	.+72     	; 0xf7a <EXTI_voidTriggerEdge+0xa0>
     f32:	2f 81       	ldd	r18, Y+7	; 0x07
     f34:	38 85       	ldd	r19, Y+8	; 0x08
     f36:	22 30       	cpi	r18, 0x02	; 2
     f38:	31 05       	cpc	r19, r1
     f3a:	2c f4       	brge	.+10     	; 0xf46 <EXTI_voidTriggerEdge+0x6c>
     f3c:	8f 81       	ldd	r24, Y+7	; 0x07
     f3e:	98 85       	ldd	r25, Y+8	; 0x08
     f40:	00 97       	sbiw	r24, 0x00	; 0
     f42:	61 f0       	breq	.+24     	; 0xf5c <EXTI_voidTriggerEdge+0x82>
     f44:	c1 c0       	rjmp	.+386    	; 0x10c8 <EXTI_voidTriggerEdge+0x1ee>
     f46:	2f 81       	ldd	r18, Y+7	; 0x07
     f48:	38 85       	ldd	r19, Y+8	; 0x08
     f4a:	22 30       	cpi	r18, 0x02	; 2
     f4c:	31 05       	cpc	r19, r1
     f4e:	21 f1       	breq	.+72     	; 0xf98 <EXTI_voidTriggerEdge+0xbe>
     f50:	8f 81       	ldd	r24, Y+7	; 0x07
     f52:	98 85       	ldd	r25, Y+8	; 0x08
     f54:	83 30       	cpi	r24, 0x03	; 3
     f56:	91 05       	cpc	r25, r1
     f58:	71 f1       	breq	.+92     	; 0xfb6 <EXTI_voidTriggerEdge+0xdc>
     f5a:	b6 c0       	rjmp	.+364    	; 0x10c8 <EXTI_voidTriggerEdge+0x1ee>
		{
		case LOW_LEVEL:
			CLR_BIT(MCUCR,MCUCR_ISC00);
     f5c:	a5 e5       	ldi	r26, 0x55	; 85
     f5e:	b0 e0       	ldi	r27, 0x00	; 0
     f60:	e5 e5       	ldi	r30, 0x55	; 85
     f62:	f0 e0       	ldi	r31, 0x00	; 0
     f64:	80 81       	ld	r24, Z
     f66:	8e 7f       	andi	r24, 0xFE	; 254
     f68:	8c 93       	st	X, r24
			CLR_BIT(MCUCR,MCUCR_ISC01);
     f6a:	a5 e5       	ldi	r26, 0x55	; 85
     f6c:	b0 e0       	ldi	r27, 0x00	; 0
     f6e:	e5 e5       	ldi	r30, 0x55	; 85
     f70:	f0 e0       	ldi	r31, 0x00	; 0
     f72:	80 81       	ld	r24, Z
     f74:	8d 7f       	andi	r24, 0xFD	; 253
     f76:	8c 93       	st	X, r24
     f78:	a7 c0       	rjmp	.+334    	; 0x10c8 <EXTI_voidTriggerEdge+0x1ee>
			break;
		case ANY_LOGIC_CHANGE:
			SET_BIT(MCUCR,MCUCR_ISC00);
     f7a:	a5 e5       	ldi	r26, 0x55	; 85
     f7c:	b0 e0       	ldi	r27, 0x00	; 0
     f7e:	e5 e5       	ldi	r30, 0x55	; 85
     f80:	f0 e0       	ldi	r31, 0x00	; 0
     f82:	80 81       	ld	r24, Z
     f84:	81 60       	ori	r24, 0x01	; 1
     f86:	8c 93       	st	X, r24
			CLR_BIT(MCUCR,MCUCR_ISC01);
     f88:	a5 e5       	ldi	r26, 0x55	; 85
     f8a:	b0 e0       	ldi	r27, 0x00	; 0
     f8c:	e5 e5       	ldi	r30, 0x55	; 85
     f8e:	f0 e0       	ldi	r31, 0x00	; 0
     f90:	80 81       	ld	r24, Z
     f92:	8d 7f       	andi	r24, 0xFD	; 253
     f94:	8c 93       	st	X, r24
     f96:	98 c0       	rjmp	.+304    	; 0x10c8 <EXTI_voidTriggerEdge+0x1ee>
			break;
		case FALLING_EDGE:
			CLR_BIT(MCUCR,MCUCR_ISC00);
     f98:	a5 e5       	ldi	r26, 0x55	; 85
     f9a:	b0 e0       	ldi	r27, 0x00	; 0
     f9c:	e5 e5       	ldi	r30, 0x55	; 85
     f9e:	f0 e0       	ldi	r31, 0x00	; 0
     fa0:	80 81       	ld	r24, Z
     fa2:	8e 7f       	andi	r24, 0xFE	; 254
     fa4:	8c 93       	st	X, r24
			SET_BIT(MCUCR,MCUCR_ISC01);
     fa6:	a5 e5       	ldi	r26, 0x55	; 85
     fa8:	b0 e0       	ldi	r27, 0x00	; 0
     faa:	e5 e5       	ldi	r30, 0x55	; 85
     fac:	f0 e0       	ldi	r31, 0x00	; 0
     fae:	80 81       	ld	r24, Z
     fb0:	82 60       	ori	r24, 0x02	; 2
     fb2:	8c 93       	st	X, r24
     fb4:	89 c0       	rjmp	.+274    	; 0x10c8 <EXTI_voidTriggerEdge+0x1ee>
			break;
		case RISING_EDGE:
			SET_BIT(MCUCR,MCUCR_ISC00);
     fb6:	a5 e5       	ldi	r26, 0x55	; 85
     fb8:	b0 e0       	ldi	r27, 0x00	; 0
     fba:	e5 e5       	ldi	r30, 0x55	; 85
     fbc:	f0 e0       	ldi	r31, 0x00	; 0
     fbe:	80 81       	ld	r24, Z
     fc0:	81 60       	ori	r24, 0x01	; 1
     fc2:	8c 93       	st	X, r24
			SET_BIT(MCUCR,MCUCR_ISC01);
     fc4:	a5 e5       	ldi	r26, 0x55	; 85
     fc6:	b0 e0       	ldi	r27, 0x00	; 0
     fc8:	e5 e5       	ldi	r30, 0x55	; 85
     fca:	f0 e0       	ldi	r31, 0x00	; 0
     fcc:	80 81       	ld	r24, Z
     fce:	82 60       	ori	r24, 0x02	; 2
     fd0:	8c 93       	st	X, r24
     fd2:	7a c0       	rjmp	.+244    	; 0x10c8 <EXTI_voidTriggerEdge+0x1ee>
			break;
		}
		break;

		case EXTI_INT1:
			switch(Copy_u8Edge){
     fd4:	8a 81       	ldd	r24, Y+2	; 0x02
     fd6:	28 2f       	mov	r18, r24
     fd8:	30 e0       	ldi	r19, 0x00	; 0
     fda:	3e 83       	std	Y+6, r19	; 0x06
     fdc:	2d 83       	std	Y+5, r18	; 0x05
     fde:	8d 81       	ldd	r24, Y+5	; 0x05
     fe0:	9e 81       	ldd	r25, Y+6	; 0x06
     fe2:	81 30       	cpi	r24, 0x01	; 1
     fe4:	91 05       	cpc	r25, r1
     fe6:	21 f1       	breq	.+72     	; 0x1030 <EXTI_voidTriggerEdge+0x156>
     fe8:	2d 81       	ldd	r18, Y+5	; 0x05
     fea:	3e 81       	ldd	r19, Y+6	; 0x06
     fec:	22 30       	cpi	r18, 0x02	; 2
     fee:	31 05       	cpc	r19, r1
     ff0:	2c f4       	brge	.+10     	; 0xffc <EXTI_voidTriggerEdge+0x122>
     ff2:	8d 81       	ldd	r24, Y+5	; 0x05
     ff4:	9e 81       	ldd	r25, Y+6	; 0x06
     ff6:	00 97       	sbiw	r24, 0x00	; 0
     ff8:	61 f0       	breq	.+24     	; 0x1012 <EXTI_voidTriggerEdge+0x138>
     ffa:	66 c0       	rjmp	.+204    	; 0x10c8 <EXTI_voidTriggerEdge+0x1ee>
     ffc:	2d 81       	ldd	r18, Y+5	; 0x05
     ffe:	3e 81       	ldd	r19, Y+6	; 0x06
    1000:	22 30       	cpi	r18, 0x02	; 2
    1002:	31 05       	cpc	r19, r1
    1004:	21 f1       	breq	.+72     	; 0x104e <EXTI_voidTriggerEdge+0x174>
    1006:	8d 81       	ldd	r24, Y+5	; 0x05
    1008:	9e 81       	ldd	r25, Y+6	; 0x06
    100a:	83 30       	cpi	r24, 0x03	; 3
    100c:	91 05       	cpc	r25, r1
    100e:	71 f1       	breq	.+92     	; 0x106c <EXTI_voidTriggerEdge+0x192>
    1010:	5b c0       	rjmp	.+182    	; 0x10c8 <EXTI_voidTriggerEdge+0x1ee>
			case LOW_LEVEL:
				CLR_BIT(MCUCR,MCUCR_ISC10);
    1012:	a5 e5       	ldi	r26, 0x55	; 85
    1014:	b0 e0       	ldi	r27, 0x00	; 0
    1016:	e5 e5       	ldi	r30, 0x55	; 85
    1018:	f0 e0       	ldi	r31, 0x00	; 0
    101a:	80 81       	ld	r24, Z
    101c:	8b 7f       	andi	r24, 0xFB	; 251
    101e:	8c 93       	st	X, r24
				CLR_BIT(MCUCR,MCUCR_ISC11);
    1020:	a5 e5       	ldi	r26, 0x55	; 85
    1022:	b0 e0       	ldi	r27, 0x00	; 0
    1024:	e5 e5       	ldi	r30, 0x55	; 85
    1026:	f0 e0       	ldi	r31, 0x00	; 0
    1028:	80 81       	ld	r24, Z
    102a:	87 7f       	andi	r24, 0xF7	; 247
    102c:	8c 93       	st	X, r24
    102e:	4c c0       	rjmp	.+152    	; 0x10c8 <EXTI_voidTriggerEdge+0x1ee>
				break;
			case ANY_LOGIC_CHANGE:
				SET_BIT(MCUCR,MCUCR_ISC10);
    1030:	a5 e5       	ldi	r26, 0x55	; 85
    1032:	b0 e0       	ldi	r27, 0x00	; 0
    1034:	e5 e5       	ldi	r30, 0x55	; 85
    1036:	f0 e0       	ldi	r31, 0x00	; 0
    1038:	80 81       	ld	r24, Z
    103a:	84 60       	ori	r24, 0x04	; 4
    103c:	8c 93       	st	X, r24
				CLR_BIT(MCUCR,MCUCR_ISC11);
    103e:	a5 e5       	ldi	r26, 0x55	; 85
    1040:	b0 e0       	ldi	r27, 0x00	; 0
    1042:	e5 e5       	ldi	r30, 0x55	; 85
    1044:	f0 e0       	ldi	r31, 0x00	; 0
    1046:	80 81       	ld	r24, Z
    1048:	87 7f       	andi	r24, 0xF7	; 247
    104a:	8c 93       	st	X, r24
    104c:	3d c0       	rjmp	.+122    	; 0x10c8 <EXTI_voidTriggerEdge+0x1ee>
				break;
			case FALLING_EDGE:
				CLR_BIT(MCUCR,MCUCR_ISC10);
    104e:	a5 e5       	ldi	r26, 0x55	; 85
    1050:	b0 e0       	ldi	r27, 0x00	; 0
    1052:	e5 e5       	ldi	r30, 0x55	; 85
    1054:	f0 e0       	ldi	r31, 0x00	; 0
    1056:	80 81       	ld	r24, Z
    1058:	8b 7f       	andi	r24, 0xFB	; 251
    105a:	8c 93       	st	X, r24
				SET_BIT(MCUCR,MCUCR_ISC11);
    105c:	a5 e5       	ldi	r26, 0x55	; 85
    105e:	b0 e0       	ldi	r27, 0x00	; 0
    1060:	e5 e5       	ldi	r30, 0x55	; 85
    1062:	f0 e0       	ldi	r31, 0x00	; 0
    1064:	80 81       	ld	r24, Z
    1066:	88 60       	ori	r24, 0x08	; 8
    1068:	8c 93       	st	X, r24
    106a:	2e c0       	rjmp	.+92     	; 0x10c8 <EXTI_voidTriggerEdge+0x1ee>
				break;
			case RISING_EDGE:
				SET_BIT(MCUCR,MCUCR_ISC10);
    106c:	a5 e5       	ldi	r26, 0x55	; 85
    106e:	b0 e0       	ldi	r27, 0x00	; 0
    1070:	e5 e5       	ldi	r30, 0x55	; 85
    1072:	f0 e0       	ldi	r31, 0x00	; 0
    1074:	80 81       	ld	r24, Z
    1076:	84 60       	ori	r24, 0x04	; 4
    1078:	8c 93       	st	X, r24
				SET_BIT(MCUCR,MCUCR_ISC11);
    107a:	a5 e5       	ldi	r26, 0x55	; 85
    107c:	b0 e0       	ldi	r27, 0x00	; 0
    107e:	e5 e5       	ldi	r30, 0x55	; 85
    1080:	f0 e0       	ldi	r31, 0x00	; 0
    1082:	80 81       	ld	r24, Z
    1084:	88 60       	ori	r24, 0x08	; 8
    1086:	8c 93       	st	X, r24
    1088:	1f c0       	rjmp	.+62     	; 0x10c8 <EXTI_voidTriggerEdge+0x1ee>
				break;
			}
			break;

		case EXTI_INT2 :
			switch(Copy_u8Edge){
    108a:	8a 81       	ldd	r24, Y+2	; 0x02
    108c:	28 2f       	mov	r18, r24
    108e:	30 e0       	ldi	r19, 0x00	; 0
    1090:	3c 83       	std	Y+4, r19	; 0x04
    1092:	2b 83       	std	Y+3, r18	; 0x03
    1094:	8b 81       	ldd	r24, Y+3	; 0x03
    1096:	9c 81       	ldd	r25, Y+4	; 0x04
    1098:	82 30       	cpi	r24, 0x02	; 2
    109a:	91 05       	cpc	r25, r1
    109c:	31 f0       	breq	.+12     	; 0x10aa <EXTI_voidTriggerEdge+0x1d0>
    109e:	2b 81       	ldd	r18, Y+3	; 0x03
    10a0:	3c 81       	ldd	r19, Y+4	; 0x04
    10a2:	23 30       	cpi	r18, 0x03	; 3
    10a4:	31 05       	cpc	r19, r1
    10a6:	49 f0       	breq	.+18     	; 0x10ba <EXTI_voidTriggerEdge+0x1e0>
    10a8:	0f c0       	rjmp	.+30     	; 0x10c8 <EXTI_voidTriggerEdge+0x1ee>
			case FALLING_EDGE:
				CLR_BIT(MCUCSR,MCUCSR_ISC2);
    10aa:	a4 e5       	ldi	r26, 0x54	; 84
    10ac:	b0 e0       	ldi	r27, 0x00	; 0
    10ae:	e4 e5       	ldi	r30, 0x54	; 84
    10b0:	f0 e0       	ldi	r31, 0x00	; 0
    10b2:	80 81       	ld	r24, Z
    10b4:	8f 7b       	andi	r24, 0xBF	; 191
    10b6:	8c 93       	st	X, r24
    10b8:	07 c0       	rjmp	.+14     	; 0x10c8 <EXTI_voidTriggerEdge+0x1ee>
				break;
			case RISING_EDGE:
				SET_BIT(MCUCSR,MCUCSR_ISC2);
    10ba:	a4 e5       	ldi	r26, 0x54	; 84
    10bc:	b0 e0       	ldi	r27, 0x00	; 0
    10be:	e4 e5       	ldi	r30, 0x54	; 84
    10c0:	f0 e0       	ldi	r31, 0x00	; 0
    10c2:	80 81       	ld	r24, Z
    10c4:	80 64       	ori	r24, 0x40	; 64
    10c6:	8c 93       	st	X, r24
				break;
			}
			break;
	}
}
    10c8:	2a 96       	adiw	r28, 0x0a	; 10
    10ca:	0f b6       	in	r0, 0x3f	; 63
    10cc:	f8 94       	cli
    10ce:	de bf       	out	0x3e, r29	; 62
    10d0:	0f be       	out	0x3f, r0	; 63
    10d2:	cd bf       	out	0x3d, r28	; 61
    10d4:	cf 91       	pop	r28
    10d6:	df 91       	pop	r29
    10d8:	08 95       	ret

000010da <EXTI_voidEnable>:
/************************************Enable/Disable functions***********************************/
void EXTI_voidEnable(u8 Copy_u8InterruptNum)
{
    10da:	df 93       	push	r29
    10dc:	cf 93       	push	r28
    10de:	00 d0       	rcall	.+0      	; 0x10e0 <EXTI_voidEnable+0x6>
    10e0:	0f 92       	push	r0
    10e2:	cd b7       	in	r28, 0x3d	; 61
    10e4:	de b7       	in	r29, 0x3e	; 62
    10e6:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_u8InterruptNum)
    10e8:	89 81       	ldd	r24, Y+1	; 0x01
    10ea:	28 2f       	mov	r18, r24
    10ec:	30 e0       	ldi	r19, 0x00	; 0
    10ee:	3b 83       	std	Y+3, r19	; 0x03
    10f0:	2a 83       	std	Y+2, r18	; 0x02
    10f2:	8a 81       	ldd	r24, Y+2	; 0x02
    10f4:	9b 81       	ldd	r25, Y+3	; 0x03
    10f6:	81 30       	cpi	r24, 0x01	; 1
    10f8:	91 05       	cpc	r25, r1
    10fa:	89 f0       	breq	.+34     	; 0x111e <EXTI_voidEnable+0x44>
    10fc:	2a 81       	ldd	r18, Y+2	; 0x02
    10fe:	3b 81       	ldd	r19, Y+3	; 0x03
    1100:	22 30       	cpi	r18, 0x02	; 2
    1102:	31 05       	cpc	r19, r1
    1104:	a1 f0       	breq	.+40     	; 0x112e <EXTI_voidEnable+0x54>
    1106:	8a 81       	ldd	r24, Y+2	; 0x02
    1108:	9b 81       	ldd	r25, Y+3	; 0x03
    110a:	00 97       	sbiw	r24, 0x00	; 0
    110c:	b9 f4       	brne	.+46     	; 0x113c <EXTI_voidEnable+0x62>
	{
		case EXTI_INT0:
			SET_BIT(GICR,GICR_INT0);
    110e:	ab e5       	ldi	r26, 0x5B	; 91
    1110:	b0 e0       	ldi	r27, 0x00	; 0
    1112:	eb e5       	ldi	r30, 0x5B	; 91
    1114:	f0 e0       	ldi	r31, 0x00	; 0
    1116:	80 81       	ld	r24, Z
    1118:	80 64       	ori	r24, 0x40	; 64
    111a:	8c 93       	st	X, r24
    111c:	0f c0       	rjmp	.+30     	; 0x113c <EXTI_voidEnable+0x62>
			break;
		case EXTI_INT1:
		    SET_BIT(GICR,GICR_INT1);
    111e:	ab e5       	ldi	r26, 0x5B	; 91
    1120:	b0 e0       	ldi	r27, 0x00	; 0
    1122:	eb e5       	ldi	r30, 0x5B	; 91
    1124:	f0 e0       	ldi	r31, 0x00	; 0
    1126:	80 81       	ld	r24, Z
    1128:	80 68       	ori	r24, 0x80	; 128
    112a:	8c 93       	st	X, r24
    112c:	07 c0       	rjmp	.+14     	; 0x113c <EXTI_voidEnable+0x62>
			break;
		case EXTI_INT2:
			SET_BIT(GICR,GICR_INT2);
    112e:	ab e5       	ldi	r26, 0x5B	; 91
    1130:	b0 e0       	ldi	r27, 0x00	; 0
    1132:	eb e5       	ldi	r30, 0x5B	; 91
    1134:	f0 e0       	ldi	r31, 0x00	; 0
    1136:	80 81       	ld	r24, Z
    1138:	80 62       	ori	r24, 0x20	; 32
    113a:	8c 93       	st	X, r24
			break;
	}

}
    113c:	0f 90       	pop	r0
    113e:	0f 90       	pop	r0
    1140:	0f 90       	pop	r0
    1142:	cf 91       	pop	r28
    1144:	df 91       	pop	r29
    1146:	08 95       	ret

00001148 <EXTI_voidDisable>:

void EXTI_voidDisable(u8 Copy_u8InterruptNum)
{
    1148:	df 93       	push	r29
    114a:	cf 93       	push	r28
    114c:	00 d0       	rcall	.+0      	; 0x114e <EXTI_voidDisable+0x6>
    114e:	0f 92       	push	r0
    1150:	cd b7       	in	r28, 0x3d	; 61
    1152:	de b7       	in	r29, 0x3e	; 62
    1154:	89 83       	std	Y+1, r24	; 0x01
		switch(Copy_u8InterruptNum)
    1156:	89 81       	ldd	r24, Y+1	; 0x01
    1158:	28 2f       	mov	r18, r24
    115a:	30 e0       	ldi	r19, 0x00	; 0
    115c:	3b 83       	std	Y+3, r19	; 0x03
    115e:	2a 83       	std	Y+2, r18	; 0x02
    1160:	8a 81       	ldd	r24, Y+2	; 0x02
    1162:	9b 81       	ldd	r25, Y+3	; 0x03
    1164:	81 30       	cpi	r24, 0x01	; 1
    1166:	91 05       	cpc	r25, r1
    1168:	89 f0       	breq	.+34     	; 0x118c <EXTI_voidDisable+0x44>
    116a:	2a 81       	ldd	r18, Y+2	; 0x02
    116c:	3b 81       	ldd	r19, Y+3	; 0x03
    116e:	22 30       	cpi	r18, 0x02	; 2
    1170:	31 05       	cpc	r19, r1
    1172:	a1 f0       	breq	.+40     	; 0x119c <EXTI_voidDisable+0x54>
    1174:	8a 81       	ldd	r24, Y+2	; 0x02
    1176:	9b 81       	ldd	r25, Y+3	; 0x03
    1178:	00 97       	sbiw	r24, 0x00	; 0
    117a:	b9 f4       	brne	.+46     	; 0x11aa <EXTI_voidDisable+0x62>
		{
		case EXTI_INT0:
			CLR_BIT(GICR,GICR_INT0);
    117c:	ab e5       	ldi	r26, 0x5B	; 91
    117e:	b0 e0       	ldi	r27, 0x00	; 0
    1180:	eb e5       	ldi	r30, 0x5B	; 91
    1182:	f0 e0       	ldi	r31, 0x00	; 0
    1184:	80 81       	ld	r24, Z
    1186:	8f 7b       	andi	r24, 0xBF	; 191
    1188:	8c 93       	st	X, r24
    118a:	0f c0       	rjmp	.+30     	; 0x11aa <EXTI_voidDisable+0x62>
			break;
		case EXTI_INT1:
			CLR_BIT(GICR,GICR_INT1);
    118c:	ab e5       	ldi	r26, 0x5B	; 91
    118e:	b0 e0       	ldi	r27, 0x00	; 0
    1190:	eb e5       	ldi	r30, 0x5B	; 91
    1192:	f0 e0       	ldi	r31, 0x00	; 0
    1194:	80 81       	ld	r24, Z
    1196:	8f 77       	andi	r24, 0x7F	; 127
    1198:	8c 93       	st	X, r24
    119a:	07 c0       	rjmp	.+14     	; 0x11aa <EXTI_voidDisable+0x62>
			break;
		case EXTI_INT2:
			CLR_BIT(GICR,GICR_INT2);
    119c:	ab e5       	ldi	r26, 0x5B	; 91
    119e:	b0 e0       	ldi	r27, 0x00	; 0
    11a0:	eb e5       	ldi	r30, 0x5B	; 91
    11a2:	f0 e0       	ldi	r31, 0x00	; 0
    11a4:	80 81       	ld	r24, Z
    11a6:	8f 7d       	andi	r24, 0xDF	; 223
    11a8:	8c 93       	st	X, r24
			break;
		}
}
    11aa:	0f 90       	pop	r0
    11ac:	0f 90       	pop	r0
    11ae:	0f 90       	pop	r0
    11b0:	cf 91       	pop	r28
    11b2:	df 91       	pop	r29
    11b4:	08 95       	ret

000011b6 <EXTI_voidINT0SetCallback>:

void EXTI_voidINT0SetCallback(void (*NotificationFunction)(void))
{
    11b6:	df 93       	push	r29
    11b8:	cf 93       	push	r28
    11ba:	00 d0       	rcall	.+0      	; 0x11bc <EXTI_voidINT0SetCallback+0x6>
    11bc:	cd b7       	in	r28, 0x3d	; 61
    11be:	de b7       	in	r29, 0x3e	; 62
    11c0:	9a 83       	std	Y+2, r25	; 0x02
    11c2:	89 83       	std	Y+1, r24	; 0x01
	EXTI_pvoidINT0NotifiFunction = NotificationFunction;
    11c4:	89 81       	ldd	r24, Y+1	; 0x01
    11c6:	9a 81       	ldd	r25, Y+2	; 0x02
    11c8:	90 93 85 00 	sts	0x0085, r25
    11cc:	80 93 84 00 	sts	0x0084, r24
}
    11d0:	0f 90       	pop	r0
    11d2:	0f 90       	pop	r0
    11d4:	cf 91       	pop	r28
    11d6:	df 91       	pop	r29
    11d8:	08 95       	ret

000011da <__vector_1>:


/*ISR For INT0*/
void __vector_1 (void) __attribute__((signal));
void __vector_1 (void) 
{
    11da:	1f 92       	push	r1
    11dc:	0f 92       	push	r0
    11de:	0f b6       	in	r0, 0x3f	; 63
    11e0:	0f 92       	push	r0
    11e2:	11 24       	eor	r1, r1
    11e4:	2f 93       	push	r18
    11e6:	3f 93       	push	r19
    11e8:	4f 93       	push	r20
    11ea:	5f 93       	push	r21
    11ec:	6f 93       	push	r22
    11ee:	7f 93       	push	r23
    11f0:	8f 93       	push	r24
    11f2:	9f 93       	push	r25
    11f4:	af 93       	push	r26
    11f6:	bf 93       	push	r27
    11f8:	ef 93       	push	r30
    11fa:	ff 93       	push	r31
    11fc:	df 93       	push	r29
    11fe:	cf 93       	push	r28
    1200:	cd b7       	in	r28, 0x3d	; 61
    1202:	de b7       	in	r29, 0x3e	; 62
	if(EXTI_pvoidINT0NotifiFunction != NULL)
    1204:	80 91 84 00 	lds	r24, 0x0084
    1208:	90 91 85 00 	lds	r25, 0x0085
    120c:	00 97       	sbiw	r24, 0x00	; 0
    120e:	29 f0       	breq	.+10     	; 0x121a <__vector_1+0x40>
	{
		/*Invoke The Global Pointer To Function*/
		EXTI_pvoidINT0NotifiFunction();
    1210:	e0 91 84 00 	lds	r30, 0x0084
    1214:	f0 91 85 00 	lds	r31, 0x0085
    1218:	09 95       	icall
	}
	else
	{
		/*Do Nothing*/
	}
    121a:	cf 91       	pop	r28
    121c:	df 91       	pop	r29
    121e:	ff 91       	pop	r31
    1220:	ef 91       	pop	r30
    1222:	bf 91       	pop	r27
    1224:	af 91       	pop	r26
    1226:	9f 91       	pop	r25
    1228:	8f 91       	pop	r24
    122a:	7f 91       	pop	r23
    122c:	6f 91       	pop	r22
    122e:	5f 91       	pop	r21
    1230:	4f 91       	pop	r20
    1232:	3f 91       	pop	r19
    1234:	2f 91       	pop	r18
    1236:	0f 90       	pop	r0
    1238:	0f be       	out	0x3f, r0	; 63
    123a:	0f 90       	pop	r0
    123c:	1f 90       	pop	r1
    123e:	18 95       	reti

00001240 <DIO_voidSetPinDirection>:
#include "DIO_interface.h"
#include "DIO_private.h"
#include "DIO_config.h"

void DIO_voidSetPinDirection(u8 Copy_u8PortName, u8 Copy_u8PinNumber, u8 Copy_u8Direction)
{
    1240:	df 93       	push	r29
    1242:	cf 93       	push	r28
    1244:	00 d0       	rcall	.+0      	; 0x1246 <DIO_voidSetPinDirection+0x6>
    1246:	00 d0       	rcall	.+0      	; 0x1248 <DIO_voidSetPinDirection+0x8>
    1248:	0f 92       	push	r0
    124a:	cd b7       	in	r28, 0x3d	; 61
    124c:	de b7       	in	r29, 0x3e	; 62
    124e:	89 83       	std	Y+1, r24	; 0x01
    1250:	6a 83       	std	Y+2, r22	; 0x02
    1252:	4b 83       	std	Y+3, r20	; 0x03
	switch(Copy_u8PortName)
    1254:	89 81       	ldd	r24, Y+1	; 0x01
    1256:	28 2f       	mov	r18, r24
    1258:	30 e0       	ldi	r19, 0x00	; 0
    125a:	3d 83       	std	Y+5, r19	; 0x05
    125c:	2c 83       	std	Y+4, r18	; 0x04
    125e:	8c 81       	ldd	r24, Y+4	; 0x04
    1260:	9d 81       	ldd	r25, Y+5	; 0x05
    1262:	81 30       	cpi	r24, 0x01	; 1
    1264:	91 05       	cpc	r25, r1
    1266:	09 f4       	brne	.+2      	; 0x126a <DIO_voidSetPinDirection+0x2a>
    1268:	47 c0       	rjmp	.+142    	; 0x12f8 <DIO_voidSetPinDirection+0xb8>
    126a:	2c 81       	ldd	r18, Y+4	; 0x04
    126c:	3d 81       	ldd	r19, Y+5	; 0x05
    126e:	22 30       	cpi	r18, 0x02	; 2
    1270:	31 05       	cpc	r19, r1
    1272:	2c f4       	brge	.+10     	; 0x127e <DIO_voidSetPinDirection+0x3e>
    1274:	8c 81       	ldd	r24, Y+4	; 0x04
    1276:	9d 81       	ldd	r25, Y+5	; 0x05
    1278:	00 97       	sbiw	r24, 0x00	; 0
    127a:	71 f0       	breq	.+28     	; 0x1298 <DIO_voidSetPinDirection+0x58>
    127c:	cb c0       	rjmp	.+406    	; 0x1414 <DIO_voidSetPinDirection+0x1d4>
    127e:	2c 81       	ldd	r18, Y+4	; 0x04
    1280:	3d 81       	ldd	r19, Y+5	; 0x05
    1282:	22 30       	cpi	r18, 0x02	; 2
    1284:	31 05       	cpc	r19, r1
    1286:	09 f4       	brne	.+2      	; 0x128a <DIO_voidSetPinDirection+0x4a>
    1288:	67 c0       	rjmp	.+206    	; 0x1358 <DIO_voidSetPinDirection+0x118>
    128a:	8c 81       	ldd	r24, Y+4	; 0x04
    128c:	9d 81       	ldd	r25, Y+5	; 0x05
    128e:	83 30       	cpi	r24, 0x03	; 3
    1290:	91 05       	cpc	r25, r1
    1292:	09 f4       	brne	.+2      	; 0x1296 <DIO_voidSetPinDirection+0x56>
    1294:	91 c0       	rjmp	.+290    	; 0x13b8 <DIO_voidSetPinDirection+0x178>
    1296:	be c0       	rjmp	.+380    	; 0x1414 <DIO_voidSetPinDirection+0x1d4>
	{
		case DIO_PORTA:
			if(Copy_u8Direction == OUTPUT)
    1298:	8b 81       	ldd	r24, Y+3	; 0x03
    129a:	81 30       	cpi	r24, 0x01	; 1
    129c:	a1 f4       	brne	.+40     	; 0x12c6 <DIO_voidSetPinDirection+0x86>
			{
				SET_BIT(DDRA, Copy_u8PinNumber);
    129e:	aa e3       	ldi	r26, 0x3A	; 58
    12a0:	b0 e0       	ldi	r27, 0x00	; 0
    12a2:	ea e3       	ldi	r30, 0x3A	; 58
    12a4:	f0 e0       	ldi	r31, 0x00	; 0
    12a6:	80 81       	ld	r24, Z
    12a8:	48 2f       	mov	r20, r24
    12aa:	8a 81       	ldd	r24, Y+2	; 0x02
    12ac:	28 2f       	mov	r18, r24
    12ae:	30 e0       	ldi	r19, 0x00	; 0
    12b0:	81 e0       	ldi	r24, 0x01	; 1
    12b2:	90 e0       	ldi	r25, 0x00	; 0
    12b4:	02 2e       	mov	r0, r18
    12b6:	02 c0       	rjmp	.+4      	; 0x12bc <DIO_voidSetPinDirection+0x7c>
    12b8:	88 0f       	add	r24, r24
    12ba:	99 1f       	adc	r25, r25
    12bc:	0a 94       	dec	r0
    12be:	e2 f7       	brpl	.-8      	; 0x12b8 <DIO_voidSetPinDirection+0x78>
    12c0:	84 2b       	or	r24, r20
    12c2:	8c 93       	st	X, r24
    12c4:	a7 c0       	rjmp	.+334    	; 0x1414 <DIO_voidSetPinDirection+0x1d4>
			}
			else if (Copy_u8Direction == INPUT)
    12c6:	8b 81       	ldd	r24, Y+3	; 0x03
    12c8:	88 23       	and	r24, r24
    12ca:	09 f0       	breq	.+2      	; 0x12ce <DIO_voidSetPinDirection+0x8e>
    12cc:	a3 c0       	rjmp	.+326    	; 0x1414 <DIO_voidSetPinDirection+0x1d4>
			{
				CLR_BIT(DDRA, Copy_u8PinNumber);
    12ce:	aa e3       	ldi	r26, 0x3A	; 58
    12d0:	b0 e0       	ldi	r27, 0x00	; 0
    12d2:	ea e3       	ldi	r30, 0x3A	; 58
    12d4:	f0 e0       	ldi	r31, 0x00	; 0
    12d6:	80 81       	ld	r24, Z
    12d8:	48 2f       	mov	r20, r24
    12da:	8a 81       	ldd	r24, Y+2	; 0x02
    12dc:	28 2f       	mov	r18, r24
    12de:	30 e0       	ldi	r19, 0x00	; 0
    12e0:	81 e0       	ldi	r24, 0x01	; 1
    12e2:	90 e0       	ldi	r25, 0x00	; 0
    12e4:	02 2e       	mov	r0, r18
    12e6:	02 c0       	rjmp	.+4      	; 0x12ec <DIO_voidSetPinDirection+0xac>
    12e8:	88 0f       	add	r24, r24
    12ea:	99 1f       	adc	r25, r25
    12ec:	0a 94       	dec	r0
    12ee:	e2 f7       	brpl	.-8      	; 0x12e8 <DIO_voidSetPinDirection+0xa8>
    12f0:	80 95       	com	r24
    12f2:	84 23       	and	r24, r20
    12f4:	8c 93       	st	X, r24
    12f6:	8e c0       	rjmp	.+284    	; 0x1414 <DIO_voidSetPinDirection+0x1d4>
			{
				// Do Nothing
			}
		break;
		case DIO_PORTB:
			if(Copy_u8Direction == OUTPUT)
    12f8:	8b 81       	ldd	r24, Y+3	; 0x03
    12fa:	81 30       	cpi	r24, 0x01	; 1
    12fc:	a1 f4       	brne	.+40     	; 0x1326 <DIO_voidSetPinDirection+0xe6>
			{
				SET_BIT(DDRB, Copy_u8PinNumber);
    12fe:	a7 e3       	ldi	r26, 0x37	; 55
    1300:	b0 e0       	ldi	r27, 0x00	; 0
    1302:	e7 e3       	ldi	r30, 0x37	; 55
    1304:	f0 e0       	ldi	r31, 0x00	; 0
    1306:	80 81       	ld	r24, Z
    1308:	48 2f       	mov	r20, r24
    130a:	8a 81       	ldd	r24, Y+2	; 0x02
    130c:	28 2f       	mov	r18, r24
    130e:	30 e0       	ldi	r19, 0x00	; 0
    1310:	81 e0       	ldi	r24, 0x01	; 1
    1312:	90 e0       	ldi	r25, 0x00	; 0
    1314:	02 2e       	mov	r0, r18
    1316:	02 c0       	rjmp	.+4      	; 0x131c <DIO_voidSetPinDirection+0xdc>
    1318:	88 0f       	add	r24, r24
    131a:	99 1f       	adc	r25, r25
    131c:	0a 94       	dec	r0
    131e:	e2 f7       	brpl	.-8      	; 0x1318 <DIO_voidSetPinDirection+0xd8>
    1320:	84 2b       	or	r24, r20
    1322:	8c 93       	st	X, r24
    1324:	77 c0       	rjmp	.+238    	; 0x1414 <DIO_voidSetPinDirection+0x1d4>
			}
			else if (Copy_u8Direction == INPUT)
    1326:	8b 81       	ldd	r24, Y+3	; 0x03
    1328:	88 23       	and	r24, r24
    132a:	09 f0       	breq	.+2      	; 0x132e <DIO_voidSetPinDirection+0xee>
    132c:	73 c0       	rjmp	.+230    	; 0x1414 <DIO_voidSetPinDirection+0x1d4>
			{
				CLR_BIT(DDRB, Copy_u8PinNumber);
    132e:	a7 e3       	ldi	r26, 0x37	; 55
    1330:	b0 e0       	ldi	r27, 0x00	; 0
    1332:	e7 e3       	ldi	r30, 0x37	; 55
    1334:	f0 e0       	ldi	r31, 0x00	; 0
    1336:	80 81       	ld	r24, Z
    1338:	48 2f       	mov	r20, r24
    133a:	8a 81       	ldd	r24, Y+2	; 0x02
    133c:	28 2f       	mov	r18, r24
    133e:	30 e0       	ldi	r19, 0x00	; 0
    1340:	81 e0       	ldi	r24, 0x01	; 1
    1342:	90 e0       	ldi	r25, 0x00	; 0
    1344:	02 2e       	mov	r0, r18
    1346:	02 c0       	rjmp	.+4      	; 0x134c <DIO_voidSetPinDirection+0x10c>
    1348:	88 0f       	add	r24, r24
    134a:	99 1f       	adc	r25, r25
    134c:	0a 94       	dec	r0
    134e:	e2 f7       	brpl	.-8      	; 0x1348 <DIO_voidSetPinDirection+0x108>
    1350:	80 95       	com	r24
    1352:	84 23       	and	r24, r20
    1354:	8c 93       	st	X, r24
    1356:	5e c0       	rjmp	.+188    	; 0x1414 <DIO_voidSetPinDirection+0x1d4>
			{
				// Do Nothing
			}
		break;
		case DIO_PORTC:
			if(Copy_u8Direction == OUTPUT)
    1358:	8b 81       	ldd	r24, Y+3	; 0x03
    135a:	81 30       	cpi	r24, 0x01	; 1
    135c:	a1 f4       	brne	.+40     	; 0x1386 <DIO_voidSetPinDirection+0x146>
			{
				SET_BIT(DDRC, Copy_u8PinNumber);
    135e:	a4 e3       	ldi	r26, 0x34	; 52
    1360:	b0 e0       	ldi	r27, 0x00	; 0
    1362:	e4 e3       	ldi	r30, 0x34	; 52
    1364:	f0 e0       	ldi	r31, 0x00	; 0
    1366:	80 81       	ld	r24, Z
    1368:	48 2f       	mov	r20, r24
    136a:	8a 81       	ldd	r24, Y+2	; 0x02
    136c:	28 2f       	mov	r18, r24
    136e:	30 e0       	ldi	r19, 0x00	; 0
    1370:	81 e0       	ldi	r24, 0x01	; 1
    1372:	90 e0       	ldi	r25, 0x00	; 0
    1374:	02 2e       	mov	r0, r18
    1376:	02 c0       	rjmp	.+4      	; 0x137c <DIO_voidSetPinDirection+0x13c>
    1378:	88 0f       	add	r24, r24
    137a:	99 1f       	adc	r25, r25
    137c:	0a 94       	dec	r0
    137e:	e2 f7       	brpl	.-8      	; 0x1378 <DIO_voidSetPinDirection+0x138>
    1380:	84 2b       	or	r24, r20
    1382:	8c 93       	st	X, r24
    1384:	47 c0       	rjmp	.+142    	; 0x1414 <DIO_voidSetPinDirection+0x1d4>
			}
			else if (Copy_u8Direction == INPUT)
    1386:	8b 81       	ldd	r24, Y+3	; 0x03
    1388:	88 23       	and	r24, r24
    138a:	09 f0       	breq	.+2      	; 0x138e <DIO_voidSetPinDirection+0x14e>
    138c:	43 c0       	rjmp	.+134    	; 0x1414 <DIO_voidSetPinDirection+0x1d4>
			{
				CLR_BIT(DDRC, Copy_u8PinNumber);
    138e:	a4 e3       	ldi	r26, 0x34	; 52
    1390:	b0 e0       	ldi	r27, 0x00	; 0
    1392:	e4 e3       	ldi	r30, 0x34	; 52
    1394:	f0 e0       	ldi	r31, 0x00	; 0
    1396:	80 81       	ld	r24, Z
    1398:	48 2f       	mov	r20, r24
    139a:	8a 81       	ldd	r24, Y+2	; 0x02
    139c:	28 2f       	mov	r18, r24
    139e:	30 e0       	ldi	r19, 0x00	; 0
    13a0:	81 e0       	ldi	r24, 0x01	; 1
    13a2:	90 e0       	ldi	r25, 0x00	; 0
    13a4:	02 2e       	mov	r0, r18
    13a6:	02 c0       	rjmp	.+4      	; 0x13ac <DIO_voidSetPinDirection+0x16c>
    13a8:	88 0f       	add	r24, r24
    13aa:	99 1f       	adc	r25, r25
    13ac:	0a 94       	dec	r0
    13ae:	e2 f7       	brpl	.-8      	; 0x13a8 <DIO_voidSetPinDirection+0x168>
    13b0:	80 95       	com	r24
    13b2:	84 23       	and	r24, r20
    13b4:	8c 93       	st	X, r24
    13b6:	2e c0       	rjmp	.+92     	; 0x1414 <DIO_voidSetPinDirection+0x1d4>
			{
				// Do Nothing
			}
		break;
		case DIO_PORTD:
			if(Copy_u8Direction == OUTPUT)
    13b8:	8b 81       	ldd	r24, Y+3	; 0x03
    13ba:	81 30       	cpi	r24, 0x01	; 1
    13bc:	a1 f4       	brne	.+40     	; 0x13e6 <DIO_voidSetPinDirection+0x1a6>
			{
				SET_BIT(DDRD, Copy_u8PinNumber);
    13be:	a1 e3       	ldi	r26, 0x31	; 49
    13c0:	b0 e0       	ldi	r27, 0x00	; 0
    13c2:	e1 e3       	ldi	r30, 0x31	; 49
    13c4:	f0 e0       	ldi	r31, 0x00	; 0
    13c6:	80 81       	ld	r24, Z
    13c8:	48 2f       	mov	r20, r24
    13ca:	8a 81       	ldd	r24, Y+2	; 0x02
    13cc:	28 2f       	mov	r18, r24
    13ce:	30 e0       	ldi	r19, 0x00	; 0
    13d0:	81 e0       	ldi	r24, 0x01	; 1
    13d2:	90 e0       	ldi	r25, 0x00	; 0
    13d4:	02 2e       	mov	r0, r18
    13d6:	02 c0       	rjmp	.+4      	; 0x13dc <DIO_voidSetPinDirection+0x19c>
    13d8:	88 0f       	add	r24, r24
    13da:	99 1f       	adc	r25, r25
    13dc:	0a 94       	dec	r0
    13de:	e2 f7       	brpl	.-8      	; 0x13d8 <DIO_voidSetPinDirection+0x198>
    13e0:	84 2b       	or	r24, r20
    13e2:	8c 93       	st	X, r24
    13e4:	17 c0       	rjmp	.+46     	; 0x1414 <DIO_voidSetPinDirection+0x1d4>
			}
			else if (Copy_u8Direction == INPUT)
    13e6:	8b 81       	ldd	r24, Y+3	; 0x03
    13e8:	88 23       	and	r24, r24
    13ea:	a1 f4       	brne	.+40     	; 0x1414 <DIO_voidSetPinDirection+0x1d4>
			{
				CLR_BIT(DDRD, Copy_u8PinNumber);
    13ec:	a1 e3       	ldi	r26, 0x31	; 49
    13ee:	b0 e0       	ldi	r27, 0x00	; 0
    13f0:	e1 e3       	ldi	r30, 0x31	; 49
    13f2:	f0 e0       	ldi	r31, 0x00	; 0
    13f4:	80 81       	ld	r24, Z
    13f6:	48 2f       	mov	r20, r24
    13f8:	8a 81       	ldd	r24, Y+2	; 0x02
    13fa:	28 2f       	mov	r18, r24
    13fc:	30 e0       	ldi	r19, 0x00	; 0
    13fe:	81 e0       	ldi	r24, 0x01	; 1
    1400:	90 e0       	ldi	r25, 0x00	; 0
    1402:	02 2e       	mov	r0, r18
    1404:	02 c0       	rjmp	.+4      	; 0x140a <DIO_voidSetPinDirection+0x1ca>
    1406:	88 0f       	add	r24, r24
    1408:	99 1f       	adc	r25, r25
    140a:	0a 94       	dec	r0
    140c:	e2 f7       	brpl	.-8      	; 0x1406 <DIO_voidSetPinDirection+0x1c6>
    140e:	80 95       	com	r24
    1410:	84 23       	and	r24, r20
    1412:	8c 93       	st	X, r24
		break;
		default:
			// Do Nothing
		break;
	}
}
    1414:	0f 90       	pop	r0
    1416:	0f 90       	pop	r0
    1418:	0f 90       	pop	r0
    141a:	0f 90       	pop	r0
    141c:	0f 90       	pop	r0
    141e:	cf 91       	pop	r28
    1420:	df 91       	pop	r29
    1422:	08 95       	ret

00001424 <DIO_voidSetPinValue>:


void DIO_voidSetPinValue(u8 Copy_u8PortName, u8 Copy_u8PinNumber, u8 Copy_u8PinState)
{
    1424:	df 93       	push	r29
    1426:	cf 93       	push	r28
    1428:	cd b7       	in	r28, 0x3d	; 61
    142a:	de b7       	in	r29, 0x3e	; 62
    142c:	2d 97       	sbiw	r28, 0x0d	; 13
    142e:	0f b6       	in	r0, 0x3f	; 63
    1430:	f8 94       	cli
    1432:	de bf       	out	0x3e, r29	; 62
    1434:	0f be       	out	0x3f, r0	; 63
    1436:	cd bf       	out	0x3d, r28	; 61
    1438:	89 83       	std	Y+1, r24	; 0x01
    143a:	6a 83       	std	Y+2, r22	; 0x02
    143c:	4b 83       	std	Y+3, r20	; 0x03
	switch(Copy_u8PortName)
    143e:	89 81       	ldd	r24, Y+1	; 0x01
    1440:	28 2f       	mov	r18, r24
    1442:	30 e0       	ldi	r19, 0x00	; 0
    1444:	3d 87       	std	Y+13, r19	; 0x0d
    1446:	2c 87       	std	Y+12, r18	; 0x0c
    1448:	8c 85       	ldd	r24, Y+12	; 0x0c
    144a:	9d 85       	ldd	r25, Y+13	; 0x0d
    144c:	81 30       	cpi	r24, 0x01	; 1
    144e:	91 05       	cpc	r25, r1
    1450:	09 f4       	brne	.+2      	; 0x1454 <DIO_voidSetPinValue+0x30>
    1452:	4f c0       	rjmp	.+158    	; 0x14f2 <DIO_voidSetPinValue+0xce>
    1454:	2c 85       	ldd	r18, Y+12	; 0x0c
    1456:	3d 85       	ldd	r19, Y+13	; 0x0d
    1458:	22 30       	cpi	r18, 0x02	; 2
    145a:	31 05       	cpc	r19, r1
    145c:	2c f4       	brge	.+10     	; 0x1468 <DIO_voidSetPinValue+0x44>
    145e:	8c 85       	ldd	r24, Y+12	; 0x0c
    1460:	9d 85       	ldd	r25, Y+13	; 0x0d
    1462:	00 97       	sbiw	r24, 0x00	; 0
    1464:	71 f0       	breq	.+28     	; 0x1482 <DIO_voidSetPinValue+0x5e>
    1466:	ec c0       	rjmp	.+472    	; 0x1640 <DIO_voidSetPinValue+0x21c>
    1468:	2c 85       	ldd	r18, Y+12	; 0x0c
    146a:	3d 85       	ldd	r19, Y+13	; 0x0d
    146c:	22 30       	cpi	r18, 0x02	; 2
    146e:	31 05       	cpc	r19, r1
    1470:	09 f4       	brne	.+2      	; 0x1474 <DIO_voidSetPinValue+0x50>
    1472:	77 c0       	rjmp	.+238    	; 0x1562 <DIO_voidSetPinValue+0x13e>
    1474:	8c 85       	ldd	r24, Y+12	; 0x0c
    1476:	9d 85       	ldd	r25, Y+13	; 0x0d
    1478:	83 30       	cpi	r24, 0x03	; 3
    147a:	91 05       	cpc	r25, r1
    147c:	09 f4       	brne	.+2      	; 0x1480 <DIO_voidSetPinValue+0x5c>
    147e:	a9 c0       	rjmp	.+338    	; 0x15d2 <DIO_voidSetPinValue+0x1ae>
    1480:	df c0       	rjmp	.+446    	; 0x1640 <DIO_voidSetPinValue+0x21c>
	{
		case DIO_PORTA:
			switch(Copy_u8PinState)
    1482:	8b 81       	ldd	r24, Y+3	; 0x03
    1484:	28 2f       	mov	r18, r24
    1486:	30 e0       	ldi	r19, 0x00	; 0
    1488:	3b 87       	std	Y+11, r19	; 0x0b
    148a:	2a 87       	std	Y+10, r18	; 0x0a
    148c:	8a 85       	ldd	r24, Y+10	; 0x0a
    148e:	9b 85       	ldd	r25, Y+11	; 0x0b
    1490:	00 97       	sbiw	r24, 0x00	; 0
    1492:	31 f0       	breq	.+12     	; 0x14a0 <DIO_voidSetPinValue+0x7c>
    1494:	2a 85       	ldd	r18, Y+10	; 0x0a
    1496:	3b 85       	ldd	r19, Y+11	; 0x0b
    1498:	21 30       	cpi	r18, 0x01	; 1
    149a:	31 05       	cpc	r19, r1
    149c:	b1 f0       	breq	.+44     	; 0x14ca <DIO_voidSetPinValue+0xa6>
    149e:	d0 c0       	rjmp	.+416    	; 0x1640 <DIO_voidSetPinValue+0x21c>
			{
				case LOW:
					CLR_BIT(PORTA, Copy_u8PinNumber);
    14a0:	ab e3       	ldi	r26, 0x3B	; 59
    14a2:	b0 e0       	ldi	r27, 0x00	; 0
    14a4:	eb e3       	ldi	r30, 0x3B	; 59
    14a6:	f0 e0       	ldi	r31, 0x00	; 0
    14a8:	80 81       	ld	r24, Z
    14aa:	48 2f       	mov	r20, r24
    14ac:	8a 81       	ldd	r24, Y+2	; 0x02
    14ae:	28 2f       	mov	r18, r24
    14b0:	30 e0       	ldi	r19, 0x00	; 0
    14b2:	81 e0       	ldi	r24, 0x01	; 1
    14b4:	90 e0       	ldi	r25, 0x00	; 0
    14b6:	02 2e       	mov	r0, r18
    14b8:	02 c0       	rjmp	.+4      	; 0x14be <DIO_voidSetPinValue+0x9a>
    14ba:	88 0f       	add	r24, r24
    14bc:	99 1f       	adc	r25, r25
    14be:	0a 94       	dec	r0
    14c0:	e2 f7       	brpl	.-8      	; 0x14ba <DIO_voidSetPinValue+0x96>
    14c2:	80 95       	com	r24
    14c4:	84 23       	and	r24, r20
    14c6:	8c 93       	st	X, r24
    14c8:	bb c0       	rjmp	.+374    	; 0x1640 <DIO_voidSetPinValue+0x21c>
				break;

				case HIGH:
					SET_BIT(PORTA, Copy_u8PinNumber);
    14ca:	ab e3       	ldi	r26, 0x3B	; 59
    14cc:	b0 e0       	ldi	r27, 0x00	; 0
    14ce:	eb e3       	ldi	r30, 0x3B	; 59
    14d0:	f0 e0       	ldi	r31, 0x00	; 0
    14d2:	80 81       	ld	r24, Z
    14d4:	48 2f       	mov	r20, r24
    14d6:	8a 81       	ldd	r24, Y+2	; 0x02
    14d8:	28 2f       	mov	r18, r24
    14da:	30 e0       	ldi	r19, 0x00	; 0
    14dc:	81 e0       	ldi	r24, 0x01	; 1
    14de:	90 e0       	ldi	r25, 0x00	; 0
    14e0:	02 2e       	mov	r0, r18
    14e2:	02 c0       	rjmp	.+4      	; 0x14e8 <DIO_voidSetPinValue+0xc4>
    14e4:	88 0f       	add	r24, r24
    14e6:	99 1f       	adc	r25, r25
    14e8:	0a 94       	dec	r0
    14ea:	e2 f7       	brpl	.-8      	; 0x14e4 <DIO_voidSetPinValue+0xc0>
    14ec:	84 2b       	or	r24, r20
    14ee:	8c 93       	st	X, r24
    14f0:	a7 c0       	rjmp	.+334    	; 0x1640 <DIO_voidSetPinValue+0x21c>
				break;
			}
		break;
		
		case DIO_PORTB:
			switch(Copy_u8PinState)
    14f2:	8b 81       	ldd	r24, Y+3	; 0x03
    14f4:	28 2f       	mov	r18, r24
    14f6:	30 e0       	ldi	r19, 0x00	; 0
    14f8:	39 87       	std	Y+9, r19	; 0x09
    14fa:	28 87       	std	Y+8, r18	; 0x08
    14fc:	88 85       	ldd	r24, Y+8	; 0x08
    14fe:	99 85       	ldd	r25, Y+9	; 0x09
    1500:	00 97       	sbiw	r24, 0x00	; 0
    1502:	31 f0       	breq	.+12     	; 0x1510 <DIO_voidSetPinValue+0xec>
    1504:	28 85       	ldd	r18, Y+8	; 0x08
    1506:	39 85       	ldd	r19, Y+9	; 0x09
    1508:	21 30       	cpi	r18, 0x01	; 1
    150a:	31 05       	cpc	r19, r1
    150c:	b1 f0       	breq	.+44     	; 0x153a <DIO_voidSetPinValue+0x116>
    150e:	98 c0       	rjmp	.+304    	; 0x1640 <DIO_voidSetPinValue+0x21c>
			{
				case LOW:
					CLR_BIT(PORTB, Copy_u8PinNumber);
    1510:	a8 e3       	ldi	r26, 0x38	; 56
    1512:	b0 e0       	ldi	r27, 0x00	; 0
    1514:	e8 e3       	ldi	r30, 0x38	; 56
    1516:	f0 e0       	ldi	r31, 0x00	; 0
    1518:	80 81       	ld	r24, Z
    151a:	48 2f       	mov	r20, r24
    151c:	8a 81       	ldd	r24, Y+2	; 0x02
    151e:	28 2f       	mov	r18, r24
    1520:	30 e0       	ldi	r19, 0x00	; 0
    1522:	81 e0       	ldi	r24, 0x01	; 1
    1524:	90 e0       	ldi	r25, 0x00	; 0
    1526:	02 2e       	mov	r0, r18
    1528:	02 c0       	rjmp	.+4      	; 0x152e <DIO_voidSetPinValue+0x10a>
    152a:	88 0f       	add	r24, r24
    152c:	99 1f       	adc	r25, r25
    152e:	0a 94       	dec	r0
    1530:	e2 f7       	brpl	.-8      	; 0x152a <DIO_voidSetPinValue+0x106>
    1532:	80 95       	com	r24
    1534:	84 23       	and	r24, r20
    1536:	8c 93       	st	X, r24
    1538:	83 c0       	rjmp	.+262    	; 0x1640 <DIO_voidSetPinValue+0x21c>
				break;

				case HIGH:
					SET_BIT(PORTB, Copy_u8PinNumber);
    153a:	a8 e3       	ldi	r26, 0x38	; 56
    153c:	b0 e0       	ldi	r27, 0x00	; 0
    153e:	e8 e3       	ldi	r30, 0x38	; 56
    1540:	f0 e0       	ldi	r31, 0x00	; 0
    1542:	80 81       	ld	r24, Z
    1544:	48 2f       	mov	r20, r24
    1546:	8a 81       	ldd	r24, Y+2	; 0x02
    1548:	28 2f       	mov	r18, r24
    154a:	30 e0       	ldi	r19, 0x00	; 0
    154c:	81 e0       	ldi	r24, 0x01	; 1
    154e:	90 e0       	ldi	r25, 0x00	; 0
    1550:	02 2e       	mov	r0, r18
    1552:	02 c0       	rjmp	.+4      	; 0x1558 <DIO_voidSetPinValue+0x134>
    1554:	88 0f       	add	r24, r24
    1556:	99 1f       	adc	r25, r25
    1558:	0a 94       	dec	r0
    155a:	e2 f7       	brpl	.-8      	; 0x1554 <DIO_voidSetPinValue+0x130>
    155c:	84 2b       	or	r24, r20
    155e:	8c 93       	st	X, r24
    1560:	6f c0       	rjmp	.+222    	; 0x1640 <DIO_voidSetPinValue+0x21c>
				break;
			}
		break;

		case DIO_PORTC:
			switch(Copy_u8PinState)
    1562:	8b 81       	ldd	r24, Y+3	; 0x03
    1564:	28 2f       	mov	r18, r24
    1566:	30 e0       	ldi	r19, 0x00	; 0
    1568:	3f 83       	std	Y+7, r19	; 0x07
    156a:	2e 83       	std	Y+6, r18	; 0x06
    156c:	8e 81       	ldd	r24, Y+6	; 0x06
    156e:	9f 81       	ldd	r25, Y+7	; 0x07
    1570:	00 97       	sbiw	r24, 0x00	; 0
    1572:	31 f0       	breq	.+12     	; 0x1580 <DIO_voidSetPinValue+0x15c>
    1574:	2e 81       	ldd	r18, Y+6	; 0x06
    1576:	3f 81       	ldd	r19, Y+7	; 0x07
    1578:	21 30       	cpi	r18, 0x01	; 1
    157a:	31 05       	cpc	r19, r1
    157c:	b1 f0       	breq	.+44     	; 0x15aa <DIO_voidSetPinValue+0x186>
    157e:	60 c0       	rjmp	.+192    	; 0x1640 <DIO_voidSetPinValue+0x21c>
			{
				case LOW:
					CLR_BIT(PORTC, Copy_u8PinNumber);
    1580:	a5 e3       	ldi	r26, 0x35	; 53
    1582:	b0 e0       	ldi	r27, 0x00	; 0
    1584:	e5 e3       	ldi	r30, 0x35	; 53
    1586:	f0 e0       	ldi	r31, 0x00	; 0
    1588:	80 81       	ld	r24, Z
    158a:	48 2f       	mov	r20, r24
    158c:	8a 81       	ldd	r24, Y+2	; 0x02
    158e:	28 2f       	mov	r18, r24
    1590:	30 e0       	ldi	r19, 0x00	; 0
    1592:	81 e0       	ldi	r24, 0x01	; 1
    1594:	90 e0       	ldi	r25, 0x00	; 0
    1596:	02 2e       	mov	r0, r18
    1598:	02 c0       	rjmp	.+4      	; 0x159e <DIO_voidSetPinValue+0x17a>
    159a:	88 0f       	add	r24, r24
    159c:	99 1f       	adc	r25, r25
    159e:	0a 94       	dec	r0
    15a0:	e2 f7       	brpl	.-8      	; 0x159a <DIO_voidSetPinValue+0x176>
    15a2:	80 95       	com	r24
    15a4:	84 23       	and	r24, r20
    15a6:	8c 93       	st	X, r24
    15a8:	4b c0       	rjmp	.+150    	; 0x1640 <DIO_voidSetPinValue+0x21c>
				break;

				case HIGH:
					SET_BIT(PORTC, Copy_u8PinNumber);
    15aa:	a5 e3       	ldi	r26, 0x35	; 53
    15ac:	b0 e0       	ldi	r27, 0x00	; 0
    15ae:	e5 e3       	ldi	r30, 0x35	; 53
    15b0:	f0 e0       	ldi	r31, 0x00	; 0
    15b2:	80 81       	ld	r24, Z
    15b4:	48 2f       	mov	r20, r24
    15b6:	8a 81       	ldd	r24, Y+2	; 0x02
    15b8:	28 2f       	mov	r18, r24
    15ba:	30 e0       	ldi	r19, 0x00	; 0
    15bc:	81 e0       	ldi	r24, 0x01	; 1
    15be:	90 e0       	ldi	r25, 0x00	; 0
    15c0:	02 2e       	mov	r0, r18
    15c2:	02 c0       	rjmp	.+4      	; 0x15c8 <DIO_voidSetPinValue+0x1a4>
    15c4:	88 0f       	add	r24, r24
    15c6:	99 1f       	adc	r25, r25
    15c8:	0a 94       	dec	r0
    15ca:	e2 f7       	brpl	.-8      	; 0x15c4 <DIO_voidSetPinValue+0x1a0>
    15cc:	84 2b       	or	r24, r20
    15ce:	8c 93       	st	X, r24
    15d0:	37 c0       	rjmp	.+110    	; 0x1640 <DIO_voidSetPinValue+0x21c>
				break;
			}
		break;

		case DIO_PORTD:
			switch(Copy_u8PinState)
    15d2:	8b 81       	ldd	r24, Y+3	; 0x03
    15d4:	28 2f       	mov	r18, r24
    15d6:	30 e0       	ldi	r19, 0x00	; 0
    15d8:	3d 83       	std	Y+5, r19	; 0x05
    15da:	2c 83       	std	Y+4, r18	; 0x04
    15dc:	8c 81       	ldd	r24, Y+4	; 0x04
    15de:	9d 81       	ldd	r25, Y+5	; 0x05
    15e0:	00 97       	sbiw	r24, 0x00	; 0
    15e2:	31 f0       	breq	.+12     	; 0x15f0 <DIO_voidSetPinValue+0x1cc>
    15e4:	2c 81       	ldd	r18, Y+4	; 0x04
    15e6:	3d 81       	ldd	r19, Y+5	; 0x05
    15e8:	21 30       	cpi	r18, 0x01	; 1
    15ea:	31 05       	cpc	r19, r1
    15ec:	b1 f0       	breq	.+44     	; 0x161a <DIO_voidSetPinValue+0x1f6>
    15ee:	28 c0       	rjmp	.+80     	; 0x1640 <DIO_voidSetPinValue+0x21c>
			{
				case LOW:
					CLR_BIT(PORTD, Copy_u8PinNumber);
    15f0:	a2 e3       	ldi	r26, 0x32	; 50
    15f2:	b0 e0       	ldi	r27, 0x00	; 0
    15f4:	e2 e3       	ldi	r30, 0x32	; 50
    15f6:	f0 e0       	ldi	r31, 0x00	; 0
    15f8:	80 81       	ld	r24, Z
    15fa:	48 2f       	mov	r20, r24
    15fc:	8a 81       	ldd	r24, Y+2	; 0x02
    15fe:	28 2f       	mov	r18, r24
    1600:	30 e0       	ldi	r19, 0x00	; 0
    1602:	81 e0       	ldi	r24, 0x01	; 1
    1604:	90 e0       	ldi	r25, 0x00	; 0
    1606:	02 2e       	mov	r0, r18
    1608:	02 c0       	rjmp	.+4      	; 0x160e <DIO_voidSetPinValue+0x1ea>
    160a:	88 0f       	add	r24, r24
    160c:	99 1f       	adc	r25, r25
    160e:	0a 94       	dec	r0
    1610:	e2 f7       	brpl	.-8      	; 0x160a <DIO_voidSetPinValue+0x1e6>
    1612:	80 95       	com	r24
    1614:	84 23       	and	r24, r20
    1616:	8c 93       	st	X, r24
    1618:	13 c0       	rjmp	.+38     	; 0x1640 <DIO_voidSetPinValue+0x21c>
				break;

				case HIGH:
					SET_BIT(PORTD, Copy_u8PinNumber);
    161a:	a2 e3       	ldi	r26, 0x32	; 50
    161c:	b0 e0       	ldi	r27, 0x00	; 0
    161e:	e2 e3       	ldi	r30, 0x32	; 50
    1620:	f0 e0       	ldi	r31, 0x00	; 0
    1622:	80 81       	ld	r24, Z
    1624:	48 2f       	mov	r20, r24
    1626:	8a 81       	ldd	r24, Y+2	; 0x02
    1628:	28 2f       	mov	r18, r24
    162a:	30 e0       	ldi	r19, 0x00	; 0
    162c:	81 e0       	ldi	r24, 0x01	; 1
    162e:	90 e0       	ldi	r25, 0x00	; 0
    1630:	02 2e       	mov	r0, r18
    1632:	02 c0       	rjmp	.+4      	; 0x1638 <DIO_voidSetPinValue+0x214>
    1634:	88 0f       	add	r24, r24
    1636:	99 1f       	adc	r25, r25
    1638:	0a 94       	dec	r0
    163a:	e2 f7       	brpl	.-8      	; 0x1634 <DIO_voidSetPinValue+0x210>
    163c:	84 2b       	or	r24, r20
    163e:	8c 93       	st	X, r24
		break;
		default:
			// Do Nothing
		break;
	}
}
    1640:	2d 96       	adiw	r28, 0x0d	; 13
    1642:	0f b6       	in	r0, 0x3f	; 63
    1644:	f8 94       	cli
    1646:	de bf       	out	0x3e, r29	; 62
    1648:	0f be       	out	0x3f, r0	; 63
    164a:	cd bf       	out	0x3d, r28	; 61
    164c:	cf 91       	pop	r28
    164e:	df 91       	pop	r29
    1650:	08 95       	ret

00001652 <DIO_u8GetPinValue>:

u8 DIO_u8GetPinValue(u8 Copy_u8PortName, u8 Copy_u8PinNumber)
{
    1652:	df 93       	push	r29
    1654:	cf 93       	push	r28
    1656:	00 d0       	rcall	.+0      	; 0x1658 <DIO_u8GetPinValue+0x6>
    1658:	00 d0       	rcall	.+0      	; 0x165a <DIO_u8GetPinValue+0x8>
    165a:	0f 92       	push	r0
    165c:	cd b7       	in	r28, 0x3d	; 61
    165e:	de b7       	in	r29, 0x3e	; 62
    1660:	8a 83       	std	Y+2, r24	; 0x02
    1662:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8PinValue = 0;
    1664:	19 82       	std	Y+1, r1	; 0x01
	switch(Copy_u8PortName)
    1666:	8a 81       	ldd	r24, Y+2	; 0x02
    1668:	28 2f       	mov	r18, r24
    166a:	30 e0       	ldi	r19, 0x00	; 0
    166c:	3d 83       	std	Y+5, r19	; 0x05
    166e:	2c 83       	std	Y+4, r18	; 0x04
    1670:	4c 81       	ldd	r20, Y+4	; 0x04
    1672:	5d 81       	ldd	r21, Y+5	; 0x05
    1674:	41 30       	cpi	r20, 0x01	; 1
    1676:	51 05       	cpc	r21, r1
    1678:	41 f1       	breq	.+80     	; 0x16ca <DIO_u8GetPinValue+0x78>
    167a:	8c 81       	ldd	r24, Y+4	; 0x04
    167c:	9d 81       	ldd	r25, Y+5	; 0x05
    167e:	82 30       	cpi	r24, 0x02	; 2
    1680:	91 05       	cpc	r25, r1
    1682:	34 f4       	brge	.+12     	; 0x1690 <DIO_u8GetPinValue+0x3e>
    1684:	2c 81       	ldd	r18, Y+4	; 0x04
    1686:	3d 81       	ldd	r19, Y+5	; 0x05
    1688:	21 15       	cp	r18, r1
    168a:	31 05       	cpc	r19, r1
    168c:	61 f0       	breq	.+24     	; 0x16a6 <DIO_u8GetPinValue+0x54>
    168e:	52 c0       	rjmp	.+164    	; 0x1734 <DIO_u8GetPinValue+0xe2>
    1690:	4c 81       	ldd	r20, Y+4	; 0x04
    1692:	5d 81       	ldd	r21, Y+5	; 0x05
    1694:	42 30       	cpi	r20, 0x02	; 2
    1696:	51 05       	cpc	r21, r1
    1698:	51 f1       	breq	.+84     	; 0x16ee <DIO_u8GetPinValue+0x9c>
    169a:	8c 81       	ldd	r24, Y+4	; 0x04
    169c:	9d 81       	ldd	r25, Y+5	; 0x05
    169e:	83 30       	cpi	r24, 0x03	; 3
    16a0:	91 05       	cpc	r25, r1
    16a2:	b9 f1       	breq	.+110    	; 0x1712 <DIO_u8GetPinValue+0xc0>
    16a4:	47 c0       	rjmp	.+142    	; 0x1734 <DIO_u8GetPinValue+0xe2>
	{
		case DIO_PORTA:
			Local_u8PinValue = GET_BIT(PINA, Copy_u8PinNumber);
    16a6:	e9 e3       	ldi	r30, 0x39	; 57
    16a8:	f0 e0       	ldi	r31, 0x00	; 0
    16aa:	80 81       	ld	r24, Z
    16ac:	28 2f       	mov	r18, r24
    16ae:	30 e0       	ldi	r19, 0x00	; 0
    16b0:	8b 81       	ldd	r24, Y+3	; 0x03
    16b2:	88 2f       	mov	r24, r24
    16b4:	90 e0       	ldi	r25, 0x00	; 0
    16b6:	a9 01       	movw	r20, r18
    16b8:	02 c0       	rjmp	.+4      	; 0x16be <DIO_u8GetPinValue+0x6c>
    16ba:	55 95       	asr	r21
    16bc:	47 95       	ror	r20
    16be:	8a 95       	dec	r24
    16c0:	e2 f7       	brpl	.-8      	; 0x16ba <DIO_u8GetPinValue+0x68>
    16c2:	ca 01       	movw	r24, r20
    16c4:	81 70       	andi	r24, 0x01	; 1
    16c6:	89 83       	std	Y+1, r24	; 0x01
    16c8:	35 c0       	rjmp	.+106    	; 0x1734 <DIO_u8GetPinValue+0xe2>
		break;
		
		case DIO_PORTB:
			Local_u8PinValue = GET_BIT(PINB, Copy_u8PinNumber);
    16ca:	e6 e3       	ldi	r30, 0x36	; 54
    16cc:	f0 e0       	ldi	r31, 0x00	; 0
    16ce:	80 81       	ld	r24, Z
    16d0:	28 2f       	mov	r18, r24
    16d2:	30 e0       	ldi	r19, 0x00	; 0
    16d4:	8b 81       	ldd	r24, Y+3	; 0x03
    16d6:	88 2f       	mov	r24, r24
    16d8:	90 e0       	ldi	r25, 0x00	; 0
    16da:	a9 01       	movw	r20, r18
    16dc:	02 c0       	rjmp	.+4      	; 0x16e2 <DIO_u8GetPinValue+0x90>
    16de:	55 95       	asr	r21
    16e0:	47 95       	ror	r20
    16e2:	8a 95       	dec	r24
    16e4:	e2 f7       	brpl	.-8      	; 0x16de <DIO_u8GetPinValue+0x8c>
    16e6:	ca 01       	movw	r24, r20
    16e8:	81 70       	andi	r24, 0x01	; 1
    16ea:	89 83       	std	Y+1, r24	; 0x01
    16ec:	23 c0       	rjmp	.+70     	; 0x1734 <DIO_u8GetPinValue+0xe2>
		break;
		
		case DIO_PORTC:
			Local_u8PinValue = GET_BIT(PINC, Copy_u8PinNumber);
    16ee:	e3 e3       	ldi	r30, 0x33	; 51
    16f0:	f0 e0       	ldi	r31, 0x00	; 0
    16f2:	80 81       	ld	r24, Z
    16f4:	28 2f       	mov	r18, r24
    16f6:	30 e0       	ldi	r19, 0x00	; 0
    16f8:	8b 81       	ldd	r24, Y+3	; 0x03
    16fa:	88 2f       	mov	r24, r24
    16fc:	90 e0       	ldi	r25, 0x00	; 0
    16fe:	a9 01       	movw	r20, r18
    1700:	02 c0       	rjmp	.+4      	; 0x1706 <DIO_u8GetPinValue+0xb4>
    1702:	55 95       	asr	r21
    1704:	47 95       	ror	r20
    1706:	8a 95       	dec	r24
    1708:	e2 f7       	brpl	.-8      	; 0x1702 <DIO_u8GetPinValue+0xb0>
    170a:	ca 01       	movw	r24, r20
    170c:	81 70       	andi	r24, 0x01	; 1
    170e:	89 83       	std	Y+1, r24	; 0x01
    1710:	11 c0       	rjmp	.+34     	; 0x1734 <DIO_u8GetPinValue+0xe2>
		break;

		case DIO_PORTD:
			Local_u8PinValue = GET_BIT(PIND, Copy_u8PinNumber);
    1712:	e0 e3       	ldi	r30, 0x30	; 48
    1714:	f0 e0       	ldi	r31, 0x00	; 0
    1716:	80 81       	ld	r24, Z
    1718:	28 2f       	mov	r18, r24
    171a:	30 e0       	ldi	r19, 0x00	; 0
    171c:	8b 81       	ldd	r24, Y+3	; 0x03
    171e:	88 2f       	mov	r24, r24
    1720:	90 e0       	ldi	r25, 0x00	; 0
    1722:	a9 01       	movw	r20, r18
    1724:	02 c0       	rjmp	.+4      	; 0x172a <DIO_u8GetPinValue+0xd8>
    1726:	55 95       	asr	r21
    1728:	47 95       	ror	r20
    172a:	8a 95       	dec	r24
    172c:	e2 f7       	brpl	.-8      	; 0x1726 <DIO_u8GetPinValue+0xd4>
    172e:	ca 01       	movw	r24, r20
    1730:	81 70       	andi	r24, 0x01	; 1
    1732:	89 83       	std	Y+1, r24	; 0x01
		break;
		default:
			/* Do Nothing*/
		break;
	}
	return Local_u8PinValue;
    1734:	89 81       	ldd	r24, Y+1	; 0x01
}
    1736:	0f 90       	pop	r0
    1738:	0f 90       	pop	r0
    173a:	0f 90       	pop	r0
    173c:	0f 90       	pop	r0
    173e:	0f 90       	pop	r0
    1740:	cf 91       	pop	r28
    1742:	df 91       	pop	r29
    1744:	08 95       	ret

00001746 <DIO_voidSetPortSpecificDirection>:

void DIO_voidSetPortSpecificDirection(u8 Copy_u8PortName, u8 Copy_u8SpecificDirection)
{
    1746:	df 93       	push	r29
    1748:	cf 93       	push	r28
    174a:	00 d0       	rcall	.+0      	; 0x174c <DIO_voidSetPortSpecificDirection+0x6>
    174c:	00 d0       	rcall	.+0      	; 0x174e <DIO_voidSetPortSpecificDirection+0x8>
    174e:	cd b7       	in	r28, 0x3d	; 61
    1750:	de b7       	in	r29, 0x3e	; 62
    1752:	89 83       	std	Y+1, r24	; 0x01
    1754:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_u8PortName)
    1756:	89 81       	ldd	r24, Y+1	; 0x01
    1758:	28 2f       	mov	r18, r24
    175a:	30 e0       	ldi	r19, 0x00	; 0
    175c:	3c 83       	std	Y+4, r19	; 0x04
    175e:	2b 83       	std	Y+3, r18	; 0x03
    1760:	8b 81       	ldd	r24, Y+3	; 0x03
    1762:	9c 81       	ldd	r25, Y+4	; 0x04
    1764:	81 30       	cpi	r24, 0x01	; 1
    1766:	91 05       	cpc	r25, r1
    1768:	d1 f0       	breq	.+52     	; 0x179e <DIO_voidSetPortSpecificDirection+0x58>
    176a:	2b 81       	ldd	r18, Y+3	; 0x03
    176c:	3c 81       	ldd	r19, Y+4	; 0x04
    176e:	22 30       	cpi	r18, 0x02	; 2
    1770:	31 05       	cpc	r19, r1
    1772:	2c f4       	brge	.+10     	; 0x177e <DIO_voidSetPortSpecificDirection+0x38>
    1774:	8b 81       	ldd	r24, Y+3	; 0x03
    1776:	9c 81       	ldd	r25, Y+4	; 0x04
    1778:	00 97       	sbiw	r24, 0x00	; 0
    177a:	61 f0       	breq	.+24     	; 0x1794 <DIO_voidSetPortSpecificDirection+0x4e>
    177c:	1e c0       	rjmp	.+60     	; 0x17ba <DIO_voidSetPortSpecificDirection+0x74>
    177e:	2b 81       	ldd	r18, Y+3	; 0x03
    1780:	3c 81       	ldd	r19, Y+4	; 0x04
    1782:	22 30       	cpi	r18, 0x02	; 2
    1784:	31 05       	cpc	r19, r1
    1786:	81 f0       	breq	.+32     	; 0x17a8 <DIO_voidSetPortSpecificDirection+0x62>
    1788:	8b 81       	ldd	r24, Y+3	; 0x03
    178a:	9c 81       	ldd	r25, Y+4	; 0x04
    178c:	83 30       	cpi	r24, 0x03	; 3
    178e:	91 05       	cpc	r25, r1
    1790:	81 f0       	breq	.+32     	; 0x17b2 <DIO_voidSetPortSpecificDirection+0x6c>
    1792:	13 c0       	rjmp	.+38     	; 0x17ba <DIO_voidSetPortSpecificDirection+0x74>
	{
		case DIO_PORTA:
			// DDRA = Copy_u8SpecificDirection;
			SET_REG(DDRA, Copy_u8SpecificDirection);
    1794:	ea e3       	ldi	r30, 0x3A	; 58
    1796:	f0 e0       	ldi	r31, 0x00	; 0
    1798:	8a 81       	ldd	r24, Y+2	; 0x02
    179a:	80 83       	st	Z, r24
    179c:	0e c0       	rjmp	.+28     	; 0x17ba <DIO_voidSetPortSpecificDirection+0x74>
		break;
		case DIO_PORTB:
			SET_REG(DDRB, Copy_u8SpecificDirection);
    179e:	e7 e3       	ldi	r30, 0x37	; 55
    17a0:	f0 e0       	ldi	r31, 0x00	; 0
    17a2:	8a 81       	ldd	r24, Y+2	; 0x02
    17a4:	80 83       	st	Z, r24
    17a6:	09 c0       	rjmp	.+18     	; 0x17ba <DIO_voidSetPortSpecificDirection+0x74>
		break;
		case DIO_PORTC:
			SET_REG(DDRC, Copy_u8SpecificDirection);
    17a8:	e4 e3       	ldi	r30, 0x34	; 52
    17aa:	f0 e0       	ldi	r31, 0x00	; 0
    17ac:	8a 81       	ldd	r24, Y+2	; 0x02
    17ae:	80 83       	st	Z, r24
    17b0:	04 c0       	rjmp	.+8      	; 0x17ba <DIO_voidSetPortSpecificDirection+0x74>
		break;
		case DIO_PORTD:
			SET_REG(DDRD, Copy_u8SpecificDirection);
    17b2:	e1 e3       	ldi	r30, 0x31	; 49
    17b4:	f0 e0       	ldi	r31, 0x00	; 0
    17b6:	8a 81       	ldd	r24, Y+2	; 0x02
    17b8:	80 83       	st	Z, r24
		break;
		default:
			/* Do Nothing*/
		break;
	}
}
    17ba:	0f 90       	pop	r0
    17bc:	0f 90       	pop	r0
    17be:	0f 90       	pop	r0
    17c0:	0f 90       	pop	r0
    17c2:	cf 91       	pop	r28
    17c4:	df 91       	pop	r29
    17c6:	08 95       	ret

000017c8 <DIO_voidSetPortSpecificValue>:
void DIO_voidSetPortSpecificValue(u8 Copy_u8PortName, u8 Copy_u8PortValue)
{
    17c8:	df 93       	push	r29
    17ca:	cf 93       	push	r28
    17cc:	00 d0       	rcall	.+0      	; 0x17ce <DIO_voidSetPortSpecificValue+0x6>
    17ce:	00 d0       	rcall	.+0      	; 0x17d0 <DIO_voidSetPortSpecificValue+0x8>
    17d0:	cd b7       	in	r28, 0x3d	; 61
    17d2:	de b7       	in	r29, 0x3e	; 62
    17d4:	89 83       	std	Y+1, r24	; 0x01
    17d6:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_u8PortName)
    17d8:	89 81       	ldd	r24, Y+1	; 0x01
    17da:	28 2f       	mov	r18, r24
    17dc:	30 e0       	ldi	r19, 0x00	; 0
    17de:	3c 83       	std	Y+4, r19	; 0x04
    17e0:	2b 83       	std	Y+3, r18	; 0x03
    17e2:	8b 81       	ldd	r24, Y+3	; 0x03
    17e4:	9c 81       	ldd	r25, Y+4	; 0x04
    17e6:	81 30       	cpi	r24, 0x01	; 1
    17e8:	91 05       	cpc	r25, r1
    17ea:	d1 f0       	breq	.+52     	; 0x1820 <DIO_voidSetPortSpecificValue+0x58>
    17ec:	2b 81       	ldd	r18, Y+3	; 0x03
    17ee:	3c 81       	ldd	r19, Y+4	; 0x04
    17f0:	22 30       	cpi	r18, 0x02	; 2
    17f2:	31 05       	cpc	r19, r1
    17f4:	2c f4       	brge	.+10     	; 0x1800 <DIO_voidSetPortSpecificValue+0x38>
    17f6:	8b 81       	ldd	r24, Y+3	; 0x03
    17f8:	9c 81       	ldd	r25, Y+4	; 0x04
    17fa:	00 97       	sbiw	r24, 0x00	; 0
    17fc:	61 f0       	breq	.+24     	; 0x1816 <DIO_voidSetPortSpecificValue+0x4e>
    17fe:	1e c0       	rjmp	.+60     	; 0x183c <DIO_voidSetPortSpecificValue+0x74>
    1800:	2b 81       	ldd	r18, Y+3	; 0x03
    1802:	3c 81       	ldd	r19, Y+4	; 0x04
    1804:	22 30       	cpi	r18, 0x02	; 2
    1806:	31 05       	cpc	r19, r1
    1808:	81 f0       	breq	.+32     	; 0x182a <DIO_voidSetPortSpecificValue+0x62>
    180a:	8b 81       	ldd	r24, Y+3	; 0x03
    180c:	9c 81       	ldd	r25, Y+4	; 0x04
    180e:	83 30       	cpi	r24, 0x03	; 3
    1810:	91 05       	cpc	r25, r1
    1812:	81 f0       	breq	.+32     	; 0x1834 <DIO_voidSetPortSpecificValue+0x6c>
    1814:	13 c0       	rjmp	.+38     	; 0x183c <DIO_voidSetPortSpecificValue+0x74>
	{
		case DIO_PORTA:
			// PORTA = Copy_u8PortValue;
			SET_REG(PORTA, Copy_u8PortValue);
    1816:	eb e3       	ldi	r30, 0x3B	; 59
    1818:	f0 e0       	ldi	r31, 0x00	; 0
    181a:	8a 81       	ldd	r24, Y+2	; 0x02
    181c:	80 83       	st	Z, r24
    181e:	0e c0       	rjmp	.+28     	; 0x183c <DIO_voidSetPortSpecificValue+0x74>
		break;
		case DIO_PORTB:
			SET_REG(PORTB, Copy_u8PortValue);		
    1820:	e8 e3       	ldi	r30, 0x38	; 56
    1822:	f0 e0       	ldi	r31, 0x00	; 0
    1824:	8a 81       	ldd	r24, Y+2	; 0x02
    1826:	80 83       	st	Z, r24
    1828:	09 c0       	rjmp	.+18     	; 0x183c <DIO_voidSetPortSpecificValue+0x74>
		break;
		case DIO_PORTC:
			SET_REG(PORTC, Copy_u8PortValue);
    182a:	e5 e3       	ldi	r30, 0x35	; 53
    182c:	f0 e0       	ldi	r31, 0x00	; 0
    182e:	8a 81       	ldd	r24, Y+2	; 0x02
    1830:	80 83       	st	Z, r24
    1832:	04 c0       	rjmp	.+8      	; 0x183c <DIO_voidSetPortSpecificValue+0x74>
		break;
		case DIO_PORTD:
			SET_REG(PORTD, Copy_u8PortValue);
    1834:	e2 e3       	ldi	r30, 0x32	; 50
    1836:	f0 e0       	ldi	r31, 0x00	; 0
    1838:	8a 81       	ldd	r24, Y+2	; 0x02
    183a:	80 83       	st	Z, r24
		break;
	}
    183c:	0f 90       	pop	r0
    183e:	0f 90       	pop	r0
    1840:	0f 90       	pop	r0
    1842:	0f 90       	pop	r0
    1844:	cf 91       	pop	r28
    1846:	df 91       	pop	r29
    1848:	08 95       	ret

0000184a <ADC_voidInit>:

static void (*ADC_pvoidNotificationFunction)(void) = NULL;
volatile u16 ADC_u16DigitalResult = 0;

void ADC_voidInit(void)
{
    184a:	df 93       	push	r29
    184c:	cf 93       	push	r28
    184e:	cd b7       	in	r28, 0x3d	; 61
    1850:	de b7       	in	r29, 0x3e	; 62
    /*Check For The ADC Enable*/
    #if ADC_ENABLE  == ENABLE
        SET_BIT(ADCSRA, ADCSRA_ADEN);
    1852:	a6 e2       	ldi	r26, 0x26	; 38
    1854:	b0 e0       	ldi	r27, 0x00	; 0
    1856:	e6 e2       	ldi	r30, 0x26	; 38
    1858:	f0 e0       	ldi	r31, 0x00	; 0
    185a:	80 81       	ld	r24, Z
    185c:	80 68       	ori	r24, 0x80	; 128
    185e:	8c 93       	st	X, r24
        #error "Error, ADC_ENABLE Configuration Error"
    #endif

    /*Check For The ADC Interrupt*/ 
    #if ADC_INTERRUPT_STATUS == ENABLE
        SET_BIT(ADCSRA, ADCSRA_ADIE);
    1860:	a6 e2       	ldi	r26, 0x26	; 38
    1862:	b0 e0       	ldi	r27, 0x00	; 0
    1864:	e6 e2       	ldi	r30, 0x26	; 38
    1866:	f0 e0       	ldi	r31, 0x00	; 0
    1868:	80 81       	ld	r24, Z
    186a:	88 60       	ori	r24, 0x08	; 8
    186c:	8c 93       	st	X, r24
    #else
        #error("Error, ADC_INTERRUPT_ENABLE Configuration Error")
    #endif

    /*Set The Reference Selection Option Using Bit Masking*/
    ADMUX &= REF_SEL_BIT_MASK;
    186e:	a7 e2       	ldi	r26, 0x27	; 39
    1870:	b0 e0       	ldi	r27, 0x00	; 0
    1872:	e7 e2       	ldi	r30, 0x27	; 39
    1874:	f0 e0       	ldi	r31, 0x00	; 0
    1876:	80 81       	ld	r24, Z
    1878:	8f 73       	andi	r24, 0x3F	; 63
    187a:	8c 93       	st	X, r24
    ADMUX |= ADC_REFERENCE_SELECTION;
    187c:	a7 e2       	ldi	r26, 0x27	; 39
    187e:	b0 e0       	ldi	r27, 0x00	; 0
    1880:	e7 e2       	ldi	r30, 0x27	; 39
    1882:	f0 e0       	ldi	r31, 0x00	; 0
    1884:	80 81       	ld	r24, Z
    1886:	8c 93       	st	X, r24

    /*Check For The ADC Adjust Result*/
    #if ADC_ADJUST_RESULT == RIGHT_ADJUST
        CLR_BIT(ADMUX, ADMUX_ADLAR);
    #elif ADC_ADJUST_RESULT == LEFT_ADJUST
        SET_BIT(ADMUX, ADMUX_ADLAR);
    1888:	a7 e2       	ldi	r26, 0x27	; 39
    188a:	b0 e0       	ldi	r27, 0x00	; 0
    188c:	e7 e2       	ldi	r30, 0x27	; 39
    188e:	f0 e0       	ldi	r31, 0x00	; 0
    1890:	80 81       	ld	r24, Z
    1892:	80 62       	ori	r24, 0x20	; 32
    1894:	8c 93       	st	X, r24
    #else
        #error("Error, ADC_ADJUST_RESULT Confiuration Error")
    #endif

    /* Set The Prescaler Values*/
    ADCSRA &= PRES_SEL_MASK;
    1896:	a6 e2       	ldi	r26, 0x26	; 38
    1898:	b0 e0       	ldi	r27, 0x00	; 0
    189a:	e6 e2       	ldi	r30, 0x26	; 38
    189c:	f0 e0       	ldi	r31, 0x00	; 0
    189e:	80 81       	ld	r24, Z
    18a0:	88 7f       	andi	r24, 0xF8	; 248
    18a2:	8c 93       	st	X, r24
    ADCSRA |= ADC_PRESCALER_VALUE;
    18a4:	a6 e2       	ldi	r26, 0x26	; 38
    18a6:	b0 e0       	ldi	r27, 0x00	; 0
    18a8:	e6 e2       	ldi	r30, 0x26	; 38
    18aa:	f0 e0       	ldi	r31, 0x00	; 0
    18ac:	80 81       	ld	r24, Z
    18ae:	87 60       	ori	r24, 0x07	; 7
    18b0:	8c 93       	st	X, r24
}
    18b2:	cf 91       	pop	r28
    18b4:	df 91       	pop	r29
    18b6:	08 95       	ret

000018b8 <ADC_voidInterruptControl>:


void ADC_voidInterruptControl(u8 Copy_u8InterruptStatus)
{
    18b8:	df 93       	push	r29
    18ba:	cf 93       	push	r28
    18bc:	00 d0       	rcall	.+0      	; 0x18be <ADC_voidInterruptControl+0x6>
    18be:	0f 92       	push	r0
    18c0:	cd b7       	in	r28, 0x3d	; 61
    18c2:	de b7       	in	r29, 0x3e	; 62
    18c4:	89 83       	std	Y+1, r24	; 0x01
    switch(Copy_u8InterruptStatus)
    18c6:	89 81       	ldd	r24, Y+1	; 0x01
    18c8:	28 2f       	mov	r18, r24
    18ca:	30 e0       	ldi	r19, 0x00	; 0
    18cc:	3b 83       	std	Y+3, r19	; 0x03
    18ce:	2a 83       	std	Y+2, r18	; 0x02
    18d0:	8a 81       	ldd	r24, Y+2	; 0x02
    18d2:	9b 81       	ldd	r25, Y+3	; 0x03
    18d4:	00 97       	sbiw	r24, 0x00	; 0
    18d6:	31 f0       	breq	.+12     	; 0x18e4 <ADC_voidInterruptControl+0x2c>
    18d8:	2a 81       	ldd	r18, Y+2	; 0x02
    18da:	3b 81       	ldd	r19, Y+3	; 0x03
    18dc:	21 30       	cpi	r18, 0x01	; 1
    18de:	31 05       	cpc	r19, r1
    18e0:	49 f0       	breq	.+18     	; 0x18f4 <ADC_voidInterruptControl+0x3c>
    18e2:	0f c0       	rjmp	.+30     	; 0x1902 <ADC_voidInterruptControl+0x4a>
    {
        case DISABLE:
            CLR_BIT(ADCSRA, ADCSRA_ADIE);
    18e4:	a6 e2       	ldi	r26, 0x26	; 38
    18e6:	b0 e0       	ldi	r27, 0x00	; 0
    18e8:	e6 e2       	ldi	r30, 0x26	; 38
    18ea:	f0 e0       	ldi	r31, 0x00	; 0
    18ec:	80 81       	ld	r24, Z
    18ee:	87 7f       	andi	r24, 0xF7	; 247
    18f0:	8c 93       	st	X, r24
    18f2:	07 c0       	rjmp	.+14     	; 0x1902 <ADC_voidInterruptControl+0x4a>
        break;

        case ENABLE:
            SET_BIT(ADCSRA, ADCSRA_ADIE);
    18f4:	a6 e2       	ldi	r26, 0x26	; 38
    18f6:	b0 e0       	ldi	r27, 0x00	; 0
    18f8:	e6 e2       	ldi	r30, 0x26	; 38
    18fa:	f0 e0       	ldi	r31, 0x00	; 0
    18fc:	80 81       	ld	r24, Z
    18fe:	88 60       	ori	r24, 0x08	; 8
    1900:	8c 93       	st	X, r24

        default:
            /*Do Noting*/
        break;
    }
}
    1902:	0f 90       	pop	r0
    1904:	0f 90       	pop	r0
    1906:	0f 90       	pop	r0
    1908:	cf 91       	pop	r28
    190a:	df 91       	pop	r29
    190c:	08 95       	ret

0000190e <ADC_u8StartConversionSynchronous>:

u8 ADC_u8StartConversionSynchronous(u8 Copy_u8ChannelNumber) 
{
    190e:	df 93       	push	r29
    1910:	cf 93       	push	r28
    1912:	00 d0       	rcall	.+0      	; 0x1914 <ADC_u8StartConversionSynchronous+0x6>
    1914:	cd b7       	in	r28, 0x3d	; 61
    1916:	de b7       	in	r29, 0x3e	; 62
    1918:	8a 83       	std	Y+2, r24	; 0x02
    u8 Local_u8DigitalValue;
    /*Set The Channel Of ADC*/
    ADMUX &= CHANNEL_SELECTION_MASK;
    191a:	a7 e2       	ldi	r26, 0x27	; 39
    191c:	b0 e0       	ldi	r27, 0x00	; 0
    191e:	e7 e2       	ldi	r30, 0x27	; 39
    1920:	f0 e0       	ldi	r31, 0x00	; 0
    1922:	80 81       	ld	r24, Z
    1924:	80 7e       	andi	r24, 0xE0	; 224
    1926:	8c 93       	st	X, r24
    ADMUX |= Copy_u8ChannelNumber;
    1928:	a7 e2       	ldi	r26, 0x27	; 39
    192a:	b0 e0       	ldi	r27, 0x00	; 0
    192c:	e7 e2       	ldi	r30, 0x27	; 39
    192e:	f0 e0       	ldi	r31, 0x00	; 0
    1930:	90 81       	ld	r25, Z
    1932:	8a 81       	ldd	r24, Y+2	; 0x02
    1934:	89 2b       	or	r24, r25
    1936:	8c 93       	st	X, r24
    
    /*Start The ADC To Convert The Input Analog Signal*/
    SET_BIT(ADCSRA, ADCSRA_ADSC);
    1938:	a6 e2       	ldi	r26, 0x26	; 38
    193a:	b0 e0       	ldi	r27, 0x00	; 0
    193c:	e6 e2       	ldi	r30, 0x26	; 38
    193e:	f0 e0       	ldi	r31, 0x00	; 0
    1940:	80 81       	ld	r24, Z
    1942:	80 64       	ori	r24, 0x40	; 64
    1944:	8c 93       	st	X, r24
    /*Polling (busy wait) till the flag is raised*/
    while(GET_BIT(ADCSRA, ADCSRA_ADIF) == FALSE);
    1946:	e6 e2       	ldi	r30, 0x26	; 38
    1948:	f0 e0       	ldi	r31, 0x00	; 0
    194a:	80 81       	ld	r24, Z
    194c:	82 95       	swap	r24
    194e:	8f 70       	andi	r24, 0x0F	; 15
    1950:	88 2f       	mov	r24, r24
    1952:	90 e0       	ldi	r25, 0x00	; 0
    1954:	81 70       	andi	r24, 0x01	; 1
    1956:	90 70       	andi	r25, 0x00	; 0
    1958:	00 97       	sbiw	r24, 0x00	; 0
    195a:	a9 f3       	breq	.-22     	; 0x1946 <ADC_u8StartConversionSynchronous+0x38>
    /*Clear The Flag*/
    SET_BIT(ADCSRA, ADCSRA_ADIF);
    195c:	a6 e2       	ldi	r26, 0x26	; 38
    195e:	b0 e0       	ldi	r27, 0x00	; 0
    1960:	e6 e2       	ldi	r30, 0x26	; 38
    1962:	f0 e0       	ldi	r31, 0x00	; 0
    1964:	80 81       	ld	r24, Z
    1966:	80 61       	ori	r24, 0x10	; 16
    1968:	8c 93       	st	X, r24

    /*Check For Left or Right Adjust*/
    #if ADC_ADJUST_RESULT == LEFT_ADJUST
        Local_u8DigitalValue =  ADCH;
    196a:	e5 e2       	ldi	r30, 0x25	; 37
    196c:	f0 e0       	ldi	r31, 0x00	; 0
    196e:	80 81       	ld	r24, Z
    1970:	89 83       	std	Y+1, r24	; 0x01
    #elif ADC_ADJUST_RESULT == RIGHT_ADJUST
        Local_u8DigitalValue =  ADCL;
    #endif

    /*Return The Digital Value*/
    return Local_u8DigitalValue;
    1972:	89 81       	ldd	r24, Y+1	; 0x01
}
    1974:	0f 90       	pop	r0
    1976:	0f 90       	pop	r0
    1978:	cf 91       	pop	r28
    197a:	df 91       	pop	r29
    197c:	08 95       	ret

0000197e <ADC_voidStartConversionAsynchronous>:


void ADC_voidStartConversionAsynchronous(u8 Copy_u8ChannelNumber, void (*NotifiFunction)(void))
{
    197e:	df 93       	push	r29
    1980:	cf 93       	push	r28
    1982:	00 d0       	rcall	.+0      	; 0x1984 <ADC_voidStartConversionAsynchronous+0x6>
    1984:	0f 92       	push	r0
    1986:	cd b7       	in	r28, 0x3d	; 61
    1988:	de b7       	in	r29, 0x3e	; 62
    198a:	89 83       	std	Y+1, r24	; 0x01
    198c:	7b 83       	std	Y+3, r23	; 0x03
    198e:	6a 83       	std	Y+2, r22	; 0x02
    /*Set The Channel Of ADC*/
    ADMUX &= CHANNEL_SELECTION_MASK;
    1990:	a7 e2       	ldi	r26, 0x27	; 39
    1992:	b0 e0       	ldi	r27, 0x00	; 0
    1994:	e7 e2       	ldi	r30, 0x27	; 39
    1996:	f0 e0       	ldi	r31, 0x00	; 0
    1998:	80 81       	ld	r24, Z
    199a:	80 7e       	andi	r24, 0xE0	; 224
    199c:	8c 93       	st	X, r24
    ADMUX |= Copy_u8ChannelNumber;
    199e:	a7 e2       	ldi	r26, 0x27	; 39
    19a0:	b0 e0       	ldi	r27, 0x00	; 0
    19a2:	e7 e2       	ldi	r30, 0x27	; 39
    19a4:	f0 e0       	ldi	r31, 0x00	; 0
    19a6:	90 81       	ld	r25, Z
    19a8:	89 81       	ldd	r24, Y+1	; 0x01
    19aa:	89 2b       	or	r24, r25
    19ac:	8c 93       	st	X, r24
    /*Set Callback Functoion in the global pointer to function*/
    ADC_pvoidNotificationFunction = NotifiFunction;
    19ae:	8a 81       	ldd	r24, Y+2	; 0x02
    19b0:	9b 81       	ldd	r25, Y+3	; 0x03
    19b2:	90 93 87 00 	sts	0x0087, r25
    19b6:	80 93 86 00 	sts	0x0086, r24
    /*Start The ADC To Convert The Input Analog Signal*/
    SET_BIT(ADCSRA, ADCSRA_ADSC);
    19ba:	a6 e2       	ldi	r26, 0x26	; 38
    19bc:	b0 e0       	ldi	r27, 0x00	; 0
    19be:	e6 e2       	ldi	r30, 0x26	; 38
    19c0:	f0 e0       	ldi	r31, 0x00	; 0
    19c2:	80 81       	ld	r24, Z
    19c4:	80 64       	ori	r24, 0x40	; 64
    19c6:	8c 93       	st	X, r24
}
    19c8:	0f 90       	pop	r0
    19ca:	0f 90       	pop	r0
    19cc:	0f 90       	pop	r0
    19ce:	cf 91       	pop	r28
    19d0:	df 91       	pop	r29
    19d2:	08 95       	ret

000019d4 <__vector_16>:

void __vector_16 (void) __attribute__((signal));
void __vector_16 (void)
{
    19d4:	1f 92       	push	r1
    19d6:	0f 92       	push	r0
    19d8:	0f b6       	in	r0, 0x3f	; 63
    19da:	0f 92       	push	r0
    19dc:	11 24       	eor	r1, r1
    19de:	2f 93       	push	r18
    19e0:	3f 93       	push	r19
    19e2:	4f 93       	push	r20
    19e4:	5f 93       	push	r21
    19e6:	6f 93       	push	r22
    19e8:	7f 93       	push	r23
    19ea:	8f 93       	push	r24
    19ec:	9f 93       	push	r25
    19ee:	af 93       	push	r26
    19f0:	bf 93       	push	r27
    19f2:	ef 93       	push	r30
    19f4:	ff 93       	push	r31
    19f6:	df 93       	push	r29
    19f8:	cf 93       	push	r28
    19fa:	cd b7       	in	r28, 0x3d	; 61
    19fc:	de b7       	in	r29, 0x3e	; 62
    ADC_voidInterruptControl(DISABLE);
    19fe:	80 e0       	ldi	r24, 0x00	; 0
    1a00:	0e 94 5c 0c 	call	0x18b8	; 0x18b8 <ADC_voidInterruptControl>
    ADC_u16DigitalResult = ADCH;
    1a04:	e5 e2       	ldi	r30, 0x25	; 37
    1a06:	f0 e0       	ldi	r31, 0x00	; 0
    1a08:	80 81       	ld	r24, Z
    1a0a:	88 2f       	mov	r24, r24
    1a0c:	90 e0       	ldi	r25, 0x00	; 0
    1a0e:	90 93 89 00 	sts	0x0089, r25
    1a12:	80 93 88 00 	sts	0x0088, r24
    if(ADC_pvoidNotificationFunction != NULL)
    1a16:	80 91 86 00 	lds	r24, 0x0086
    1a1a:	90 91 87 00 	lds	r25, 0x0087
    1a1e:	00 97       	sbiw	r24, 0x00	; 0
    1a20:	29 f0       	breq	.+10     	; 0x1a2c <__vector_16+0x58>
    {
        ADC_pvoidNotificationFunction();
    1a22:	e0 91 86 00 	lds	r30, 0x0086
    1a26:	f0 91 87 00 	lds	r31, 0x0087
    1a2a:	09 95       	icall
    }
    else
    {
        /* Do Nothing*/
    }
    ADC_voidInterruptControl(ENABLE);
    1a2c:	81 e0       	ldi	r24, 0x01	; 1
    1a2e:	0e 94 5c 0c 	call	0x18b8	; 0x18b8 <ADC_voidInterruptControl>
}
    1a32:	cf 91       	pop	r28
    1a34:	df 91       	pop	r29
    1a36:	ff 91       	pop	r31
    1a38:	ef 91       	pop	r30
    1a3a:	bf 91       	pop	r27
    1a3c:	af 91       	pop	r26
    1a3e:	9f 91       	pop	r25
    1a40:	8f 91       	pop	r24
    1a42:	7f 91       	pop	r23
    1a44:	6f 91       	pop	r22
    1a46:	5f 91       	pop	r21
    1a48:	4f 91       	pop	r20
    1a4a:	3f 91       	pop	r19
    1a4c:	2f 91       	pop	r18
    1a4e:	0f 90       	pop	r0
    1a50:	0f be       	out	0x3f, r0	; 63
    1a52:	0f 90       	pop	r0
    1a54:	1f 90       	pop	r1
    1a56:	18 95       	reti

00001a58 <LED_voidInit>:
#include "LED_private.h"
#include "LED_config.h"


void LED_voidInit(LED_t* Ledobj)
{
    1a58:	df 93       	push	r29
    1a5a:	cf 93       	push	r28
    1a5c:	00 d0       	rcall	.+0      	; 0x1a5e <LED_voidInit+0x6>
    1a5e:	cd b7       	in	r28, 0x3d	; 61
    1a60:	de b7       	in	r29, 0x3e	; 62
    1a62:	9a 83       	std	Y+2, r25	; 0x02
    1a64:	89 83       	std	Y+1, r24	; 0x01
	DIO_voidSetPinDirection(Ledobj->LED_PORT , Ledobj->LED_PIN , OUTPUT);
    1a66:	e9 81       	ldd	r30, Y+1	; 0x01
    1a68:	fa 81       	ldd	r31, Y+2	; 0x02
    1a6a:	80 81       	ld	r24, Z
    1a6c:	e9 81       	ldd	r30, Y+1	; 0x01
    1a6e:	fa 81       	ldd	r31, Y+2	; 0x02
    1a70:	91 81       	ldd	r25, Z+1	; 0x01
    1a72:	69 2f       	mov	r22, r25
    1a74:	41 e0       	ldi	r20, 0x01	; 1
    1a76:	0e 94 20 09 	call	0x1240	; 0x1240 <DIO_voidSetPinDirection>
}
    1a7a:	0f 90       	pop	r0
    1a7c:	0f 90       	pop	r0
    1a7e:	cf 91       	pop	r28
    1a80:	df 91       	pop	r29
    1a82:	08 95       	ret

00001a84 <LED_voidTurnOn>:
void LED_voidTurnOn(LED_t* Ledobj)
{
    1a84:	df 93       	push	r29
    1a86:	cf 93       	push	r28
    1a88:	00 d0       	rcall	.+0      	; 0x1a8a <LED_voidTurnOn+0x6>
    1a8a:	cd b7       	in	r28, 0x3d	; 61
    1a8c:	de b7       	in	r29, 0x3e	; 62
    1a8e:	9a 83       	std	Y+2, r25	; 0x02
    1a90:	89 83       	std	Y+1, r24	; 0x01
	DIO_voidSetPinValue(Ledobj->LED_PORT , Ledobj->LED_PIN , HIGH);
    1a92:	e9 81       	ldd	r30, Y+1	; 0x01
    1a94:	fa 81       	ldd	r31, Y+2	; 0x02
    1a96:	80 81       	ld	r24, Z
    1a98:	e9 81       	ldd	r30, Y+1	; 0x01
    1a9a:	fa 81       	ldd	r31, Y+2	; 0x02
    1a9c:	91 81       	ldd	r25, Z+1	; 0x01
    1a9e:	69 2f       	mov	r22, r25
    1aa0:	41 e0       	ldi	r20, 0x01	; 1
    1aa2:	0e 94 12 0a 	call	0x1424	; 0x1424 <DIO_voidSetPinValue>
}
    1aa6:	0f 90       	pop	r0
    1aa8:	0f 90       	pop	r0
    1aaa:	cf 91       	pop	r28
    1aac:	df 91       	pop	r29
    1aae:	08 95       	ret

00001ab0 <LED_voidTurnOff>:
void LED_voidTurnOff(LED_t* Ledobj)
{
    1ab0:	df 93       	push	r29
    1ab2:	cf 93       	push	r28
    1ab4:	00 d0       	rcall	.+0      	; 0x1ab6 <LED_voidTurnOff+0x6>
    1ab6:	cd b7       	in	r28, 0x3d	; 61
    1ab8:	de b7       	in	r29, 0x3e	; 62
    1aba:	9a 83       	std	Y+2, r25	; 0x02
    1abc:	89 83       	std	Y+1, r24	; 0x01
	DIO_voidSetPinValue(Ledobj->LED_PORT , Ledobj->LED_PIN , LOW);
    1abe:	e9 81       	ldd	r30, Y+1	; 0x01
    1ac0:	fa 81       	ldd	r31, Y+2	; 0x02
    1ac2:	80 81       	ld	r24, Z
    1ac4:	e9 81       	ldd	r30, Y+1	; 0x01
    1ac6:	fa 81       	ldd	r31, Y+2	; 0x02
    1ac8:	91 81       	ldd	r25, Z+1	; 0x01
    1aca:	69 2f       	mov	r22, r25
    1acc:	40 e0       	ldi	r20, 0x00	; 0
    1ace:	0e 94 12 0a 	call	0x1424	; 0x1424 <DIO_voidSetPinValue>
}
    1ad2:	0f 90       	pop	r0
    1ad4:	0f 90       	pop	r0
    1ad6:	cf 91       	pop	r28
    1ad8:	df 91       	pop	r29
    1ada:	08 95       	ret

00001adc <LCD_voidInit>:




void LCD_voidInit(void)
{
    1adc:	df 93       	push	r29
    1ade:	cf 93       	push	r28
    1ae0:	cd b7       	in	r28, 0x3d	; 61
    1ae2:	de b7       	in	r29, 0x3e	; 62
    1ae4:	2e 97       	sbiw	r28, 0x0e	; 14
    1ae6:	0f b6       	in	r0, 0x3f	; 63
    1ae8:	f8 94       	cli
    1aea:	de bf       	out	0x3e, r29	; 62
    1aec:	0f be       	out	0x3f, r0	; 63
    1aee:	cd bf       	out	0x3d, r28	; 61
    #if LCD_INIT_MODE == EIGHT_BIT_MODE
    /*Initialize Data Port*/
    DIO_voidSetPortSpecificDirection(LCD_DATA_PORT, LCD_ALL_OUTPUT);
    1af0:	80 e0       	ldi	r24, 0x00	; 0
    1af2:	6f ef       	ldi	r22, 0xFF	; 255
    1af4:	0e 94 a3 0b 	call	0x1746	; 0x1746 <DIO_voidSetPortSpecificDirection>
    /*Initialize Control Pins*/
    DIO_voidSetPinDirection(LCD_CTRL_PORT, LCD_RW_PIN, OUTPUT);
    1af8:	81 e0       	ldi	r24, 0x01	; 1
    1afa:	60 e0       	ldi	r22, 0x00	; 0
    1afc:	41 e0       	ldi	r20, 0x01	; 1
    1afe:	0e 94 20 09 	call	0x1240	; 0x1240 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(LCD_CTRL_PORT, LCD_RS_PIN, OUTPUT);
    1b02:	81 e0       	ldi	r24, 0x01	; 1
    1b04:	61 e0       	ldi	r22, 0x01	; 1
    1b06:	41 e0       	ldi	r20, 0x01	; 1
    1b08:	0e 94 20 09 	call	0x1240	; 0x1240 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(LCD_CTRL_PORT, LCD_EN_PIN, OUTPUT);
    1b0c:	81 e0       	ldi	r24, 0x01	; 1
    1b0e:	62 e0       	ldi	r22, 0x02	; 2
    1b10:	41 e0       	ldi	r20, 0x01	; 1
    1b12:	0e 94 20 09 	call	0x1240	; 0x1240 <DIO_voidSetPinDirection>
    1b16:	80 e0       	ldi	r24, 0x00	; 0
    1b18:	90 e0       	ldi	r25, 0x00	; 0
    1b1a:	a0 e2       	ldi	r26, 0x20	; 32
    1b1c:	b2 e4       	ldi	r27, 0x42	; 66
    1b1e:	8b 87       	std	Y+11, r24	; 0x0b
    1b20:	9c 87       	std	Y+12, r25	; 0x0c
    1b22:	ad 87       	std	Y+13, r26	; 0x0d
    1b24:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1b26:	6b 85       	ldd	r22, Y+11	; 0x0b
    1b28:	7c 85       	ldd	r23, Y+12	; 0x0c
    1b2a:	8d 85       	ldd	r24, Y+13	; 0x0d
    1b2c:	9e 85       	ldd	r25, Y+14	; 0x0e
    1b2e:	20 e0       	ldi	r18, 0x00	; 0
    1b30:	30 e0       	ldi	r19, 0x00	; 0
    1b32:	4a ef       	ldi	r20, 0xFA	; 250
    1b34:	54 e4       	ldi	r21, 0x44	; 68
    1b36:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b3a:	dc 01       	movw	r26, r24
    1b3c:	cb 01       	movw	r24, r22
    1b3e:	8f 83       	std	Y+7, r24	; 0x07
    1b40:	98 87       	std	Y+8, r25	; 0x08
    1b42:	a9 87       	std	Y+9, r26	; 0x09
    1b44:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1b46:	6f 81       	ldd	r22, Y+7	; 0x07
    1b48:	78 85       	ldd	r23, Y+8	; 0x08
    1b4a:	89 85       	ldd	r24, Y+9	; 0x09
    1b4c:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b4e:	20 e0       	ldi	r18, 0x00	; 0
    1b50:	30 e0       	ldi	r19, 0x00	; 0
    1b52:	40 e8       	ldi	r20, 0x80	; 128
    1b54:	5f e3       	ldi	r21, 0x3F	; 63
    1b56:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1b5a:	88 23       	and	r24, r24
    1b5c:	2c f4       	brge	.+10     	; 0x1b68 <LCD_voidInit+0x8c>
		__ticks = 1;
    1b5e:	81 e0       	ldi	r24, 0x01	; 1
    1b60:	90 e0       	ldi	r25, 0x00	; 0
    1b62:	9e 83       	std	Y+6, r25	; 0x06
    1b64:	8d 83       	std	Y+5, r24	; 0x05
    1b66:	3f c0       	rjmp	.+126    	; 0x1be6 <LCD_voidInit+0x10a>
	else if (__tmp > 65535)
    1b68:	6f 81       	ldd	r22, Y+7	; 0x07
    1b6a:	78 85       	ldd	r23, Y+8	; 0x08
    1b6c:	89 85       	ldd	r24, Y+9	; 0x09
    1b6e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b70:	20 e0       	ldi	r18, 0x00	; 0
    1b72:	3f ef       	ldi	r19, 0xFF	; 255
    1b74:	4f e7       	ldi	r20, 0x7F	; 127
    1b76:	57 e4       	ldi	r21, 0x47	; 71
    1b78:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1b7c:	18 16       	cp	r1, r24
    1b7e:	4c f5       	brge	.+82     	; 0x1bd2 <LCD_voidInit+0xf6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b80:	6b 85       	ldd	r22, Y+11	; 0x0b
    1b82:	7c 85       	ldd	r23, Y+12	; 0x0c
    1b84:	8d 85       	ldd	r24, Y+13	; 0x0d
    1b86:	9e 85       	ldd	r25, Y+14	; 0x0e
    1b88:	20 e0       	ldi	r18, 0x00	; 0
    1b8a:	30 e0       	ldi	r19, 0x00	; 0
    1b8c:	40 e2       	ldi	r20, 0x20	; 32
    1b8e:	51 e4       	ldi	r21, 0x41	; 65
    1b90:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b94:	dc 01       	movw	r26, r24
    1b96:	cb 01       	movw	r24, r22
    1b98:	bc 01       	movw	r22, r24
    1b9a:	cd 01       	movw	r24, r26
    1b9c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ba0:	dc 01       	movw	r26, r24
    1ba2:	cb 01       	movw	r24, r22
    1ba4:	9e 83       	std	Y+6, r25	; 0x06
    1ba6:	8d 83       	std	Y+5, r24	; 0x05
    1ba8:	0f c0       	rjmp	.+30     	; 0x1bc8 <LCD_voidInit+0xec>
    1baa:	88 ec       	ldi	r24, 0xC8	; 200
    1bac:	90 e0       	ldi	r25, 0x00	; 0
    1bae:	9c 83       	std	Y+4, r25	; 0x04
    1bb0:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1bb2:	8b 81       	ldd	r24, Y+3	; 0x03
    1bb4:	9c 81       	ldd	r25, Y+4	; 0x04
    1bb6:	01 97       	sbiw	r24, 0x01	; 1
    1bb8:	f1 f7       	brne	.-4      	; 0x1bb6 <LCD_voidInit+0xda>
    1bba:	9c 83       	std	Y+4, r25	; 0x04
    1bbc:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1bbe:	8d 81       	ldd	r24, Y+5	; 0x05
    1bc0:	9e 81       	ldd	r25, Y+6	; 0x06
    1bc2:	01 97       	sbiw	r24, 0x01	; 1
    1bc4:	9e 83       	std	Y+6, r25	; 0x06
    1bc6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1bc8:	8d 81       	ldd	r24, Y+5	; 0x05
    1bca:	9e 81       	ldd	r25, Y+6	; 0x06
    1bcc:	00 97       	sbiw	r24, 0x00	; 0
    1bce:	69 f7       	brne	.-38     	; 0x1baa <LCD_voidInit+0xce>
    1bd0:	14 c0       	rjmp	.+40     	; 0x1bfa <LCD_voidInit+0x11e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1bd2:	6f 81       	ldd	r22, Y+7	; 0x07
    1bd4:	78 85       	ldd	r23, Y+8	; 0x08
    1bd6:	89 85       	ldd	r24, Y+9	; 0x09
    1bd8:	9a 85       	ldd	r25, Y+10	; 0x0a
    1bda:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1bde:	dc 01       	movw	r26, r24
    1be0:	cb 01       	movw	r24, r22
    1be2:	9e 83       	std	Y+6, r25	; 0x06
    1be4:	8d 83       	std	Y+5, r24	; 0x05
    1be6:	8d 81       	ldd	r24, Y+5	; 0x05
    1be8:	9e 81       	ldd	r25, Y+6	; 0x06
    1bea:	9a 83       	std	Y+2, r25	; 0x02
    1bec:	89 83       	std	Y+1, r24	; 0x01
    1bee:	89 81       	ldd	r24, Y+1	; 0x01
    1bf0:	9a 81       	ldd	r25, Y+2	; 0x02
    1bf2:	01 97       	sbiw	r24, 0x01	; 1
    1bf4:	f1 f7       	brne	.-4      	; 0x1bf2 <LCD_voidInit+0x116>
    1bf6:	9a 83       	std	Y+2, r25	; 0x02
    1bf8:	89 83       	std	Y+1, r24	; 0x01

    // Wait For More Than 30 ms
    _delay_ms(40);

    /*Send Function Set Command*/
    LCD_voidSendCommand(FUNCTION_SET_CMD);
    1bfa:	88 e3       	ldi	r24, 0x38	; 56
    1bfc:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <LCD_voidSendCommand>
    /*Send Display On/Off Control Command*/
    LCD_voidSendCommand(DISPLAY_ON_OFF_CMD);
    1c00:	8f e0       	ldi	r24, 0x0F	; 15
    1c02:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <LCD_voidSendCommand>
    /*Send Display Clear Command*/
    LCD_voidSendCommand(DISPLAY_CLEAR_CMD);
    1c06:	81 e0       	ldi	r24, 0x01	; 1
    1c08:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <LCD_voidSendCommand>
    #elif LCD_INIT_MODE == FOUR_BIT_MODE

    #else
        #error("LCD_INIT_MODE Configuration Error")
    #endif
}
    1c0c:	2e 96       	adiw	r28, 0x0e	; 14
    1c0e:	0f b6       	in	r0, 0x3f	; 63
    1c10:	f8 94       	cli
    1c12:	de bf       	out	0x3e, r29	; 62
    1c14:	0f be       	out	0x3f, r0	; 63
    1c16:	cd bf       	out	0x3d, r28	; 61
    1c18:	cf 91       	pop	r28
    1c1a:	df 91       	pop	r29
    1c1c:	08 95       	ret

00001c1e <LCD_voidSendData>:

void LCD_voidSendData(u8 Copy_u8Data)
{
    1c1e:	df 93       	push	r29
    1c20:	cf 93       	push	r28
    1c22:	cd b7       	in	r28, 0x3d	; 61
    1c24:	de b7       	in	r29, 0x3e	; 62
    1c26:	2f 97       	sbiw	r28, 0x0f	; 15
    1c28:	0f b6       	in	r0, 0x3f	; 63
    1c2a:	f8 94       	cli
    1c2c:	de bf       	out	0x3e, r29	; 62
    1c2e:	0f be       	out	0x3f, r0	; 63
    1c30:	cd bf       	out	0x3d, r28	; 61
    1c32:	8f 87       	std	Y+15, r24	; 0x0f
    // Set The RS Pin To Send The Command ( RS -> 0: Command, 1: Data)
    DIO_voidSetPinValue(LCD_CTRL_PORT, LCD_RS_PIN, HIGH);
    1c34:	81 e0       	ldi	r24, 0x01	; 1
    1c36:	61 e0       	ldi	r22, 0x01	; 1
    1c38:	41 e0       	ldi	r20, 0x01	; 1
    1c3a:	0e 94 12 0a 	call	0x1424	; 0x1424 <DIO_voidSetPinValue>
    // Clear The RW Pin To Write The Command (R/W -> 0: Write, 1: Read)
    DIO_voidSetPinValue(LCD_CTRL_PORT, LCD_RW_PIN, LOW);
    1c3e:	81 e0       	ldi	r24, 0x01	; 1
    1c40:	60 e0       	ldi	r22, 0x00	; 0
    1c42:	40 e0       	ldi	r20, 0x00	; 0
    1c44:	0e 94 12 0a 	call	0x1424	; 0x1424 <DIO_voidSetPinValue>
    // Set The Command On The Data/Command Port
    DIO_voidSetPortSpecificValue(LCD_DATA_PORT, Copy_u8Data);
    1c48:	80 e0       	ldi	r24, 0x00	; 0
    1c4a:	6f 85       	ldd	r22, Y+15	; 0x0f
    1c4c:	0e 94 e4 0b 	call	0x17c8	; 0x17c8 <DIO_voidSetPortSpecificValue>

    /*Send Enable Pulse*/
    /*Low*/
    DIO_voidSetPinValue(LCD_CTRL_PORT, LCD_EN_PIN, LOW);
    1c50:	81 e0       	ldi	r24, 0x01	; 1
    1c52:	62 e0       	ldi	r22, 0x02	; 2
    1c54:	40 e0       	ldi	r20, 0x00	; 0
    1c56:	0e 94 12 0a 	call	0x1424	; 0x1424 <DIO_voidSetPinValue>
    /*High For 2msec*/
    DIO_voidSetPinValue(LCD_CTRL_PORT, LCD_EN_PIN, HIGH);
    1c5a:	81 e0       	ldi	r24, 0x01	; 1
    1c5c:	62 e0       	ldi	r22, 0x02	; 2
    1c5e:	41 e0       	ldi	r20, 0x01	; 1
    1c60:	0e 94 12 0a 	call	0x1424	; 0x1424 <DIO_voidSetPinValue>
    1c64:	80 e0       	ldi	r24, 0x00	; 0
    1c66:	90 e0       	ldi	r25, 0x00	; 0
    1c68:	a0 e0       	ldi	r26, 0x00	; 0
    1c6a:	b0 e4       	ldi	r27, 0x40	; 64
    1c6c:	8b 87       	std	Y+11, r24	; 0x0b
    1c6e:	9c 87       	std	Y+12, r25	; 0x0c
    1c70:	ad 87       	std	Y+13, r26	; 0x0d
    1c72:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c74:	6b 85       	ldd	r22, Y+11	; 0x0b
    1c76:	7c 85       	ldd	r23, Y+12	; 0x0c
    1c78:	8d 85       	ldd	r24, Y+13	; 0x0d
    1c7a:	9e 85       	ldd	r25, Y+14	; 0x0e
    1c7c:	20 e0       	ldi	r18, 0x00	; 0
    1c7e:	30 e0       	ldi	r19, 0x00	; 0
    1c80:	4a ef       	ldi	r20, 0xFA	; 250
    1c82:	54 e4       	ldi	r21, 0x44	; 68
    1c84:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c88:	dc 01       	movw	r26, r24
    1c8a:	cb 01       	movw	r24, r22
    1c8c:	8f 83       	std	Y+7, r24	; 0x07
    1c8e:	98 87       	std	Y+8, r25	; 0x08
    1c90:	a9 87       	std	Y+9, r26	; 0x09
    1c92:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1c94:	6f 81       	ldd	r22, Y+7	; 0x07
    1c96:	78 85       	ldd	r23, Y+8	; 0x08
    1c98:	89 85       	ldd	r24, Y+9	; 0x09
    1c9a:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c9c:	20 e0       	ldi	r18, 0x00	; 0
    1c9e:	30 e0       	ldi	r19, 0x00	; 0
    1ca0:	40 e8       	ldi	r20, 0x80	; 128
    1ca2:	5f e3       	ldi	r21, 0x3F	; 63
    1ca4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1ca8:	88 23       	and	r24, r24
    1caa:	2c f4       	brge	.+10     	; 0x1cb6 <LCD_voidSendData+0x98>
		__ticks = 1;
    1cac:	81 e0       	ldi	r24, 0x01	; 1
    1cae:	90 e0       	ldi	r25, 0x00	; 0
    1cb0:	9e 83       	std	Y+6, r25	; 0x06
    1cb2:	8d 83       	std	Y+5, r24	; 0x05
    1cb4:	3f c0       	rjmp	.+126    	; 0x1d34 <LCD_voidSendData+0x116>
	else if (__tmp > 65535)
    1cb6:	6f 81       	ldd	r22, Y+7	; 0x07
    1cb8:	78 85       	ldd	r23, Y+8	; 0x08
    1cba:	89 85       	ldd	r24, Y+9	; 0x09
    1cbc:	9a 85       	ldd	r25, Y+10	; 0x0a
    1cbe:	20 e0       	ldi	r18, 0x00	; 0
    1cc0:	3f ef       	ldi	r19, 0xFF	; 255
    1cc2:	4f e7       	ldi	r20, 0x7F	; 127
    1cc4:	57 e4       	ldi	r21, 0x47	; 71
    1cc6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1cca:	18 16       	cp	r1, r24
    1ccc:	4c f5       	brge	.+82     	; 0x1d20 <LCD_voidSendData+0x102>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1cce:	6b 85       	ldd	r22, Y+11	; 0x0b
    1cd0:	7c 85       	ldd	r23, Y+12	; 0x0c
    1cd2:	8d 85       	ldd	r24, Y+13	; 0x0d
    1cd4:	9e 85       	ldd	r25, Y+14	; 0x0e
    1cd6:	20 e0       	ldi	r18, 0x00	; 0
    1cd8:	30 e0       	ldi	r19, 0x00	; 0
    1cda:	40 e2       	ldi	r20, 0x20	; 32
    1cdc:	51 e4       	ldi	r21, 0x41	; 65
    1cde:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ce2:	dc 01       	movw	r26, r24
    1ce4:	cb 01       	movw	r24, r22
    1ce6:	bc 01       	movw	r22, r24
    1ce8:	cd 01       	movw	r24, r26
    1cea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1cee:	dc 01       	movw	r26, r24
    1cf0:	cb 01       	movw	r24, r22
    1cf2:	9e 83       	std	Y+6, r25	; 0x06
    1cf4:	8d 83       	std	Y+5, r24	; 0x05
    1cf6:	0f c0       	rjmp	.+30     	; 0x1d16 <LCD_voidSendData+0xf8>
    1cf8:	88 ec       	ldi	r24, 0xC8	; 200
    1cfa:	90 e0       	ldi	r25, 0x00	; 0
    1cfc:	9c 83       	std	Y+4, r25	; 0x04
    1cfe:	8b 83       	std	Y+3, r24	; 0x03
    1d00:	8b 81       	ldd	r24, Y+3	; 0x03
    1d02:	9c 81       	ldd	r25, Y+4	; 0x04
    1d04:	01 97       	sbiw	r24, 0x01	; 1
    1d06:	f1 f7       	brne	.-4      	; 0x1d04 <LCD_voidSendData+0xe6>
    1d08:	9c 83       	std	Y+4, r25	; 0x04
    1d0a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d0c:	8d 81       	ldd	r24, Y+5	; 0x05
    1d0e:	9e 81       	ldd	r25, Y+6	; 0x06
    1d10:	01 97       	sbiw	r24, 0x01	; 1
    1d12:	9e 83       	std	Y+6, r25	; 0x06
    1d14:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d16:	8d 81       	ldd	r24, Y+5	; 0x05
    1d18:	9e 81       	ldd	r25, Y+6	; 0x06
    1d1a:	00 97       	sbiw	r24, 0x00	; 0
    1d1c:	69 f7       	brne	.-38     	; 0x1cf8 <LCD_voidSendData+0xda>
    1d1e:	14 c0       	rjmp	.+40     	; 0x1d48 <LCD_voidSendData+0x12a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d20:	6f 81       	ldd	r22, Y+7	; 0x07
    1d22:	78 85       	ldd	r23, Y+8	; 0x08
    1d24:	89 85       	ldd	r24, Y+9	; 0x09
    1d26:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d28:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d2c:	dc 01       	movw	r26, r24
    1d2e:	cb 01       	movw	r24, r22
    1d30:	9e 83       	std	Y+6, r25	; 0x06
    1d32:	8d 83       	std	Y+5, r24	; 0x05
    1d34:	8d 81       	ldd	r24, Y+5	; 0x05
    1d36:	9e 81       	ldd	r25, Y+6	; 0x06
    1d38:	9a 83       	std	Y+2, r25	; 0x02
    1d3a:	89 83       	std	Y+1, r24	; 0x01
    1d3c:	89 81       	ldd	r24, Y+1	; 0x01
    1d3e:	9a 81       	ldd	r25, Y+2	; 0x02
    1d40:	01 97       	sbiw	r24, 0x01	; 1
    1d42:	f1 f7       	brne	.-4      	; 0x1d40 <LCD_voidSendData+0x122>
    1d44:	9a 83       	std	Y+2, r25	; 0x02
    1d46:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(2);
    /*Low*/
    DIO_voidSetPinValue(LCD_CTRL_PORT, LCD_EN_PIN, LOW);
    1d48:	81 e0       	ldi	r24, 0x01	; 1
    1d4a:	62 e0       	ldi	r22, 0x02	; 2
    1d4c:	40 e0       	ldi	r20, 0x00	; 0
    1d4e:	0e 94 12 0a 	call	0x1424	; 0x1424 <DIO_voidSetPinValue>
}
    1d52:	2f 96       	adiw	r28, 0x0f	; 15
    1d54:	0f b6       	in	r0, 0x3f	; 63
    1d56:	f8 94       	cli
    1d58:	de bf       	out	0x3e, r29	; 62
    1d5a:	0f be       	out	0x3f, r0	; 63
    1d5c:	cd bf       	out	0x3d, r28	; 61
    1d5e:	cf 91       	pop	r28
    1d60:	df 91       	pop	r29
    1d62:	08 95       	ret

00001d64 <LCD_voidSendCommand>:

static void LCD_voidSendCommand(u8 Copy_u8Command)
{
    1d64:	df 93       	push	r29
    1d66:	cf 93       	push	r28
    1d68:	cd b7       	in	r28, 0x3d	; 61
    1d6a:	de b7       	in	r29, 0x3e	; 62
    1d6c:	2f 97       	sbiw	r28, 0x0f	; 15
    1d6e:	0f b6       	in	r0, 0x3f	; 63
    1d70:	f8 94       	cli
    1d72:	de bf       	out	0x3e, r29	; 62
    1d74:	0f be       	out	0x3f, r0	; 63
    1d76:	cd bf       	out	0x3d, r28	; 61
    1d78:	8f 87       	std	Y+15, r24	; 0x0f
    // Clear The RS Pin To Send The Command ( RS -> 0: Command, 1: Data)
    DIO_voidSetPinValue(LCD_CTRL_PORT, LCD_RS_PIN, LOW);
    1d7a:	81 e0       	ldi	r24, 0x01	; 1
    1d7c:	61 e0       	ldi	r22, 0x01	; 1
    1d7e:	40 e0       	ldi	r20, 0x00	; 0
    1d80:	0e 94 12 0a 	call	0x1424	; 0x1424 <DIO_voidSetPinValue>
    // Clear The RW Pin To Write The Command (R/W -> 0: Write, 1: Read)
    DIO_voidSetPinValue(LCD_CTRL_PORT, LCD_RW_PIN, LOW);
    1d84:	81 e0       	ldi	r24, 0x01	; 1
    1d86:	60 e0       	ldi	r22, 0x00	; 0
    1d88:	40 e0       	ldi	r20, 0x00	; 0
    1d8a:	0e 94 12 0a 	call	0x1424	; 0x1424 <DIO_voidSetPinValue>
    // Set The Command On The Data/Command Port
    DIO_voidSetPortSpecificValue(LCD_DATA_PORT, Copy_u8Command);
    1d8e:	80 e0       	ldi	r24, 0x00	; 0
    1d90:	6f 85       	ldd	r22, Y+15	; 0x0f
    1d92:	0e 94 e4 0b 	call	0x17c8	; 0x17c8 <DIO_voidSetPortSpecificValue>

    /*Send Enable Pulse*/
    /*Low*/
    DIO_voidSetPinValue(LCD_CTRL_PORT, LCD_EN_PIN, LOW);
    1d96:	81 e0       	ldi	r24, 0x01	; 1
    1d98:	62 e0       	ldi	r22, 0x02	; 2
    1d9a:	40 e0       	ldi	r20, 0x00	; 0
    1d9c:	0e 94 12 0a 	call	0x1424	; 0x1424 <DIO_voidSetPinValue>
    /*High For 2msec*/
    DIO_voidSetPinValue(LCD_CTRL_PORT, LCD_EN_PIN, HIGH);
    1da0:	81 e0       	ldi	r24, 0x01	; 1
    1da2:	62 e0       	ldi	r22, 0x02	; 2
    1da4:	41 e0       	ldi	r20, 0x01	; 1
    1da6:	0e 94 12 0a 	call	0x1424	; 0x1424 <DIO_voidSetPinValue>
    1daa:	80 e0       	ldi	r24, 0x00	; 0
    1dac:	90 e0       	ldi	r25, 0x00	; 0
    1dae:	a0 e0       	ldi	r26, 0x00	; 0
    1db0:	b0 e4       	ldi	r27, 0x40	; 64
    1db2:	8b 87       	std	Y+11, r24	; 0x0b
    1db4:	9c 87       	std	Y+12, r25	; 0x0c
    1db6:	ad 87       	std	Y+13, r26	; 0x0d
    1db8:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1dba:	6b 85       	ldd	r22, Y+11	; 0x0b
    1dbc:	7c 85       	ldd	r23, Y+12	; 0x0c
    1dbe:	8d 85       	ldd	r24, Y+13	; 0x0d
    1dc0:	9e 85       	ldd	r25, Y+14	; 0x0e
    1dc2:	20 e0       	ldi	r18, 0x00	; 0
    1dc4:	30 e0       	ldi	r19, 0x00	; 0
    1dc6:	4a ef       	ldi	r20, 0xFA	; 250
    1dc8:	54 e4       	ldi	r21, 0x44	; 68
    1dca:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1dce:	dc 01       	movw	r26, r24
    1dd0:	cb 01       	movw	r24, r22
    1dd2:	8f 83       	std	Y+7, r24	; 0x07
    1dd4:	98 87       	std	Y+8, r25	; 0x08
    1dd6:	a9 87       	std	Y+9, r26	; 0x09
    1dd8:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1dda:	6f 81       	ldd	r22, Y+7	; 0x07
    1ddc:	78 85       	ldd	r23, Y+8	; 0x08
    1dde:	89 85       	ldd	r24, Y+9	; 0x09
    1de0:	9a 85       	ldd	r25, Y+10	; 0x0a
    1de2:	20 e0       	ldi	r18, 0x00	; 0
    1de4:	30 e0       	ldi	r19, 0x00	; 0
    1de6:	40 e8       	ldi	r20, 0x80	; 128
    1de8:	5f e3       	ldi	r21, 0x3F	; 63
    1dea:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1dee:	88 23       	and	r24, r24
    1df0:	2c f4       	brge	.+10     	; 0x1dfc <LCD_voidSendCommand+0x98>
		__ticks = 1;
    1df2:	81 e0       	ldi	r24, 0x01	; 1
    1df4:	90 e0       	ldi	r25, 0x00	; 0
    1df6:	9e 83       	std	Y+6, r25	; 0x06
    1df8:	8d 83       	std	Y+5, r24	; 0x05
    1dfa:	3f c0       	rjmp	.+126    	; 0x1e7a <LCD_voidSendCommand+0x116>
	else if (__tmp > 65535)
    1dfc:	6f 81       	ldd	r22, Y+7	; 0x07
    1dfe:	78 85       	ldd	r23, Y+8	; 0x08
    1e00:	89 85       	ldd	r24, Y+9	; 0x09
    1e02:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e04:	20 e0       	ldi	r18, 0x00	; 0
    1e06:	3f ef       	ldi	r19, 0xFF	; 255
    1e08:	4f e7       	ldi	r20, 0x7F	; 127
    1e0a:	57 e4       	ldi	r21, 0x47	; 71
    1e0c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1e10:	18 16       	cp	r1, r24
    1e12:	4c f5       	brge	.+82     	; 0x1e66 <LCD_voidSendCommand+0x102>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e14:	6b 85       	ldd	r22, Y+11	; 0x0b
    1e16:	7c 85       	ldd	r23, Y+12	; 0x0c
    1e18:	8d 85       	ldd	r24, Y+13	; 0x0d
    1e1a:	9e 85       	ldd	r25, Y+14	; 0x0e
    1e1c:	20 e0       	ldi	r18, 0x00	; 0
    1e1e:	30 e0       	ldi	r19, 0x00	; 0
    1e20:	40 e2       	ldi	r20, 0x20	; 32
    1e22:	51 e4       	ldi	r21, 0x41	; 65
    1e24:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e28:	dc 01       	movw	r26, r24
    1e2a:	cb 01       	movw	r24, r22
    1e2c:	bc 01       	movw	r22, r24
    1e2e:	cd 01       	movw	r24, r26
    1e30:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e34:	dc 01       	movw	r26, r24
    1e36:	cb 01       	movw	r24, r22
    1e38:	9e 83       	std	Y+6, r25	; 0x06
    1e3a:	8d 83       	std	Y+5, r24	; 0x05
    1e3c:	0f c0       	rjmp	.+30     	; 0x1e5c <LCD_voidSendCommand+0xf8>
    1e3e:	88 ec       	ldi	r24, 0xC8	; 200
    1e40:	90 e0       	ldi	r25, 0x00	; 0
    1e42:	9c 83       	std	Y+4, r25	; 0x04
    1e44:	8b 83       	std	Y+3, r24	; 0x03
    1e46:	8b 81       	ldd	r24, Y+3	; 0x03
    1e48:	9c 81       	ldd	r25, Y+4	; 0x04
    1e4a:	01 97       	sbiw	r24, 0x01	; 1
    1e4c:	f1 f7       	brne	.-4      	; 0x1e4a <LCD_voidSendCommand+0xe6>
    1e4e:	9c 83       	std	Y+4, r25	; 0x04
    1e50:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e52:	8d 81       	ldd	r24, Y+5	; 0x05
    1e54:	9e 81       	ldd	r25, Y+6	; 0x06
    1e56:	01 97       	sbiw	r24, 0x01	; 1
    1e58:	9e 83       	std	Y+6, r25	; 0x06
    1e5a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e5c:	8d 81       	ldd	r24, Y+5	; 0x05
    1e5e:	9e 81       	ldd	r25, Y+6	; 0x06
    1e60:	00 97       	sbiw	r24, 0x00	; 0
    1e62:	69 f7       	brne	.-38     	; 0x1e3e <LCD_voidSendCommand+0xda>
    1e64:	14 c0       	rjmp	.+40     	; 0x1e8e <LCD_voidSendCommand+0x12a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e66:	6f 81       	ldd	r22, Y+7	; 0x07
    1e68:	78 85       	ldd	r23, Y+8	; 0x08
    1e6a:	89 85       	ldd	r24, Y+9	; 0x09
    1e6c:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e6e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e72:	dc 01       	movw	r26, r24
    1e74:	cb 01       	movw	r24, r22
    1e76:	9e 83       	std	Y+6, r25	; 0x06
    1e78:	8d 83       	std	Y+5, r24	; 0x05
    1e7a:	8d 81       	ldd	r24, Y+5	; 0x05
    1e7c:	9e 81       	ldd	r25, Y+6	; 0x06
    1e7e:	9a 83       	std	Y+2, r25	; 0x02
    1e80:	89 83       	std	Y+1, r24	; 0x01
    1e82:	89 81       	ldd	r24, Y+1	; 0x01
    1e84:	9a 81       	ldd	r25, Y+2	; 0x02
    1e86:	01 97       	sbiw	r24, 0x01	; 1
    1e88:	f1 f7       	brne	.-4      	; 0x1e86 <LCD_voidSendCommand+0x122>
    1e8a:	9a 83       	std	Y+2, r25	; 0x02
    1e8c:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(2);
    /*Low*/
    DIO_voidSetPinValue(LCD_CTRL_PORT, LCD_EN_PIN, LOW);
    1e8e:	81 e0       	ldi	r24, 0x01	; 1
    1e90:	62 e0       	ldi	r22, 0x02	; 2
    1e92:	40 e0       	ldi	r20, 0x00	; 0
    1e94:	0e 94 12 0a 	call	0x1424	; 0x1424 <DIO_voidSetPinValue>

}
    1e98:	2f 96       	adiw	r28, 0x0f	; 15
    1e9a:	0f b6       	in	r0, 0x3f	; 63
    1e9c:	f8 94       	cli
    1e9e:	de bf       	out	0x3e, r29	; 62
    1ea0:	0f be       	out	0x3f, r0	; 63
    1ea2:	cd bf       	out	0x3d, r28	; 61
    1ea4:	cf 91       	pop	r28
    1ea6:	df 91       	pop	r29
    1ea8:	08 95       	ret

00001eaa <LCD_voidClearDisplay>:

void LCD_voidClearDisplay(void)
{
    1eaa:	df 93       	push	r29
    1eac:	cf 93       	push	r28
    1eae:	cd b7       	in	r28, 0x3d	; 61
    1eb0:	de b7       	in	r29, 0x3e	; 62
    LCD_voidSendCommand(DISPLAY_CLEAR_CMD);
    1eb2:	81 e0       	ldi	r24, 0x01	; 1
    1eb4:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <LCD_voidSendCommand>
}
    1eb8:	cf 91       	pop	r28
    1eba:	df 91       	pop	r29
    1ebc:	08 95       	ret

00001ebe <LCD_voidGoToXY>:

void LCD_voidGoToXY(u8 Copy_u8XPos, u8 Copy_u8YPos)
{
    1ebe:	df 93       	push	r29
    1ec0:	cf 93       	push	r28
    1ec2:	00 d0       	rcall	.+0      	; 0x1ec4 <LCD_voidGoToXY+0x6>
    1ec4:	0f 92       	push	r0
    1ec6:	cd b7       	in	r28, 0x3d	; 61
    1ec8:	de b7       	in	r29, 0x3e	; 62
    1eca:	8a 83       	std	Y+2, r24	; 0x02
    1ecc:	6b 83       	std	Y+3, r22	; 0x03
    u8 Local_u8CharacterAddress = 0;
    1ece:	19 82       	std	Y+1, r1	; 0x01
    /*Calculate The Address Of The Character On LCD*/
    if(Copy_u8XPos == 0)
    1ed0:	8a 81       	ldd	r24, Y+2	; 0x02
    1ed2:	88 23       	and	r24, r24
    1ed4:	19 f4       	brne	.+6      	; 0x1edc <LCD_voidGoToXY+0x1e>
    {
        // @ x = 0 -> Address = Y-Position
        Local_u8CharacterAddress = Copy_u8YPos;
    1ed6:	8b 81       	ldd	r24, Y+3	; 0x03
    1ed8:	89 83       	std	Y+1, r24	; 0x01
    1eda:	06 c0       	rjmp	.+12     	; 0x1ee8 <LCD_voidGoToXY+0x2a>
    }
    else if (Copy_u8XPos == 1)
    1edc:	8a 81       	ldd	r24, Y+2	; 0x02
    1ede:	81 30       	cpi	r24, 0x01	; 1
    1ee0:	19 f4       	brne	.+6      	; 0x1ee8 <LCD_voidGoToXY+0x2a>
    {
        // @ x = 1 -> Address = Y-Position + 0x40
        Local_u8CharacterAddress = Copy_u8YPos + 0x40;
    1ee2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ee4:	80 5c       	subi	r24, 0xC0	; 192
    1ee6:	89 83       	std	Y+1, r24	; 0x01
    else
    {
        // Raise an error 
    }
    /*Set The 7th bit in the address variable*/
    SET_BIT(Local_u8CharacterAddress, 7);
    1ee8:	89 81       	ldd	r24, Y+1	; 0x01
    1eea:	80 68       	ori	r24, 0x80	; 128
    1eec:	89 83       	std	Y+1, r24	; 0x01
    /*Send the address variable as a command*/
    LCD_voidSendCommand(Local_u8CharacterAddress);  
    1eee:	89 81       	ldd	r24, Y+1	; 0x01
    1ef0:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <LCD_voidSendCommand>
}
    1ef4:	0f 90       	pop	r0
    1ef6:	0f 90       	pop	r0
    1ef8:	0f 90       	pop	r0
    1efa:	cf 91       	pop	r28
    1efc:	df 91       	pop	r29
    1efe:	08 95       	ret

00001f00 <LCD_voidSendString>:

void LCD_voidSendString(u8 * Copy_pu8StringArray)
{
    1f00:	df 93       	push	r29
    1f02:	cf 93       	push	r28
    1f04:	00 d0       	rcall	.+0      	; 0x1f06 <LCD_voidSendString+0x6>
    1f06:	0f 92       	push	r0
    1f08:	cd b7       	in	r28, 0x3d	; 61
    1f0a:	de b7       	in	r29, 0x3e	; 62
    1f0c:	9b 83       	std	Y+3, r25	; 0x03
    1f0e:	8a 83       	std	Y+2, r24	; 0x02
    u8 Local_u8LoopCounter = 0 ;
    1f10:	19 82       	std	Y+1, r1	; 0x01
    1f12:	0e c0       	rjmp	.+28     	; 0x1f30 <LCD_voidSendString+0x30>
    /*Loop On The String till the null terminator*/
    while(Copy_pu8StringArray[Local_u8LoopCounter] != '\0')
    {
        /*Send The Array Element*/
        LCD_voidSendData(Copy_pu8StringArray[Local_u8LoopCounter]);
    1f14:	89 81       	ldd	r24, Y+1	; 0x01
    1f16:	28 2f       	mov	r18, r24
    1f18:	30 e0       	ldi	r19, 0x00	; 0
    1f1a:	8a 81       	ldd	r24, Y+2	; 0x02
    1f1c:	9b 81       	ldd	r25, Y+3	; 0x03
    1f1e:	fc 01       	movw	r30, r24
    1f20:	e2 0f       	add	r30, r18
    1f22:	f3 1f       	adc	r31, r19
    1f24:	80 81       	ld	r24, Z
    1f26:	0e 94 0f 0e 	call	0x1c1e	; 0x1c1e <LCD_voidSendData>
        Local_u8LoopCounter++;
    1f2a:	89 81       	ldd	r24, Y+1	; 0x01
    1f2c:	8f 5f       	subi	r24, 0xFF	; 255
    1f2e:	89 83       	std	Y+1, r24	; 0x01

void LCD_voidSendString(u8 * Copy_pu8StringArray)
{
    u8 Local_u8LoopCounter = 0 ;
    /*Loop On The String till the null terminator*/
    while(Copy_pu8StringArray[Local_u8LoopCounter] != '\0')
    1f30:	89 81       	ldd	r24, Y+1	; 0x01
    1f32:	28 2f       	mov	r18, r24
    1f34:	30 e0       	ldi	r19, 0x00	; 0
    1f36:	8a 81       	ldd	r24, Y+2	; 0x02
    1f38:	9b 81       	ldd	r25, Y+3	; 0x03
    1f3a:	fc 01       	movw	r30, r24
    1f3c:	e2 0f       	add	r30, r18
    1f3e:	f3 1f       	adc	r31, r19
    1f40:	80 81       	ld	r24, Z
    1f42:	88 23       	and	r24, r24
    1f44:	39 f7       	brne	.-50     	; 0x1f14 <LCD_voidSendString+0x14>
    {
        /*Send The Array Element*/
        LCD_voidSendData(Copy_pu8StringArray[Local_u8LoopCounter]);
        Local_u8LoopCounter++;
    }
}
    1f46:	0f 90       	pop	r0
    1f48:	0f 90       	pop	r0
    1f4a:	0f 90       	pop	r0
    1f4c:	cf 91       	pop	r28
    1f4e:	df 91       	pop	r29
    1f50:	08 95       	ret

00001f52 <LCD_voidSendNumber>:

void LCD_voidSendNumber(u32 Copy_u32Number)
{
    1f52:	df 93       	push	r29
    1f54:	cf 93       	push	r28
    1f56:	cd b7       	in	r28, 0x3d	; 61
    1f58:	de b7       	in	r29, 0x3e	; 62
    1f5a:	2d 97       	sbiw	r28, 0x0d	; 13
    1f5c:	0f b6       	in	r0, 0x3f	; 63
    1f5e:	f8 94       	cli
    1f60:	de bf       	out	0x3e, r29	; 62
    1f62:	0f be       	out	0x3f, r0	; 63
    1f64:	cd bf       	out	0x3d, r28	; 61
    1f66:	9d 87       	std	Y+13, r25	; 0x0d
    1f68:	8c 87       	std	Y+12, r24	; 0x0c
    u8 Local_u8ArrayNumber[10];
    s8 Local_s8LoopCounter = 0;
    1f6a:	19 82       	std	Y+1, r1	; 0x01
    1f6c:	1f c0       	rjmp	.+62     	; 0x1fac <LCD_voidSendNumber+0x5a>
    while(Copy_u32Number != 0)
    {
        Local_u8ArrayNumber[Local_s8LoopCounter] = Copy_u32Number % 10;
    1f6e:	89 81       	ldd	r24, Y+1	; 0x01
    1f70:	e8 2f       	mov	r30, r24
    1f72:	ff 27       	eor	r31, r31
    1f74:	e7 fd       	sbrc	r30, 7
    1f76:	f0 95       	com	r31
    1f78:	8c 85       	ldd	r24, Y+12	; 0x0c
    1f7a:	9d 85       	ldd	r25, Y+13	; 0x0d
    1f7c:	2a e0       	ldi	r18, 0x0A	; 10
    1f7e:	30 e0       	ldi	r19, 0x00	; 0
    1f80:	b9 01       	movw	r22, r18
    1f82:	0e 94 43 11 	call	0x2286	; 0x2286 <__udivmodhi4>
    1f86:	28 2f       	mov	r18, r24
    1f88:	ce 01       	movw	r24, r28
    1f8a:	02 96       	adiw	r24, 0x02	; 2
    1f8c:	e8 0f       	add	r30, r24
    1f8e:	f9 1f       	adc	r31, r25
    1f90:	20 83       	st	Z, r18
        Copy_u32Number /= 10;
    1f92:	8c 85       	ldd	r24, Y+12	; 0x0c
    1f94:	9d 85       	ldd	r25, Y+13	; 0x0d
    1f96:	2a e0       	ldi	r18, 0x0A	; 10
    1f98:	30 e0       	ldi	r19, 0x00	; 0
    1f9a:	b9 01       	movw	r22, r18
    1f9c:	0e 94 43 11 	call	0x2286	; 0x2286 <__udivmodhi4>
    1fa0:	cb 01       	movw	r24, r22
    1fa2:	9d 87       	std	Y+13, r25	; 0x0d
    1fa4:	8c 87       	std	Y+12, r24	; 0x0c
        Local_s8LoopCounter++;
    1fa6:	89 81       	ldd	r24, Y+1	; 0x01
    1fa8:	8f 5f       	subi	r24, 0xFF	; 255
    1faa:	89 83       	std	Y+1, r24	; 0x01

void LCD_voidSendNumber(u32 Copy_u32Number)
{
    u8 Local_u8ArrayNumber[10];
    s8 Local_s8LoopCounter = 0;
    while(Copy_u32Number != 0)
    1fac:	8c 85       	ldd	r24, Y+12	; 0x0c
    1fae:	9d 85       	ldd	r25, Y+13	; 0x0d
    1fb0:	00 97       	sbiw	r24, 0x00	; 0
    1fb2:	e9 f6       	brne	.-70     	; 0x1f6e <LCD_voidSendNumber+0x1c>
    {
        Local_u8ArrayNumber[Local_s8LoopCounter] = Copy_u32Number % 10;
        Copy_u32Number /= 10;
        Local_s8LoopCounter++;
    }
    Local_s8LoopCounter--;
    1fb4:	89 81       	ldd	r24, Y+1	; 0x01
    1fb6:	81 50       	subi	r24, 0x01	; 1
    1fb8:	89 83       	std	Y+1, r24	; 0x01
    1fba:	11 c0       	rjmp	.+34     	; 0x1fde <LCD_voidSendNumber+0x8c>
    while(Local_s8LoopCounter >= 0)
    {
        LCD_voidSendData(Local_u8ArrayNumber[Local_s8LoopCounter] + '0');
    1fbc:	89 81       	ldd	r24, Y+1	; 0x01
    1fbe:	28 2f       	mov	r18, r24
    1fc0:	33 27       	eor	r19, r19
    1fc2:	27 fd       	sbrc	r18, 7
    1fc4:	30 95       	com	r19
    1fc6:	ce 01       	movw	r24, r28
    1fc8:	02 96       	adiw	r24, 0x02	; 2
    1fca:	fc 01       	movw	r30, r24
    1fcc:	e2 0f       	add	r30, r18
    1fce:	f3 1f       	adc	r31, r19
    1fd0:	80 81       	ld	r24, Z
    1fd2:	80 5d       	subi	r24, 0xD0	; 208
    1fd4:	0e 94 0f 0e 	call	0x1c1e	; 0x1c1e <LCD_voidSendData>
        Local_s8LoopCounter--;
    1fd8:	89 81       	ldd	r24, Y+1	; 0x01
    1fda:	81 50       	subi	r24, 0x01	; 1
    1fdc:	89 83       	std	Y+1, r24	; 0x01
        Local_u8ArrayNumber[Local_s8LoopCounter] = Copy_u32Number % 10;
        Copy_u32Number /= 10;
        Local_s8LoopCounter++;
    }
    Local_s8LoopCounter--;
    while(Local_s8LoopCounter >= 0)
    1fde:	89 81       	ldd	r24, Y+1	; 0x01
    1fe0:	88 23       	and	r24, r24
    1fe2:	64 f7       	brge	.-40     	; 0x1fbc <LCD_voidSendNumber+0x6a>
    {
        LCD_voidSendData(Local_u8ArrayNumber[Local_s8LoopCounter] + '0');
        Local_s8LoopCounter--;
    }
}
    1fe4:	2d 96       	adiw	r28, 0x0d	; 13
    1fe6:	0f b6       	in	r0, 0x3f	; 63
    1fe8:	f8 94       	cli
    1fea:	de bf       	out	0x3e, r29	; 62
    1fec:	0f be       	out	0x3f, r0	; 63
    1fee:	cd bf       	out	0x3d, r28	; 61
    1ff0:	cf 91       	pop	r28
    1ff2:	df 91       	pop	r29
    1ff4:	08 95       	ret

00001ff6 <LCD_voidSendCustomCharacter>:

void LCD_voidSendCustomCharacter(u8 * Copy_pu8CharacterArray,
                                 u8 Copy_u8PatternNumber,
                                 u8 Copy_u8XPosition,
                                 u8 Copy_u8YPosition)
{
    1ff6:	df 93       	push	r29
    1ff8:	cf 93       	push	r28
    1ffa:	cd b7       	in	r28, 0x3d	; 61
    1ffc:	de b7       	in	r29, 0x3e	; 62
    1ffe:	27 97       	sbiw	r28, 0x07	; 7
    2000:	0f b6       	in	r0, 0x3f	; 63
    2002:	f8 94       	cli
    2004:	de bf       	out	0x3e, r29	; 62
    2006:	0f be       	out	0x3f, r0	; 63
    2008:	cd bf       	out	0x3d, r28	; 61
    200a:	9c 83       	std	Y+4, r25	; 0x04
    200c:	8b 83       	std	Y+3, r24	; 0x03
    200e:	6d 83       	std	Y+5, r22	; 0x05
    2010:	4e 83       	std	Y+6, r20	; 0x06
    2012:	2f 83       	std	Y+7, r18	; 0x07
    u8 Local_u8LoopCounter;
    u8 Local_u8CGRAMAddress = 0;
    2014:	19 82       	std	Y+1, r1	; 0x01
    /*Calculate the CGRAM Address = Pattern Number * 8*/
    Local_u8CGRAMAddress = Copy_u8PatternNumber * 8;
    2016:	8d 81       	ldd	r24, Y+5	; 0x05
    2018:	88 2f       	mov	r24, r24
    201a:	90 e0       	ldi	r25, 0x00	; 0
    201c:	88 0f       	add	r24, r24
    201e:	99 1f       	adc	r25, r25
    2020:	88 0f       	add	r24, r24
    2022:	99 1f       	adc	r25, r25
    2024:	88 0f       	add	r24, r24
    2026:	99 1f       	adc	r25, r25
    2028:	89 83       	std	Y+1, r24	; 0x01
    /*Set The 6th bit in the CGRAM Address Command*/
    SET_BIT(Local_u8CGRAMAddress, 6);
    202a:	89 81       	ldd	r24, Y+1	; 0x01
    202c:	80 64       	ori	r24, 0x40	; 64
    202e:	89 83       	std	Y+1, r24	; 0x01
    /*Send The CGRAM Address Command To The LCD*/
    LCD_voidSendCommand(Local_u8CGRAMAddress);
    2030:	89 81       	ldd	r24, Y+1	; 0x01
    2032:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <LCD_voidSendCommand>
    for(Local_u8LoopCounter = 0; Local_u8LoopCounter < 8; Local_u8LoopCounter++)
    2036:	1a 82       	std	Y+2, r1	; 0x02
    2038:	0e c0       	rjmp	.+28     	; 0x2056 <LCD_voidSendCustomCharacter+0x60>
    {
        /*Send Byte From The Character Array*/
        LCD_voidSendData(Copy_pu8CharacterArray[Local_u8LoopCounter]);
    203a:	8a 81       	ldd	r24, Y+2	; 0x02
    203c:	28 2f       	mov	r18, r24
    203e:	30 e0       	ldi	r19, 0x00	; 0
    2040:	8b 81       	ldd	r24, Y+3	; 0x03
    2042:	9c 81       	ldd	r25, Y+4	; 0x04
    2044:	fc 01       	movw	r30, r24
    2046:	e2 0f       	add	r30, r18
    2048:	f3 1f       	adc	r31, r19
    204a:	80 81       	ld	r24, Z
    204c:	0e 94 0f 0e 	call	0x1c1e	; 0x1c1e <LCD_voidSendData>
    Local_u8CGRAMAddress = Copy_u8PatternNumber * 8;
    /*Set The 6th bit in the CGRAM Address Command*/
    SET_BIT(Local_u8CGRAMAddress, 6);
    /*Send The CGRAM Address Command To The LCD*/
    LCD_voidSendCommand(Local_u8CGRAMAddress);
    for(Local_u8LoopCounter = 0; Local_u8LoopCounter < 8; Local_u8LoopCounter++)
    2050:	8a 81       	ldd	r24, Y+2	; 0x02
    2052:	8f 5f       	subi	r24, 0xFF	; 255
    2054:	8a 83       	std	Y+2, r24	; 0x02
    2056:	8a 81       	ldd	r24, Y+2	; 0x02
    2058:	88 30       	cpi	r24, 0x08	; 8
    205a:	78 f3       	brcs	.-34     	; 0x203a <LCD_voidSendCustomCharacter+0x44>
    {
        /*Send Byte From The Character Array*/
        LCD_voidSendData(Copy_pu8CharacterArray[Local_u8LoopCounter]);
    }
    /*Send The Command to Set The DDRAM Address*/
    LCD_voidGoToXY(Copy_u8XPosition, Copy_u8YPosition);
    205c:	8e 81       	ldd	r24, Y+6	; 0x06
    205e:	6f 81       	ldd	r22, Y+7	; 0x07
    2060:	0e 94 5f 0f 	call	0x1ebe	; 0x1ebe <LCD_voidGoToXY>
    /*Display The Pattern From CGRAM*/
    LCD_voidSendData(Copy_u8PatternNumber);
    2064:	8d 81       	ldd	r24, Y+5	; 0x05
    2066:	0e 94 0f 0e 	call	0x1c1e	; 0x1c1e <LCD_voidSendData>
}
    206a:	27 96       	adiw	r28, 0x07	; 7
    206c:	0f b6       	in	r0, 0x3f	; 63
    206e:	f8 94       	cli
    2070:	de bf       	out	0x3e, r29	; 62
    2072:	0f be       	out	0x3f, r0	; 63
    2074:	cd bf       	out	0x3d, r28	; 61
    2076:	cf 91       	pop	r28
    2078:	df 91       	pop	r29
    207a:	08 95       	ret

0000207c <KPD_voidInit>:




void KPD_voidInit(void)
{
    207c:	df 93       	push	r29
    207e:	cf 93       	push	r28
    2080:	cd b7       	in	r28, 0x3d	; 61
    2082:	de b7       	in	r29, 0x3e	; 62
    /* Set Rows Pins To Be Input PulledUp*/
    DIO_voidSetPinDirection(KPD_ROWS_PORT, KPD_ROW0_PIN, INPUT);
    2084:	83 e0       	ldi	r24, 0x03	; 3
    2086:	60 e0       	ldi	r22, 0x00	; 0
    2088:	40 e0       	ldi	r20, 0x00	; 0
    208a:	0e 94 20 09 	call	0x1240	; 0x1240 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(KPD_ROWS_PORT, KPD_ROW1_PIN, INPUT);
    208e:	83 e0       	ldi	r24, 0x03	; 3
    2090:	61 e0       	ldi	r22, 0x01	; 1
    2092:	40 e0       	ldi	r20, 0x00	; 0
    2094:	0e 94 20 09 	call	0x1240	; 0x1240 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(KPD_ROWS_PORT, KPD_ROW2_PIN, INPUT);
    2098:	83 e0       	ldi	r24, 0x03	; 3
    209a:	62 e0       	ldi	r22, 0x02	; 2
    209c:	40 e0       	ldi	r20, 0x00	; 0
    209e:	0e 94 20 09 	call	0x1240	; 0x1240 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(KPD_ROWS_PORT, KPD_ROW3_PIN, INPUT);
    20a2:	83 e0       	ldi	r24, 0x03	; 3
    20a4:	63 e0       	ldi	r22, 0x03	; 3
    20a6:	40 e0       	ldi	r20, 0x00	; 0
    20a8:	0e 94 20 09 	call	0x1240	; 0x1240 <DIO_voidSetPinDirection>
    
    DIO_voidSetPinValue(KPD_ROWS_PORT, KPD_ROW0_PIN, PULLUP);
    20ac:	83 e0       	ldi	r24, 0x03	; 3
    20ae:	60 e0       	ldi	r22, 0x00	; 0
    20b0:	41 e0       	ldi	r20, 0x01	; 1
    20b2:	0e 94 12 0a 	call	0x1424	; 0x1424 <DIO_voidSetPinValue>
    DIO_voidSetPinValue(KPD_ROWS_PORT, KPD_ROW1_PIN, PULLUP);
    20b6:	83 e0       	ldi	r24, 0x03	; 3
    20b8:	61 e0       	ldi	r22, 0x01	; 1
    20ba:	41 e0       	ldi	r20, 0x01	; 1
    20bc:	0e 94 12 0a 	call	0x1424	; 0x1424 <DIO_voidSetPinValue>
    DIO_voidSetPinValue(KPD_ROWS_PORT, KPD_ROW2_PIN, PULLUP);
    20c0:	83 e0       	ldi	r24, 0x03	; 3
    20c2:	62 e0       	ldi	r22, 0x02	; 2
    20c4:	41 e0       	ldi	r20, 0x01	; 1
    20c6:	0e 94 12 0a 	call	0x1424	; 0x1424 <DIO_voidSetPinValue>
    DIO_voidSetPinValue(KPD_ROWS_PORT, KPD_ROW3_PIN, PULLUP);
    20ca:	83 e0       	ldi	r24, 0x03	; 3
    20cc:	63 e0       	ldi	r22, 0x03	; 3
    20ce:	41 e0       	ldi	r20, 0x01	; 1
    20d0:	0e 94 12 0a 	call	0x1424	; 0x1424 <DIO_voidSetPinValue>

    /* Set Columns Pins To Be Output High*/
    DIO_voidSetPinDirection(KPD_COLUMNS_PORT, KPD_COLUMN0_PIN, OUTPUT);
    20d4:	83 e0       	ldi	r24, 0x03	; 3
    20d6:	64 e0       	ldi	r22, 0x04	; 4
    20d8:	41 e0       	ldi	r20, 0x01	; 1
    20da:	0e 94 20 09 	call	0x1240	; 0x1240 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(KPD_COLUMNS_PORT, KPD_COLUMN1_PIN, OUTPUT);
    20de:	83 e0       	ldi	r24, 0x03	; 3
    20e0:	65 e0       	ldi	r22, 0x05	; 5
    20e2:	41 e0       	ldi	r20, 0x01	; 1
    20e4:	0e 94 20 09 	call	0x1240	; 0x1240 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(KPD_COLUMNS_PORT, KPD_COLUMN2_PIN, OUTPUT);
    20e8:	83 e0       	ldi	r24, 0x03	; 3
    20ea:	66 e0       	ldi	r22, 0x06	; 6
    20ec:	41 e0       	ldi	r20, 0x01	; 1
    20ee:	0e 94 20 09 	call	0x1240	; 0x1240 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(KPD_COLUMNS_PORT, KPD_COLUMN3_PIN, OUTPUT);
    20f2:	83 e0       	ldi	r24, 0x03	; 3
    20f4:	67 e0       	ldi	r22, 0x07	; 7
    20f6:	41 e0       	ldi	r20, 0x01	; 1
    20f8:	0e 94 20 09 	call	0x1240	; 0x1240 <DIO_voidSetPinDirection>

    DIO_voidSetPinValue(KPD_COLUMNS_PORT, KPD_COLUMN0_PIN, HIGH);
    20fc:	83 e0       	ldi	r24, 0x03	; 3
    20fe:	64 e0       	ldi	r22, 0x04	; 4
    2100:	41 e0       	ldi	r20, 0x01	; 1
    2102:	0e 94 12 0a 	call	0x1424	; 0x1424 <DIO_voidSetPinValue>
    DIO_voidSetPinValue(KPD_COLUMNS_PORT, KPD_COLUMN1_PIN, HIGH);
    2106:	83 e0       	ldi	r24, 0x03	; 3
    2108:	65 e0       	ldi	r22, 0x05	; 5
    210a:	41 e0       	ldi	r20, 0x01	; 1
    210c:	0e 94 12 0a 	call	0x1424	; 0x1424 <DIO_voidSetPinValue>
    DIO_voidSetPinValue(KPD_COLUMNS_PORT, KPD_COLUMN2_PIN, HIGH);
    2110:	83 e0       	ldi	r24, 0x03	; 3
    2112:	66 e0       	ldi	r22, 0x06	; 6
    2114:	41 e0       	ldi	r20, 0x01	; 1
    2116:	0e 94 12 0a 	call	0x1424	; 0x1424 <DIO_voidSetPinValue>
    DIO_voidSetPinValue(KPD_COLUMNS_PORT, KPD_COLUMN3_PIN, HIGH);
    211a:	83 e0       	ldi	r24, 0x03	; 3
    211c:	67 e0       	ldi	r22, 0x07	; 7
    211e:	41 e0       	ldi	r20, 0x01	; 1
    2120:	0e 94 12 0a 	call	0x1424	; 0x1424 <DIO_voidSetPinValue>
}
    2124:	cf 91       	pop	r28
    2126:	df 91       	pop	r29
    2128:	08 95       	ret

0000212a <KPD_u8GetPressedKey>:


u8 KPD_u8GetPressedKey(void)
{
    212a:	df 93       	push	r29
    212c:	cf 93       	push	r28
    212e:	00 d0       	rcall	.+0      	; 0x2130 <KPD_u8GetPressedKey+0x6>
    2130:	00 d0       	rcall	.+0      	; 0x2132 <KPD_u8GetPressedKey+0x8>
    2132:	0f 92       	push	r0
    2134:	cd b7       	in	r28, 0x3d	; 61
    2136:	de b7       	in	r29, 0x3e	; 62
    static u8 Local_u8KPDColumnsArray[KPD_COULMNS_NUM] = {KPD_COLUMN0_PIN, KPD_COLUMN1_PIN, KPD_COLUMN2_PIN, KPD_COLUMN3_PIN};
    static u8 Local_u8KPDRowsArray[KPD_ROWS_NUM] = {KPD_ROW0_PIN, KPD_ROW1_PIN, KPD_ROW2_PIN, KPD_ROW3_PIN};
    u8 Local_u8RowValue;
    u8 Local_u8ColumnsIterator;
    u8 Local_u8RowsIterator;
    u8 Local_u8PressedKey = KPD_NOT_PRESSED_VAL;
    2138:	8f ef       	ldi	r24, 0xFF	; 255
    213a:	89 83       	std	Y+1, r24	; 0x01
    for(Local_u8ColumnsIterator = 0; Local_u8ColumnsIterator < KPD_COULMNS_NUM; Local_u8ColumnsIterator++)
    213c:	1b 82       	std	Y+3, r1	; 0x03
    213e:	57 c0       	rjmp	.+174    	; 0x21ee <KPD_u8GetPressedKey+0xc4>
    {
        /*Activate A Column , Activate (Ground)*/
        DIO_voidSetPinValue(KPD_COLUMNS_PORT, Local_u8KPDColumnsArray[Local_u8ColumnsIterator], LOW);
    2140:	8b 81       	ldd	r24, Y+3	; 0x03
    2142:	88 2f       	mov	r24, r24
    2144:	90 e0       	ldi	r25, 0x00	; 0
    2146:	fc 01       	movw	r30, r24
    2148:	e4 59       	subi	r30, 0x94	; 148
    214a:	ff 4f       	sbci	r31, 0xFF	; 255
    214c:	90 81       	ld	r25, Z
    214e:	83 e0       	ldi	r24, 0x03	; 3
    2150:	69 2f       	mov	r22, r25
    2152:	40 e0       	ldi	r20, 0x00	; 0
    2154:	0e 94 12 0a 	call	0x1424	; 0x1424 <DIO_voidSetPinValue>
        /*Iterate On The KPD Rows */
        for(Local_u8RowsIterator = 0; Local_u8RowsIterator < KPD_ROWS_NUM; Local_u8RowsIterator++)
    2158:	1a 82       	std	Y+2, r1	; 0x02
    215a:	37 c0       	rjmp	.+110    	; 0x21ca <KPD_u8GetPressedKey+0xa0>
        {
            /*Get The Row Value*/
            Local_u8RowValue = DIO_u8GetPinValue(KPD_ROWS_PORT, Local_u8KPDRowsArray[Local_u8RowsIterator]);
    215c:	8a 81       	ldd	r24, Y+2	; 0x02
    215e:	88 2f       	mov	r24, r24
    2160:	90 e0       	ldi	r25, 0x00	; 0
    2162:	fc 01       	movw	r30, r24
    2164:	e8 59       	subi	r30, 0x98	; 152
    2166:	ff 4f       	sbci	r31, 0xFF	; 255
    2168:	90 81       	ld	r25, Z
    216a:	83 e0       	ldi	r24, 0x03	; 3
    216c:	69 2f       	mov	r22, r25
    216e:	0e 94 29 0b 	call	0x1652	; 0x1652 <DIO_u8GetPinValue>
    2172:	8c 83       	std	Y+4, r24	; 0x04
            if(Local_u8RowValue == LOW)
    2174:	8c 81       	ldd	r24, Y+4	; 0x04
    2176:	88 23       	and	r24, r24
    2178:	29 f5       	brne	.+74     	; 0x21c4 <KPD_u8GetPressedKey+0x9a>
            {
                /*Get The Pressed Key*/
                Local_u8PressedKey = Local_u8KPDArray[Local_u8RowsIterator][Local_u8ColumnsIterator];
    217a:	8a 81       	ldd	r24, Y+2	; 0x02
    217c:	48 2f       	mov	r20, r24
    217e:	50 e0       	ldi	r21, 0x00	; 0
    2180:	8b 81       	ldd	r24, Y+3	; 0x03
    2182:	28 2f       	mov	r18, r24
    2184:	30 e0       	ldi	r19, 0x00	; 0
    2186:	ca 01       	movw	r24, r20
    2188:	88 0f       	add	r24, r24
    218a:	99 1f       	adc	r25, r25
    218c:	88 0f       	add	r24, r24
    218e:	99 1f       	adc	r25, r25
    2190:	82 0f       	add	r24, r18
    2192:	93 1f       	adc	r25, r19
    2194:	fc 01       	movw	r30, r24
    2196:	e0 59       	subi	r30, 0x90	; 144
    2198:	ff 4f       	sbci	r31, 0xFF	; 255
    219a:	80 81       	ld	r24, Z
    219c:	89 83       	std	Y+1, r24	; 0x01
    219e:	0c c0       	rjmp	.+24     	; 0x21b8 <KPD_u8GetPressedKey+0x8e>
                /*Polling (busy wait) till the key is released*/
                while(Local_u8RowValue == LOW)
                {
                    Local_u8RowValue = DIO_u8GetPinValue(KPD_ROWS_PORT, Local_u8KPDRowsArray[Local_u8RowsIterator]);
    21a0:	8a 81       	ldd	r24, Y+2	; 0x02
    21a2:	88 2f       	mov	r24, r24
    21a4:	90 e0       	ldi	r25, 0x00	; 0
    21a6:	fc 01       	movw	r30, r24
    21a8:	e8 59       	subi	r30, 0x98	; 152
    21aa:	ff 4f       	sbci	r31, 0xFF	; 255
    21ac:	90 81       	ld	r25, Z
    21ae:	83 e0       	ldi	r24, 0x03	; 3
    21b0:	69 2f       	mov	r22, r25
    21b2:	0e 94 29 0b 	call	0x1652	; 0x1652 <DIO_u8GetPinValue>
    21b6:	8c 83       	std	Y+4, r24	; 0x04
            if(Local_u8RowValue == LOW)
            {
                /*Get The Pressed Key*/
                Local_u8PressedKey = Local_u8KPDArray[Local_u8RowsIterator][Local_u8ColumnsIterator];
                /*Polling (busy wait) till the key is released*/
                while(Local_u8RowValue == LOW)
    21b8:	8c 81       	ldd	r24, Y+4	; 0x04
    21ba:	88 23       	and	r24, r24
    21bc:	89 f3       	breq	.-30     	; 0x21a0 <KPD_u8GetPressedKey+0x76>
                {
                    Local_u8RowValue = DIO_u8GetPinValue(KPD_ROWS_PORT, Local_u8KPDRowsArray[Local_u8RowsIterator]);
                }
                /*Return The Pressed Key*/
                return Local_u8PressedKey;
    21be:	89 81       	ldd	r24, Y+1	; 0x01
    21c0:	8d 83       	std	Y+5, r24	; 0x05
    21c2:	1b c0       	rjmp	.+54     	; 0x21fa <KPD_u8GetPressedKey+0xd0>
    for(Local_u8ColumnsIterator = 0; Local_u8ColumnsIterator < KPD_COULMNS_NUM; Local_u8ColumnsIterator++)
    {
        /*Activate A Column , Activate (Ground)*/
        DIO_voidSetPinValue(KPD_COLUMNS_PORT, Local_u8KPDColumnsArray[Local_u8ColumnsIterator], LOW);
        /*Iterate On The KPD Rows */
        for(Local_u8RowsIterator = 0; Local_u8RowsIterator < KPD_ROWS_NUM; Local_u8RowsIterator++)
    21c4:	8a 81       	ldd	r24, Y+2	; 0x02
    21c6:	8f 5f       	subi	r24, 0xFF	; 255
    21c8:	8a 83       	std	Y+2, r24	; 0x02
    21ca:	8a 81       	ldd	r24, Y+2	; 0x02
    21cc:	84 30       	cpi	r24, 0x04	; 4
    21ce:	30 f2       	brcs	.-116    	; 0x215c <KPD_u8GetPressedKey+0x32>
                /*Return The Pressed Key*/
                return Local_u8PressedKey;
            }
        }
        /*Deactivate A Column , Deactivate (VCC)*/
        DIO_voidSetPinValue(KPD_COLUMNS_PORT, Local_u8KPDColumnsArray[Local_u8ColumnsIterator], HIGH);
    21d0:	8b 81       	ldd	r24, Y+3	; 0x03
    21d2:	88 2f       	mov	r24, r24
    21d4:	90 e0       	ldi	r25, 0x00	; 0
    21d6:	fc 01       	movw	r30, r24
    21d8:	e4 59       	subi	r30, 0x94	; 148
    21da:	ff 4f       	sbci	r31, 0xFF	; 255
    21dc:	90 81       	ld	r25, Z
    21de:	83 e0       	ldi	r24, 0x03	; 3
    21e0:	69 2f       	mov	r22, r25
    21e2:	41 e0       	ldi	r20, 0x01	; 1
    21e4:	0e 94 12 0a 	call	0x1424	; 0x1424 <DIO_voidSetPinValue>
    static u8 Local_u8KPDRowsArray[KPD_ROWS_NUM] = {KPD_ROW0_PIN, KPD_ROW1_PIN, KPD_ROW2_PIN, KPD_ROW3_PIN};
    u8 Local_u8RowValue;
    u8 Local_u8ColumnsIterator;
    u8 Local_u8RowsIterator;
    u8 Local_u8PressedKey = KPD_NOT_PRESSED_VAL;
    for(Local_u8ColumnsIterator = 0; Local_u8ColumnsIterator < KPD_COULMNS_NUM; Local_u8ColumnsIterator++)
    21e8:	8b 81       	ldd	r24, Y+3	; 0x03
    21ea:	8f 5f       	subi	r24, 0xFF	; 255
    21ec:	8b 83       	std	Y+3, r24	; 0x03
    21ee:	8b 81       	ldd	r24, Y+3	; 0x03
    21f0:	84 30       	cpi	r24, 0x04	; 4
    21f2:	08 f4       	brcc	.+2      	; 0x21f6 <KPD_u8GetPressedKey+0xcc>
    21f4:	a5 cf       	rjmp	.-182    	; 0x2140 <KPD_u8GetPressedKey+0x16>
        }
        /*Deactivate A Column , Deactivate (VCC)*/
        DIO_voidSetPinValue(KPD_COLUMNS_PORT, Local_u8KPDColumnsArray[Local_u8ColumnsIterator], HIGH);
    }
    /*Return The Default Value*/
    return Local_u8PressedKey;
    21f6:	89 81       	ldd	r24, Y+1	; 0x01
    21f8:	8d 83       	std	Y+5, r24	; 0x05
    21fa:	8d 81       	ldd	r24, Y+5	; 0x05
    21fc:	0f 90       	pop	r0
    21fe:	0f 90       	pop	r0
    2200:	0f 90       	pop	r0
    2202:	0f 90       	pop	r0
    2204:	0f 90       	pop	r0
    2206:	cf 91       	pop	r28
    2208:	df 91       	pop	r29
    220a:	08 95       	ret

0000220c <main>:
#include "../MCAL/TIMER/TIMER_interface.h"



int main(void)
{
    220c:	df 93       	push	r29
    220e:	cf 93       	push	r28
    2210:	cd b7       	in	r28, 0x3d	; 61
    2212:	de b7       	in	r29, 0x3e	; 62
	/* Set The PA0 Pin To Be Output Pin => LED */
	DIO_voidSetPinDirection(DIO_PORTA, PIN0, OUTPUT);
    2214:	80 e0       	ldi	r24, 0x00	; 0
    2216:	60 e0       	ldi	r22, 0x00	; 0
    2218:	41 e0       	ldi	r20, 0x01	; 1
    221a:	0e 94 20 09 	call	0x1240	; 0x1240 <DIO_voidSetPinDirection>
	/* Initiate The Timer */
	TIMER0_voidInit();
    221e:	0e 94 a3 05 	call	0xb46	; 0xb46 <TIMER0_voidInit>

    while (1)
    {
    	/* Set The PA0 Be To High*/
    	DIO_voidSetPinValue(DIO_PORTA, PIN0, HIGH);
    2222:	80 e0       	ldi	r24, 0x00	; 0
    2224:	60 e0       	ldi	r22, 0x00	; 0
    2226:	41 e0       	ldi	r20, 0x01	; 1
    2228:	0e 94 12 0a 	call	0x1424	; 0x1424 <DIO_voidSetPinValue>
    	/* Wait For 1 Second (Busy Wait)*/
    	TIMER0_voidSetBusyWait_OCMode(1000);
    222c:	88 ee       	ldi	r24, 0xE8	; 232
    222e:	93 e0       	ldi	r25, 0x03	; 3
    2230:	0e 94 ac 06 	call	0xd58	; 0xd58 <TIMER0_voidSetBusyWait_OCMode>
    	/* Set The PA0 Be To Low*/
		DIO_voidSetPinValue(DIO_PORTA, PIN0, LOW);
    2234:	80 e0       	ldi	r24, 0x00	; 0
    2236:	60 e0       	ldi	r22, 0x00	; 0
    2238:	40 e0       	ldi	r20, 0x00	; 0
    223a:	0e 94 12 0a 	call	0x1424	; 0x1424 <DIO_voidSetPinValue>
		/* Wait For 1 Second (Busy Wait)*/
		TIMER0_voidSetBusyWait_OCMode(1000);
    223e:	88 ee       	ldi	r24, 0xE8	; 232
    2240:	93 e0       	ldi	r25, 0x03	; 3
    2242:	0e 94 ac 06 	call	0xd58	; 0xd58 <TIMER0_voidSetBusyWait_OCMode>
    2246:	ed cf       	rjmp	.-38     	; 0x2222 <main+0x16>

00002248 <__mulsi3>:
    2248:	62 9f       	mul	r22, r18
    224a:	d0 01       	movw	r26, r0
    224c:	73 9f       	mul	r23, r19
    224e:	f0 01       	movw	r30, r0
    2250:	82 9f       	mul	r24, r18
    2252:	e0 0d       	add	r30, r0
    2254:	f1 1d       	adc	r31, r1
    2256:	64 9f       	mul	r22, r20
    2258:	e0 0d       	add	r30, r0
    225a:	f1 1d       	adc	r31, r1
    225c:	92 9f       	mul	r25, r18
    225e:	f0 0d       	add	r31, r0
    2260:	83 9f       	mul	r24, r19
    2262:	f0 0d       	add	r31, r0
    2264:	74 9f       	mul	r23, r20
    2266:	f0 0d       	add	r31, r0
    2268:	65 9f       	mul	r22, r21
    226a:	f0 0d       	add	r31, r0
    226c:	99 27       	eor	r25, r25
    226e:	72 9f       	mul	r23, r18
    2270:	b0 0d       	add	r27, r0
    2272:	e1 1d       	adc	r30, r1
    2274:	f9 1f       	adc	r31, r25
    2276:	63 9f       	mul	r22, r19
    2278:	b0 0d       	add	r27, r0
    227a:	e1 1d       	adc	r30, r1
    227c:	f9 1f       	adc	r31, r25
    227e:	bd 01       	movw	r22, r26
    2280:	cf 01       	movw	r24, r30
    2282:	11 24       	eor	r1, r1
    2284:	08 95       	ret

00002286 <__udivmodhi4>:
    2286:	aa 1b       	sub	r26, r26
    2288:	bb 1b       	sub	r27, r27
    228a:	51 e1       	ldi	r21, 0x11	; 17
    228c:	07 c0       	rjmp	.+14     	; 0x229c <__udivmodhi4_ep>

0000228e <__udivmodhi4_loop>:
    228e:	aa 1f       	adc	r26, r26
    2290:	bb 1f       	adc	r27, r27
    2292:	a6 17       	cp	r26, r22
    2294:	b7 07       	cpc	r27, r23
    2296:	10 f0       	brcs	.+4      	; 0x229c <__udivmodhi4_ep>
    2298:	a6 1b       	sub	r26, r22
    229a:	b7 0b       	sbc	r27, r23

0000229c <__udivmodhi4_ep>:
    229c:	88 1f       	adc	r24, r24
    229e:	99 1f       	adc	r25, r25
    22a0:	5a 95       	dec	r21
    22a2:	a9 f7       	brne	.-22     	; 0x228e <__udivmodhi4_loop>
    22a4:	80 95       	com	r24
    22a6:	90 95       	com	r25
    22a8:	bc 01       	movw	r22, r24
    22aa:	cd 01       	movw	r24, r26
    22ac:	08 95       	ret

000022ae <__udivmodsi4>:
    22ae:	a1 e2       	ldi	r26, 0x21	; 33
    22b0:	1a 2e       	mov	r1, r26
    22b2:	aa 1b       	sub	r26, r26
    22b4:	bb 1b       	sub	r27, r27
    22b6:	fd 01       	movw	r30, r26
    22b8:	0d c0       	rjmp	.+26     	; 0x22d4 <__udivmodsi4_ep>

000022ba <__udivmodsi4_loop>:
    22ba:	aa 1f       	adc	r26, r26
    22bc:	bb 1f       	adc	r27, r27
    22be:	ee 1f       	adc	r30, r30
    22c0:	ff 1f       	adc	r31, r31
    22c2:	a2 17       	cp	r26, r18
    22c4:	b3 07       	cpc	r27, r19
    22c6:	e4 07       	cpc	r30, r20
    22c8:	f5 07       	cpc	r31, r21
    22ca:	20 f0       	brcs	.+8      	; 0x22d4 <__udivmodsi4_ep>
    22cc:	a2 1b       	sub	r26, r18
    22ce:	b3 0b       	sbc	r27, r19
    22d0:	e4 0b       	sbc	r30, r20
    22d2:	f5 0b       	sbc	r31, r21

000022d4 <__udivmodsi4_ep>:
    22d4:	66 1f       	adc	r22, r22
    22d6:	77 1f       	adc	r23, r23
    22d8:	88 1f       	adc	r24, r24
    22da:	99 1f       	adc	r25, r25
    22dc:	1a 94       	dec	r1
    22de:	69 f7       	brne	.-38     	; 0x22ba <__udivmodsi4_loop>
    22e0:	60 95       	com	r22
    22e2:	70 95       	com	r23
    22e4:	80 95       	com	r24
    22e6:	90 95       	com	r25
    22e8:	9b 01       	movw	r18, r22
    22ea:	ac 01       	movw	r20, r24
    22ec:	bd 01       	movw	r22, r26
    22ee:	cf 01       	movw	r24, r30
    22f0:	08 95       	ret

000022f2 <__prologue_saves__>:
    22f2:	2f 92       	push	r2
    22f4:	3f 92       	push	r3
    22f6:	4f 92       	push	r4
    22f8:	5f 92       	push	r5
    22fa:	6f 92       	push	r6
    22fc:	7f 92       	push	r7
    22fe:	8f 92       	push	r8
    2300:	9f 92       	push	r9
    2302:	af 92       	push	r10
    2304:	bf 92       	push	r11
    2306:	cf 92       	push	r12
    2308:	df 92       	push	r13
    230a:	ef 92       	push	r14
    230c:	ff 92       	push	r15
    230e:	0f 93       	push	r16
    2310:	1f 93       	push	r17
    2312:	cf 93       	push	r28
    2314:	df 93       	push	r29
    2316:	cd b7       	in	r28, 0x3d	; 61
    2318:	de b7       	in	r29, 0x3e	; 62
    231a:	ca 1b       	sub	r28, r26
    231c:	db 0b       	sbc	r29, r27
    231e:	0f b6       	in	r0, 0x3f	; 63
    2320:	f8 94       	cli
    2322:	de bf       	out	0x3e, r29	; 62
    2324:	0f be       	out	0x3f, r0	; 63
    2326:	cd bf       	out	0x3d, r28	; 61
    2328:	09 94       	ijmp

0000232a <__epilogue_restores__>:
    232a:	2a 88       	ldd	r2, Y+18	; 0x12
    232c:	39 88       	ldd	r3, Y+17	; 0x11
    232e:	48 88       	ldd	r4, Y+16	; 0x10
    2330:	5f 84       	ldd	r5, Y+15	; 0x0f
    2332:	6e 84       	ldd	r6, Y+14	; 0x0e
    2334:	7d 84       	ldd	r7, Y+13	; 0x0d
    2336:	8c 84       	ldd	r8, Y+12	; 0x0c
    2338:	9b 84       	ldd	r9, Y+11	; 0x0b
    233a:	aa 84       	ldd	r10, Y+10	; 0x0a
    233c:	b9 84       	ldd	r11, Y+9	; 0x09
    233e:	c8 84       	ldd	r12, Y+8	; 0x08
    2340:	df 80       	ldd	r13, Y+7	; 0x07
    2342:	ee 80       	ldd	r14, Y+6	; 0x06
    2344:	fd 80       	ldd	r15, Y+5	; 0x05
    2346:	0c 81       	ldd	r16, Y+4	; 0x04
    2348:	1b 81       	ldd	r17, Y+3	; 0x03
    234a:	aa 81       	ldd	r26, Y+2	; 0x02
    234c:	b9 81       	ldd	r27, Y+1	; 0x01
    234e:	ce 0f       	add	r28, r30
    2350:	d1 1d       	adc	r29, r1
    2352:	0f b6       	in	r0, 0x3f	; 63
    2354:	f8 94       	cli
    2356:	de bf       	out	0x3e, r29	; 62
    2358:	0f be       	out	0x3f, r0	; 63
    235a:	cd bf       	out	0x3d, r28	; 61
    235c:	ed 01       	movw	r28, r26
    235e:	08 95       	ret

00002360 <_exit>:
    2360:	f8 94       	cli

00002362 <__stop_program>:
    2362:	ff cf       	rjmp	.-2      	; 0x2362 <__stop_program>
