module V3UnsupportedSequentialBlocking (
    input wire clk,
    input wire d,
    output reg q
);
always @(posedge clk)
    q = d;
endmodule
