42|30|Public
40|$|The ADE 7759 is an {{accurate}} active power and energy measurement IC with a serial interface and a pulse output. The ADE 7759 incorporates two second-order Σ- ∆ ADCs, a <b>digital</b> <b>integrator</b> (on CH 1), reference circuitry, temperature sensor, and all the signal processing required to perform active power and energy measurement. An on-chip <b>digital</b> <b>integrator</b> allows direct interface to di/dt current sensors such as a Rogowski coil. The <b>digital</b> <b>integrator</b> {{eliminates the need for}} an external analog integrator and provides excellent long-term stability and precise phase matching between the current and the voltage channels. The integrator FUNCTIONAL BLOCK DIAGRAM AV DD RESET DV DD DGND can be switched off if the ADE 7759 is used with conventional current sensors...|$|E
40|$|A fast <b>digital</b> <b>integrator</b> (FDI) with dynamic {{accuracy}} and a trigger frequency {{higher than those}} of a portable <b>digital</b> <b>integrator</b> (PDI), which is a state-of-the-art instrument for magnetic measurements based on rotating coils, was developed for analyzing superconducting magnets in particle accelerators. Results of static and dynamic metrological characterization show how the FDI prototype is already capable of overcoming the dynamic performance of PDI as well as covering operating regions that used to be inaccessibl...|$|E
40|$|A Fast <b>Digital</b> <b>Integrator</b> (FDI) was {{designed}} to satisfy new more demanding requirements of dynamic accuracy and trigger frequency in magnetic measurements based on rotating coil systems for analyzing superconducting magnets in particle accelerators. In particular, in flux measurement, a bandwidth up to 50 - 100 kHz and a dynamic accuracy of 10 Â ppm are targeted. In this paper, results of static and dynamic metrological characterization of the FDI prototype and of the Portable <b>Digital</b> <b>Integrator</b> (PDI), heavely used at CERN and in many sub-nuclear laboratories, are compared. Preliminary results show how the initial prototype of FDI is already capable of both overcoming dynamic performance of PDI and covering operating regions inaccessible before...|$|E
40|$|In this paper, {{design of}} linear phase second order {{recursive}} <b>digital</b> <b>integrators</b> and differentiators is discussed. New second order integrators {{have been designed}} by using Genetic Algorithm (GA) optimization method. Thereafter, by modifying the transfer function of these <b>integrators</b> appropriately, new <b>digital</b> differentiators have been obtained. The proposed <b>digital</b> <b>integrators</b> and differentiators accurately approximate the ideal ones and have linear phase response over almost entire Nyquist frequency range. The proposed operators also outperform the existing operators {{in terms of both}} magnitude and phase response...|$|R
40|$|New {{designs of}} {{recursive}} digital differentiators are obtained by optimizing a general fourth-order {{recursive digital filter}} over different Nyquist bands. In addition, another design of recursive digital differentiator is also obtained by optimizing the specified pole-zero locations of existing recursive digital differentiator of second-order system. Further, new designs of recursive <b>digital</b> <b>integrators</b> are obtained by inverting the transfer functions of designed recursive digital differentiators with suitable modifications. Thereafter, the zero-reflection approach is discussed and then applied to improve the phase responses of designed recursive <b>digital</b> differentiators and <b>integrators.</b> The beauty of finally obtained recursive <b>digital</b> differentiators and <b>integrators</b> {{is that they have}} nearly linear phase responses over wideband and also provide the choice of suitable recursive <b>digital</b> differentiator and <b>integrator</b> according to the importance of accuracy, bandwidth and the system simplicity...|$|R
40|$|Abstract- This paper {{describes}} a modified second-order sigma-delta (Σ∆) modulator using mixed-mode integrators designed for WLAN applications. Hybrid Sigma Delta modulators use analog and <b>digital</b> <b>integrators</b> {{to improve the}} dynamic range. In these modulators, <b>digital</b> <b>integrators</b> process the overflow of the analog integrators hence delay the saturation of analog integrators which in turn results in extended dynamic range. The presented modulator achieves 8 -dB (19 dB) improvement in dynamic range (signal to noise ratio) compared to conventional modulator with the same oversampling ratio (OSR). Another significant advantage of the proposed structure is that the overload level (OL) increases about 8. 6 -dB. The presented modulator architecture is implemented using a sampling frequency of 320 MHz for a 10 MHz signal bandwidth with an oversampling ratio of 16. I...|$|R
40|$|An {{enhanced}} Fast <b>Digital</b> <b>Integrator</b> (eFDI) was prototyped {{to satisfy}} the new requirements arising from current on-field exploitation of the previous Fast <b>Digital</b> <b>Integrator</b> in magnetic measurements for particle accelerators at CERN. In particular, the prototype achieves improved performance in terms of offset (5 ppm on 10 V fullscale), self-calibration accuracy (1 ppm of residual error), and data throughput (100 MB/s), by simultaneously preserving high-level signal-to-noise and distortion ratio (SINAD 105 dB at 10 Hz). In this paper, initially, the specifications, the design solutions, and the main features of the eFDI are illustrated. Then, the experimental results of the metrological characterization are compared with the CERN state-of-the-art integrator FDI performance in order to highlight the achieved improvements...|$|E
40|$|Abstract- This paper {{describes}} {{design of}} 24 -bit ∑-∆ modulator {{which is used}} in oversampling {{digital to analog converter}} (DAC) for audio application. ∑- ∆ DACs are widely used in high quality audio for its high resolution and low distortion with relatively low cost. Sigma delta modulator consists of <b>digital</b> <b>integrator</b> and digital comparator. <b>Digital</b> <b>integrator</b> is linear block and digital comparator is non-linear block as a quantizer. The linear block has two transfer functions. The main purpose of sigma delta modulator is to reduce quantizer noise at low frequencies and transfer it at high frequencies. The quantizer may be a truncator block which has two outputs, the feedback output and a 4 -bit unsigned integer which values from 0 to 14 corresponding to the 15 quantization levels...|$|E
40|$|Abstract: The {{reduction}} of uncertainty in measurement systems is usually obtained {{through the use}} of more accurate components. In this paper, this problem is faced by a statistical parameter design procedure. The proposed method is shown to be effective to improve the metrological characteristics of a Fast <b>Digital</b> <b>Integrator</b> developed a...|$|E
40|$|This paper proposes using a fractional-order <b>digital</b> loop <b>integrator</b> {{to improve}} the robust {{stability}} of Sigma-Delta modulator, thus extending the integer-order Sigma-Delta modulator to a non-integer-order (fractional-order) one in the Sigma-Delta ADC design field. The proposed fractional-order Sigma-Delta modulator has reasonable noise characteristics, dynamic range, and bandwidth; moreover the signal-to-noise ratio (SNR) is improved remarkably. In particular, a 2 nd-order <b>digital</b> loop <b>integrator</b> and a <b>digital</b> PIλDμ controller are combined to work as the fractional-order <b>digital</b> loop <b>integrator,</b> which is realized using FPGA; this will reduce the ASIC analog circuit layout design and chip testing difficulties. The parameters of the proposed fractional-order Sigma-Delta modulator are tuned by using swarm intelligent algorithm, which offers opportunity to simplify the process of tuning parameters and further improve the noise performance. Simulation results are given and they demonstrate {{the efficiency of the}} proposed fractional-order Sigma-Delta modulator...|$|R
40|$|The SSCL {{collider}} arc {{and high}} energy booster corrector magnets are 50 mm bore cryogenic magnets. The integral strength and harmonics will {{be measured by}} industry at full current at 4. 2 K and at plus and minus 400 mA at room temperature. Dipoles, quadrupoles, and sextupoles have error tolerances of a few tens of units. A prototype harmonic analysis system for magnetic measurements of production and prototype dipole, quadrupole and sextupole magnets has been designed and is being fabricated. We describe the criteria for search coil designs, data acquisition system hardware and software. Radial search coil arrays are being fabricated utilizing multifilar wire. Two <b>digital</b> <b>integrators</b> will allow simultaneous accumulation of unbucked and bucked configurations...|$|R
50|$|The AXMEDIS project gathers many {{partners}} {{consisting of}} leading European <b>digital</b> content producers, <b>integrators,</b> archives, distributors and researchers.|$|R
40|$|The fast <b>digital</b> <b>integrator</b> {{has been}} {{conceived}} to face most demanding magnet test requirements with {{a resolution of}} 10  ppm, a signal-to-noise ratio of 105 dB at 20 kHz, a time resolution of 50 ns, an offset of 10 ppm, and on-line processing. In this paper, the on-field achievements of the fast <b>digital</b> <b>integrator</b> are assessed by a specific measurement campaign at the European Organization for Nuclear Research (CERN). At first, the architecture and the metrological specifications of the instrument are reported. Then, the recent on-field achievements of (i) ± 10 ppm of uncertainty in the measurement of the main field for superconducting magnets characterization, (ii) ± 0. 02 % of field uncertainty in quality assessment of small-aperture permanent magnets, and (iii) ± 0. 15 % of drift, in an excitation current measurement of 600  s under cryogenic conditions, are presented and discussed...|$|E
40|$|Performance analysis, used to {{evaluated}} fitness {{of several}} circuits to digital {{automatic gain control}} (AGC), indicates that <b>digital</b> <b>integrator</b> employing coherent amplitude detector (CAD) is best device suited for application. Circuit reduces gain error to half that of conventional analog AGC while {{making it possible to}} automatically modify response of receiver to match incoming signal conditions...|$|E
40|$|International audienceThis paper {{proposes a}} fully-integrated {{solution}} for the PI compensation circuits in current-mode DC-DC converters used in automotive applications. In such applications, the switching frequencies are low and hence conventional PI compensation circuits employ large capacitors. The proposed analog/mixed-signal PI comprises an analog proportional amplifier and a <b>digital</b> <b>integrator.</b> The analog proportional amplifier provides the required response time and maintains system stability. The <b>digital</b> <b>integrator</b> block is used to eliminate the output voltage steady-state error. Simulink is used to model the proposed DC-DC buck converter on the system level. The proposed system is verified by full system level simulation. The digital part is synthesized with HDL coder and laid-out using 0. 35 µm CMOS technology. The estimated silicon area of the proposed solution is about 0. 1 mm 2. This result highlights the simplicity and the capacity for integration of the proposed control loop along with its potential for seamless implementation into pre-existing solutions with minor modifications...|$|E
40|$|In this paper, {{a simple}} {{approach}} is proposed to design recursive <b>digital</b> differentiators and <b>integrators</b> {{by applying the}} concept of time-constant analysis. The time-constant combined with the magnitude response describes the system behavior of a digital differentiator and an integrator. Further, new recursive <b>digital</b> differentiator and <b>integrator</b> designs of first-order systems are also obtained for more accurate or comparable magnitude responses {{as compared to the}} existing designs of higher-order systems over wideband. These designs are more suitable for control systems and signal processing applications...|$|R
40|$|A {{computer}} controlled measurement {{system based on}} National Instruments Data Acquisiton card and National Insturments LabVIEW software package has been built. First, the hysteresis characteristics of the tested specimen have been simulated by Jiles-Atherton model, and simulated measurements have been performed using LabVIEW functions. This work is a preliminary study of LabVIEW and the measurement of hysteresis. The main goal is to control the magnetic flux density measured on a toroidal shaped core with a feedback controller. In this paper, the developed procedure, which is able to measure the hysteresis characteristics applying analogue and <b>digital</b> <b>integrators,</b> and to control the waveform of magnetic flux density determined from the voltage induced in the secondary coil wound on the toroidal shaped core is presented. The experience proves that the developed controller is stable and robust. This work is an initial step of the vector hysteresis measurement system...|$|R
40|$|The US-LHC Accelerator Research Program is {{developing}} and testing a high-gradient quadrupole (HQ) magnet, aiming at demonstrating {{the feasibility of}} Nb{sub 3 }Sn technologies for the LHC luminosity upgrade. The 1 m long HQ magnet has a 120 mm bore with a conductor-limited gradient of 219 T/m at 1. 9 K and a peak field of 15 T. HQ includes accelerator features such as alignment and field quality. Here we present the magnetic measurement results obtained at LBNL with a constant current of 30 A. A 100 mm long circuit-board rotating coil developed by FNAL was used and the induced voltage and flux increment were acquired. The measured b{sub 6 } ranges from 0. 3 to 0. 5 units in the magnet straight section at a reference radius of 21. 55 mm. The data reduced from the numerical integration of the raw voltage agree with those from the fast <b>digital</b> <b>integrators...</b>|$|R
40|$|At European Centre of Nuclear Research (CERN), {{within the}} new Large Hadron Collider (LHC) project, {{measurements}} of magnetic flux with uncertainty of 10 ppm {{at a few}} of decades of Hz for several minutes are required. With this aim, a new Fast <b>Digital</b> <b>Integrator</b> (FDI) has been developed in cooperation with University of Sannio, Italy [1]. This paper deals with the final design tuning for achieving target uncertainty by means of experimental statistical parameter design...|$|E
40|$|In this paper, {{the design}} of digital IIR {{integrator}} is investigated. First, the radial basis function (RBF) interpolation method is described. Then, fractionally delayed sample estimation of discrete-time sequence is derived by using RBF interpolation approach. Next, the numerical integration rule and fractionally delayed sample estimation are applied to obtain the transfer function of <b>digital</b> <b>integrator.</b> Finally, some numerical comparisons with conventional digital integrators are made to demonstrate {{the effectiveness of this}} new design approach. 1...|$|E
40|$|A {{statistical}} {{approach to}} behavioral modeling for assessing dynamic metrological performance during the concept design of accurate digitizers is proposed. A surface-response approach based on statistical experiment design is exploited for avoiding unrealistic hypothesis of linearity, optimizing simulation, exploring operating conditions systematically, {{as well as}} verifying identification and validation uncertainty. An actual case study on the dynamic metrological characterization of a Fast <b>Digital</b> <b>Integrator</b> for high-performance magnetic measurements at the European Organization for Nuclear Research (CERN) is presented...|$|E
40|$|Second {{and third}} order <b>digital</b> <b>integrators</b> (DIs) have been {{optimized}} first using Particle Swarm Optimization (PSO) with minimized error fitness function obtained by registering mean, median, {{and standard deviation}} values in different random iterations. Later indirect discretization using Continued Fraction Expansion (CFE) {{has been used to}} ascertain a better fitting of proposed integer order optimized DIs into their corresponding fractional counterparts by utilizing their refined properties, now restored in them due to PSO algorithm. Simulation results for the comparisons of the frequency responses of proposed 2 nd and 3 rd order optimized DIs and proposed discretized mathematical models of half integrators based on them, with their respective existing operators, have been presented. Proposed integer order PSO optimized integrators as well as fractional order integrators (FOIs) have been observed to outperform the existing recently published operators in their respective domains reasonably well in complete range of Nyquist frequency...|$|R
40|$|Attention {{is given}} to general {{questions}} regarding television systems, aspects of image distortion in TV systems, approaches of image restoration, noise limitations, and the <b>digital</b> image <b>integrator.</b> The <b>digital</b> image recorder has been built around a high-speed digital memory system. It is shown that television systems {{can be used to}} augment man's capabilities in the control loop of remote manipulation systems...|$|R
40|$|A <b>digital</b> charge <b>integrator</b> with {{programmable}} gate {{width and}} range {{has been designed}} {{for use in the}} KLOE drift chamber front-end chain. The system has a resolution of 9 bits ranging from 600 fC/count up to ≈ 76 pC and integration time ranging from 100 ns to about 13 μ sec. Thirty two channels have been packaged in a single VME 9 U board...|$|R
40|$|A Fast <b>Digital</b> <b>Integrator</b> (FDI) {{has been}} {{designed}} at CERN for increasing performance of state-of-art instruments analyzing superconducting magnets in particle accelerators. In particular, in flux measurement, a bandwidth up to 50 - 100 kHz and an accuracy of 10 ppm has to be targeted. In this paper, basic concepts and architecture of the developed FDI are highlighted. Numerical metrological analysis of the instrument performance is shown, by focusing both on deterministic errors and on uncertainty in time and amplitude domains...|$|E
40|$|Description {{of methods}} {{developed}} for the preparation of N-TFA-S(-) prolyl chloride and for synthesizing from it N-TFA-S-prolyl(and S) -leucine methyl ester diastereomers without detectible racemization. These diastereomers prepared by these methods were subjected to GC analyses under conditions permitting baseline separation of two diastereomeric peaks, while peak areas were measured with an electronic <b>digital</b> <b>integrator.</b> Under these conditions, {{it was found that}} the known enantiomeric compositions could be duplicated experimentally to an absolute error of only 0. 0 to 0. 6 % over the entire composition range...|$|E
40|$|Abstract — In this {{research}} work, we propose finite impulse response (FIR) approximation of a <b>digital</b> <b>integrator</b> using a simple non-recursive technique. A small segment, 0 ≤ ω ≤ ω p {{is modified to}} take into account the discontinuity in the frequency response of an ideal integrator at the origin. From ω p to π, the response is that of an ideal integrator. Slope matching is done at ω p between the two segments to avoid oscillations due to Gibb’s phenomenon. The magnitude response of proposed integrator approximates the ideal integrator reasonably well over a wide frequency range...|$|E
40|$|In {{this paper}} {{we present a}} general {{discretization}} scheme for <b>digital</b> fractional-order <b>integrators</b> and differentiators. The proposed scheme yields many of the widely classical s [...] > z conversion formulas. A least-squares method {{for the design of}} IIR fractional filters is proposed. The design of the recursive digital filter only requires the solution of linear equations. an illustrative example is presented showing the effectiveness of the resulting approximations. info:eu-repo/semantics/publishedVersio...|$|R
40|$|CERN, the European Organization for Nuclear Research, {{is one of}} the world’s {{largest and}} most {{respected}} centres for scientific research. Founded in 1954, the CERN Laboratory sits astride the Franco–Swiss border near Geneva. It was one of Europe’s first joint ventures and now has 20 Member States. Its main purpose is fundamental research in partcle physics, namely investigating what the Universe is made of and how it works. At CERN, the design and realization of the new particle accelerator, the Large Hadron Collider (LHC), has required a remarkable technological effort in many areas of engineering. In particular, the tests of LHC superconducting magnets disclosed new horizons to magnetic measurements. At CERN, the objectively large R&D effort of the Technolgy Department/Magnets, Superconductors and Cryostats (TE/MSC) group identified areas where further work is required in order to assist the LHC commissioning and start-up, to provide continuity in the instrumentation for the LHC magnets maintenance, and to achieve more accurate magnet models for the LHC exploitation. In view of future projects, a wide range of software requirements has been recently satisfied by the Flexible Framework for Magnetic Measurements (FFMM), designed also for integrating more performing flexible hardware. FFMM software applications control several devices, such as encoder boards, <b>digital</b> <b>integrators,</b> motor controllers, transducers. In addition, they synchronize and coordinate different measurement tasks and actions...|$|R
40|$|On 10 March 1992, {{a tornado}} of F 2 {{intensity}} tracked through Charlotte, North Carolina, causing one fatality, numerous injuries, and significant damage. This study {{focuses on the}} synoptic and mesoscale features that created an environment favorable for tornado formation. An over-view of the echo structure as viewed from the WSR- 74 C radar at Charlotte (CLT) is presented. The convection with this case was characterized by low-tops (less than 25, 000 ft) and weak reflectivity (<b>Digital</b> Video <b>Integrator</b> and Processor rDVIP] level 3 or less), confirming that tornadoes are possi-ble with relatively weak thunderstorms if there is strong low-level wind shear...|$|R
40|$|International audienceIn this paper, {{we discuss}} a filter bank based structure, the {{bandpass}} LDI (lossless <b>digital</b> <b>integrator)</b> filter, for spectral domain analysis of analogue to digital converters (ADC). The digital filter bank {{is used to}} decompose the signal from the output of ADC into its main spectral components. Numerical simulations of their power spectral density are conducted to validate our idea and the simulation {{results show that the}} extracted spectral parameters (SINAD, SNR, THD) with the proposed scheme is close to those calculated with FFT. This structure is a promising built-in-self-test (BIST) approach for ADC and mixed-signal ICs...|$|E
40|$|On-chip <b>digital</b> <b>integrator</b> enables direct {{interface}} {{to current}} sensors with di/dt output A PGA {{in the current}} channel allows direct interface to shunts and current transformers Active, reactive, and apparent energy; sampled waveform; current and voltage rms Less than 0. 1 % error in active energy measurement over a dynamic range of 1000 to 1 at 25 °C Positive-only energy accumulation mode available On-chip user programmable threshold for line voltage surge and SAG and PSU supervisory Digital calibration for power, phase, and input offset On-chip temperature sensor (± 3 °C typical) SPI ® compatible serial interface Pulse output with programmable frequenc...|$|E
40|$|A new {{platform}} for magnetic measurements at the European Organization for Nuclear Research (CERN) is presented. The key concepts and {{the architecture of}} its main components, a multi-purpose digitizer (fast <b>digital</b> <b>integrator</b> – FDI) and a flexible software framework (flexible framework for magnetic measurements – FFMM), are detailed. The experimental results of the metrological characterization of FDI exhibit a significant advance {{with respect to the}} state of the art. Furthermore, the FFMM implementation is shown to provide a reusable and scalable measurement software. Finally, the results of the on-field validation of the {{platform for}} field measurements on superconducting magnets in the CERN test facility are discussed...|$|E
50|$|An {{electronic}} integrator {{is a form}} of first-order low-pass filter, which can be performed in the continuous-time (analog) domain or approximated (simulated) in the discrete-time (<b>digital)</b> domain. An <b>integrator</b> will have a low pass filtering effect but when given an offset it will accumulate a value building it until it reaches a limit of the system or overflows.|$|R
40|$|Abstract—A {{new class}} of linear-phase infinite-impulse-response <b>digital</b> {{wideband}} <b>integrators</b> based on the numerical integration rules is presented. The proposed class of integrators exactly matches the desired phase response of the continuous-time in-tegrator (after group delay compensation) and can approximate the magnitude response as closely as desired by {{increasing the number of}} system zeros, i. e., the order of the integrator. The low-order integrators (up to the fourth degree) generated by this technique can be immediately utilized in many applications such as strapdown inertial navigation systems, sampled data systems, and other applications that require accurate integration. Index Terms—Digital integrators, Lagrange interpolation, Newton–Cotes, numerical integration, quadrature...|$|R
40|$|During {{the last}} few years, access to {{heterogeneous}} data sources and integration of the disparate data has {{emerged as one of}} the major areas for growth of database management software. <b>Digital's</b> DB <b>Integrator</b> provides robust data access by supporting heterogeneous query optimization, location transparency, global consistency, resolution of semantic differences, and security checks. A global catalog provides location transparency and operates as an autonomous metadata repository. Global transactions are coordinated through two-phase commit. Highly available horizontal partitioned views support continuous distributed processing in the presence of loss of connectivity. The DB Integrator enables security checks without interfering with the access controls specified in the underlying data sources...|$|R
