#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1427aab80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1427a81c0 .scope module, "tb_tpc" "tb_tpc" 3 6;
 .timescale -9 -12;
P_0x1427108e0 .param/l "ARRAY_SIZE" 0 3 9, +C4<00000000000000000000000000000100>;
P_0x142710920 .param/l "CLK" 0 3 8, +C4<00000000000000000000000000001010>;
P_0x142710960 .param/l "OP_DMA" 1 3 67, C4<00000011>;
P_0x1427109a0 .param/l "OP_HALT" 1 3 68, C4<11111111>;
P_0x1427109e0 .param/l "OP_NOP" 1 3 64, C4<00000000>;
P_0x142710a20 .param/l "OP_TENSOR" 1 3 65, C4<00000001>;
P_0x142710a60 .param/l "OP_VECTOR" 1 3 66, C4<00000010>;
P_0x142710aa0 .param/l "SRAM_ADDR_W" 0 3 11, +C4<00000000000000000000000000010100>;
P_0x142710ae0 .param/l "SRAM_WIDTH" 0 3 10, +C4<00000000000000000000000100000000>;
v0x600000b92e20_0 .net "axi_araddr", 39 0, L_0x6000012cca10;  1 drivers
v0x600000b92eb0_0 .net "axi_arlen", 7 0, L_0x6000012cca80;  1 drivers
v0x600000b92f40_0 .var "axi_arready", 0 0;
v0x600000b92fd0_0 .net "axi_arvalid", 0 0, L_0x6000012ccb60;  1 drivers
v0x600000b93060_0 .net "axi_awaddr", 39 0, L_0x6000012cc770;  1 drivers
v0x600000b930f0_0 .net "axi_awlen", 7 0, L_0x6000012cc7e0;  1 drivers
v0x600000b93180_0 .var "axi_awready", 0 0;
v0x600000b93210_0 .net "axi_awvalid", 0 0, L_0x6000012cc850;  1 drivers
L_0x14809a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000b932a0_0 .net "axi_bready", 0 0, L_0x14809a968;  1 drivers
v0x600000b93330_0 .var "axi_bresp", 1 0;
v0x600000b933c0_0 .var "axi_bvalid", 0 0;
v0x600000b93450_0 .var "axi_rdata", 255 0;
v0x600000b934e0_0 .var "axi_rlast", 0 0;
v0x600000b93570_0 .net "axi_rready", 0 0, L_0x6000012ccbd0;  1 drivers
v0x600000b93600_0 .var "axi_rvalid", 0 0;
v0x600000b93690_0 .net "axi_wdata", 255 0, L_0x6000012cc8c0;  1 drivers
v0x600000b93720_0 .net "axi_wlast", 0 0, L_0x6000012cc930;  1 drivers
v0x600000b937b0_0 .var "axi_wready", 0 0;
v0x600000b93840_0 .net "axi_wvalid", 0 0, L_0x6000012cc9a0;  1 drivers
v0x600000b938d0_0 .var "clk", 0 0;
v0x600000b93960_0 .var/i "errors", 31 0;
v0x600000b939f0_0 .var "global_sync_in", 0 0;
v0x600000b93a80_0 .var "noc_rx_addr", 19 0;
v0x600000b93b10_0 .var "noc_rx_data", 255 0;
v0x600000b93ba0_0 .var "noc_rx_is_instr", 0 0;
v0x600000b93c30_0 .net "noc_rx_ready", 0 0, L_0x6000008dae40;  1 drivers
v0x600000b93cc0_0 .var "noc_rx_valid", 0 0;
L_0x14809a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b93d50_0 .net "noc_tx_addr", 19 0, L_0x14809a9f8;  1 drivers
L_0x14809a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b93de0_0 .net "noc_tx_data", 255 0, L_0x14809a9b0;  1 drivers
v0x600000b93e70_0 .var "noc_tx_ready", 0 0;
L_0x14809aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000b93f00_0 .net "noc_tx_valid", 0 0, L_0x14809aa40;  1 drivers
v0x600000b9c000_0 .var "rst_n", 0 0;
v0x600000b9c090_0 .var "sync_grant", 0 0;
v0x600000b9c120_0 .net "sync_request", 0 0, L_0x6000012c0cb0;  1 drivers
v0x600000b9c1b0_0 .var/i "timeout", 31 0;
v0x600000b9c240_0 .net "tpc_busy", 0 0, L_0x6000012c0e70;  1 drivers
v0x600000b9c2d0_0 .net "tpc_done", 0 0, L_0x6000012c0d20;  1 drivers
v0x600000b9c360_0 .net "tpc_error", 0 0, L_0x6000012c0c40;  1 drivers
v0x600000b9c3f0_0 .var "tpc_start", 0 0;
v0x600000b9c480_0 .var "tpc_start_pc", 19 0;
S_0x1427aa380 .scope module, "dut" "tensor_processing_cluster" 3 44, 4 15 0, S_0x1427a81c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x143010000 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x143010040 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x143010080 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x1430100c0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x143010100 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x143010140 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x143010180 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x1430101c0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x143010200 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x143010240 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x143010280 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x1430102c0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x143010300 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x143010340 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x143010380 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x1430103c0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x143010400 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x6000012c1c00 .functor BUFZ 1, v0x600000b903f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000012cc070 .functor OR 1, L_0x6000008dfca0, L_0x6000008dfe80, C4<0>, C4<0>;
L_0x6000012cc0e0 .functor AND 1, L_0x6000012cc000, L_0x6000012cc070, C4<1>, C4<1>;
L_0x6000012cc150 .functor BUFZ 1, v0x600000b91440_0, C4<0>, C4<0>, C4<0>;
L_0x6000012cc1c0 .functor BUFZ 1, v0x600000b90f30_0, C4<0>, C4<0>, C4<0>;
L_0x6000012ccd90 .functor AND 1, v0x600000b93cc0_0, L_0x6000008dae40, C4<1>, C4<1>;
L_0x6000012cce00 .functor AND 1, L_0x6000012ccd90, L_0x6000008daee0, C4<1>, C4<1>;
v0x600000b96370_0 .net *"_ivl_24", 19 0, L_0x6000008df5c0;  1 drivers
L_0x14809a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000b96400_0 .net *"_ivl_27", 3 0, L_0x14809a530;  1 drivers
v0x600000b96490_0 .net *"_ivl_28", 19 0, L_0x6000008df660;  1 drivers
L_0x14809a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b96520_0 .net *"_ivl_31", 14 0, L_0x14809a578;  1 drivers
L_0x14809a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000b965b0_0 .net/2u *"_ivl_34", 2 0, L_0x14809a5c0;  1 drivers
v0x600000b96640_0 .net *"_ivl_38", 19 0, L_0x6000008df840;  1 drivers
L_0x14809a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000b966d0_0 .net *"_ivl_41", 3 0, L_0x14809a608;  1 drivers
v0x600000b96760_0 .net *"_ivl_42", 19 0, L_0x6000008df8e0;  1 drivers
L_0x14809a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000b967f0_0 .net *"_ivl_45", 3 0, L_0x14809a650;  1 drivers
L_0x14809a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000b96880_0 .net/2u *"_ivl_48", 2 0, L_0x14809a698;  1 drivers
v0x600000b96910_0 .net *"_ivl_52", 19 0, L_0x6000008dfac0;  1 drivers
L_0x14809a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000b969a0_0 .net *"_ivl_55", 3 0, L_0x14809a6e0;  1 drivers
v0x600000b96a30_0 .net *"_ivl_56", 19 0, L_0x6000008dfb60;  1 drivers
L_0x14809a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000b96ac0_0 .net *"_ivl_59", 3 0, L_0x14809a728;  1 drivers
L_0x14809a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600000b96b50_0 .net *"_ivl_63", 127 0, L_0x14809a770;  1 drivers
v0x600000b96be0_0 .net *"_ivl_65", 127 0, L_0x6000008dfd40;  1 drivers
L_0x14809a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000b96c70_0 .net/2u *"_ivl_68", 2 0, L_0x14809a7b8;  1 drivers
v0x600000b96d00_0 .net *"_ivl_70", 0 0, L_0x6000008dfca0;  1 drivers
L_0x14809a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600000b96d90_0 .net/2u *"_ivl_72", 2 0, L_0x14809a800;  1 drivers
v0x600000b96e20_0 .net *"_ivl_74", 0 0, L_0x6000008dfe80;  1 drivers
v0x600000b96eb0_0 .net *"_ivl_77", 0 0, L_0x6000012cc070;  1 drivers
v0x600000b96f40_0 .net *"_ivl_87", 0 0, L_0x6000012ccd90;  1 drivers
v0x600000b96fd0_0 .net *"_ivl_89", 0 0, L_0x6000008daee0;  1 drivers
v0x600000b97060_0 .var "act_data_d", 31 0;
v0x600000b970f0_0 .var "act_valid_d", 0 0;
v0x600000b97180_0 .var "act_valid_d2", 0 0;
v0x600000b97210_0 .net "axi_araddr", 39 0, L_0x6000012cca10;  alias, 1 drivers
v0x600000b972a0_0 .net "axi_arlen", 7 0, L_0x6000012cca80;  alias, 1 drivers
v0x600000b97330_0 .net "axi_arready", 0 0, v0x600000b92f40_0;  1 drivers
v0x600000b973c0_0 .net "axi_arvalid", 0 0, L_0x6000012ccb60;  alias, 1 drivers
v0x600000b97450_0 .net "axi_awaddr", 39 0, L_0x6000012cc770;  alias, 1 drivers
v0x600000b974e0_0 .net "axi_awlen", 7 0, L_0x6000012cc7e0;  alias, 1 drivers
v0x600000b97570_0 .net "axi_awready", 0 0, v0x600000b93180_0;  1 drivers
v0x600000b97600_0 .net "axi_awvalid", 0 0, L_0x6000012cc850;  alias, 1 drivers
v0x600000b97690_0 .net "axi_bready", 0 0, L_0x14809a968;  alias, 1 drivers
v0x600000b97720_0 .net "axi_bresp", 1 0, v0x600000b93330_0;  1 drivers
v0x600000b977b0_0 .net "axi_bvalid", 0 0, v0x600000b933c0_0;  1 drivers
v0x600000b97840_0 .net "axi_rdata", 255 0, v0x600000b93450_0;  1 drivers
v0x600000b978d0_0 .net "axi_rlast", 0 0, v0x600000b934e0_0;  1 drivers
v0x600000b97960_0 .net "axi_rready", 0 0, L_0x6000012ccbd0;  alias, 1 drivers
v0x600000b979f0_0 .net "axi_rvalid", 0 0, v0x600000b93600_0;  1 drivers
v0x600000b97a80_0 .net "axi_wdata", 255 0, L_0x6000012cc8c0;  alias, 1 drivers
v0x600000b97b10_0 .net "axi_wlast", 0 0, L_0x6000012cc930;  alias, 1 drivers
v0x600000b97ba0_0 .net "axi_wready", 0 0, v0x600000b937b0_0;  1 drivers
v0x600000b97c30_0 .net "axi_wvalid", 0 0, L_0x6000012cc9a0;  alias, 1 drivers
v0x600000b97cc0_0 .net "clk", 0 0, v0x600000b938d0_0;  1 drivers
v0x600000b97d50_0 .net "dma_lcp_done", 0 0, L_0x6000012cc540;  1 drivers
v0x600000b97de0_0 .net "dma_lcp_ready", 0 0, L_0x6000008d9f40;  1 drivers
v0x600000b97e70_0 .net "dma_sram_addr", 19 0, v0x600000bf4e10_0;  1 drivers
v0x600000b97f00_0 .net "dma_sram_rdata", 255 0, L_0x6000012ccd20;  1 drivers
v0x600000b90000_0 .net "dma_sram_re", 0 0, L_0x6000012cc700;  1 drivers
v0x600000b90090_0 .net "dma_sram_ready", 0 0, L_0x6000008dada0;  1 drivers
v0x600000b90120_0 .net "dma_sram_wdata", 255 0, L_0x6000012cc620;  1 drivers
v0x600000b901b0_0 .net "dma_sram_we", 0 0, L_0x6000012cc690;  1 drivers
v0x600000b90240_0 .net "global_sync_in", 0 0, v0x600000b939f0_0;  1 drivers
v0x600000b902d0 .array "instr_mem", 4095 0, 127 0;
v0x600000b90360_0 .var "instr_rdata_reg", 127 0;
v0x600000b903f0_0 .var "instr_valid_reg", 0 0;
v0x600000b90480_0 .net "lcp_dma_cmd", 127 0, v0x600000bf6910_0;  1 drivers
v0x600000b90510_0 .net "lcp_dma_valid", 0 0, L_0x6000012c0f50;  1 drivers
v0x600000b905a0_0 .net "lcp_imem_addr", 19 0, L_0x6000012c19d0;  1 drivers
v0x600000b90630_0 .net "lcp_imem_data", 127 0, v0x600000b90360_0;  1 drivers
v0x600000b906c0_0 .net "lcp_imem_re", 0 0, L_0x6000012c1a40;  1 drivers
v0x600000b90750_0 .net "lcp_imem_valid", 0 0, L_0x6000012c1c00;  1 drivers
v0x600000b907e0_0 .net "lcp_mxu_cmd", 127 0, v0x600000bf7600_0;  1 drivers
v0x600000b90870_0 .net "lcp_mxu_valid", 0 0, L_0x6000012c11f0;  1 drivers
v0x600000b90900_0 .net "lcp_vpu_cmd", 127 0, v0x600000bf0240_0;  1 drivers
v0x600000b90990_0 .net "lcp_vpu_valid", 0 0, L_0x6000012c1030;  1 drivers
v0x600000b90a20_0 .net "mxu_a_addr", 19 0, L_0x6000008df980;  1 drivers
v0x600000b90ab0_0 .net "mxu_a_rdata", 255 0, L_0x6000012ccc40;  1 drivers
v0x600000b90b40_0 .net "mxu_a_re", 0 0, L_0x6000008dfa20;  1 drivers
v0x600000b90bd0_0 .net "mxu_a_ready", 0 0, L_0x6000008dac60;  1 drivers
v0x600000b90c60_0 .net "mxu_cfg_k", 15 0, L_0x6000008d1a40;  1 drivers
v0x600000b90cf0_0 .net "mxu_cfg_m", 15 0, L_0x6000008d1900;  1 drivers
v0x600000b90d80_0 .net "mxu_cfg_n", 15 0, L_0x6000008d19a0;  1 drivers
v0x600000b90e10_0 .var "mxu_col_cnt", 4 0;
v0x600000b90ea0_0 .var "mxu_cycle_cnt", 15 0;
v0x600000b90f30_0 .var "mxu_done_reg", 0 0;
v0x600000b90fc0_0 .net "mxu_dst_addr", 15 0, L_0x6000008d0c80;  1 drivers
v0x600000b91050_0 .net "mxu_lcp_done", 0 0, L_0x6000012cc1c0;  1 drivers
v0x600000b910e0_0 .net "mxu_lcp_ready", 0 0, L_0x6000012cc150;  1 drivers
v0x600000b91170_0 .net "mxu_o_addr", 19 0, L_0x6000008dfc00;  1 drivers
v0x600000b91200_0 .net "mxu_o_ready", 0 0, L_0x6000008dad00;  1 drivers
v0x600000b91290_0 .net "mxu_o_wdata", 255 0, L_0x6000008dfde0;  1 drivers
v0x600000b91320_0 .net "mxu_o_we", 0 0, L_0x6000012cc0e0;  1 drivers
v0x600000b913b0_0 .var "mxu_out_cnt", 15 0;
v0x600000b91440_0 .var "mxu_ready_reg", 0 0;
v0x600000b914d0_0 .net "mxu_src0_addr", 15 0, L_0x6000008d17c0;  1 drivers
v0x600000b91560_0 .net "mxu_src1_addr", 15 0, L_0x6000008d1860;  1 drivers
v0x600000b915f0_0 .var "mxu_start_array", 0 0;
v0x600000b91680_0 .var "mxu_start_array_d", 0 0;
v0x600000b91710_0 .var "mxu_state", 2 0;
v0x600000b917a0_0 .net "mxu_subop", 7 0, L_0x6000008d0d20;  1 drivers
v0x600000b91830_0 .net "mxu_w_addr", 19 0, L_0x6000008df700;  1 drivers
v0x600000b918c0_0 .net "mxu_w_rdata", 255 0, v0x600000beb8d0_0;  1 drivers
v0x600000b91950_0 .net "mxu_w_re", 0 0, L_0x6000008df7a0;  1 drivers
v0x600000b919e0_0 .net "mxu_w_ready", 0 0, L_0x6000008dab20;  1 drivers
v0x600000b91a70_0 .net "noc_data_write", 0 0, L_0x6000012cce00;  1 drivers
v0x600000b91b00_0 .net "noc_rx_addr", 19 0, v0x600000b93a80_0;  1 drivers
v0x600000b91b90_0 .net "noc_rx_data", 255 0, v0x600000b93b10_0;  1 drivers
v0x600000b91c20_0 .net "noc_rx_is_instr", 0 0, v0x600000b93ba0_0;  1 drivers
v0x600000b91cb0_0 .net "noc_rx_ready", 0 0, L_0x6000008dae40;  alias, 1 drivers
v0x600000b91d40_0 .net "noc_rx_valid", 0 0, v0x600000b93cc0_0;  1 drivers
v0x600000b91dd0_0 .net "noc_tx_addr", 19 0, L_0x14809a9f8;  alias, 1 drivers
v0x600000b91e60_0 .net "noc_tx_data", 255 0, L_0x14809a9b0;  alias, 1 drivers
v0x600000b91ef0_0 .net "noc_tx_ready", 0 0, v0x600000b93e70_0;  1 drivers
v0x600000b91f80_0 .net "noc_tx_valid", 0 0, L_0x14809aa40;  alias, 1 drivers
v0x600000b92010_0 .net "rst_n", 0 0, v0x600000b9c000_0;  1 drivers
v0x600000b920a0_0 .net "sync_grant", 0 0, v0x600000b9c090_0;  1 drivers
v0x600000b92130_0 .net "sync_request", 0 0, L_0x6000012c0cb0;  alias, 1 drivers
v0x600000b921c0_0 .net "systolic_busy", 0 0, L_0x6000012dafb0;  1 drivers
v0x600000b92250_0 .net "systolic_done", 0 0, L_0x6000008df0c0;  1 drivers
v0x600000b922e0_0 .net "systolic_result", 127 0, L_0x6000008dec60;  1 drivers
v0x600000b92370_0 .net "systolic_result_valid", 0 0, L_0x6000012cc000;  1 drivers
v0x600000b92400_0 .net "tpc_busy", 0 0, L_0x6000012c0e70;  alias, 1 drivers
v0x600000b92490_0 .net "tpc_done", 0 0, L_0x6000012c0d20;  alias, 1 drivers
v0x600000b92520_0 .net "tpc_error", 0 0, L_0x6000012c0c40;  alias, 1 drivers
v0x600000b925b0_0 .net "tpc_start", 0 0, v0x600000b9c3f0_0;  1 drivers
v0x600000b92640_0 .net "tpc_start_pc", 19 0, v0x600000b9c480_0;  1 drivers
v0x600000b926d0_0 .net "vpu_lcp_done", 0 0, L_0x6000012cc310;  1 drivers
v0x600000b92760_0 .net "vpu_lcp_ready", 0 0, L_0x6000008d9a40;  1 drivers
v0x600000b927f0_0 .net "vpu_sram_addr", 19 0, v0x600000b95710_0;  1 drivers
v0x600000b92880_0 .net "vpu_sram_rdata", 255 0, L_0x6000012cccb0;  1 drivers
v0x600000b92910_0 .net "vpu_sram_re", 0 0, L_0x6000012cc4d0;  1 drivers
v0x600000b929a0_0 .net "vpu_sram_ready", 0 0, L_0x6000008dabc0;  1 drivers
v0x600000b92a30_0 .net "vpu_sram_wdata", 255 0, L_0x6000012cc3f0;  1 drivers
v0x600000b92ac0_0 .net "vpu_sram_we", 0 0, L_0x6000012cc460;  1 drivers
v0x600000b92b50_0 .var "weight_load_col_d", 1 0;
v0x600000b92be0_0 .var "weight_load_en_d", 0 0;
L_0x6000008d0d20 .part v0x600000bf7600_0, 112, 8;
L_0x6000008d0c80 .part v0x600000bf7600_0, 96, 16;
L_0x6000008d17c0 .part v0x600000bf7600_0, 80, 16;
L_0x6000008d1860 .part v0x600000bf7600_0, 64, 16;
L_0x6000008d1900 .part v0x600000bf7600_0, 48, 16;
L_0x6000008d19a0 .part v0x600000bf7600_0, 32, 16;
L_0x6000008d1a40 .part v0x600000bf7600_0, 16, 16;
L_0x6000008df520 .part v0x600000beb8d0_0, 0, 32;
L_0x6000008df5c0 .concat [ 16 4 0 0], L_0x6000008d1860, L_0x14809a530;
L_0x6000008df660 .concat [ 5 15 0 0], v0x600000b90e10_0, L_0x14809a578;
L_0x6000008df700 .arith/sum 20, L_0x6000008df5c0, L_0x6000008df660;
L_0x6000008df7a0 .cmp/eq 3, v0x600000b91710_0, L_0x14809a5c0;
L_0x6000008df840 .concat [ 16 4 0 0], L_0x6000008d17c0, L_0x14809a608;
L_0x6000008df8e0 .concat [ 16 4 0 0], v0x600000b90ea0_0, L_0x14809a650;
L_0x6000008df980 .arith/sum 20, L_0x6000008df840, L_0x6000008df8e0;
L_0x6000008dfa20 .cmp/eq 3, v0x600000b91710_0, L_0x14809a698;
L_0x6000008dfac0 .concat [ 16 4 0 0], L_0x6000008d0c80, L_0x14809a6e0;
L_0x6000008dfb60 .concat [ 16 4 0 0], v0x600000b913b0_0, L_0x14809a728;
L_0x6000008dfc00 .arith/sum 20, L_0x6000008dfac0, L_0x6000008dfb60;
L_0x6000008dfd40 .part L_0x6000008dec60, 0, 128;
L_0x6000008dfde0 .concat [ 128 128 0 0], L_0x6000008dfd40, L_0x14809a770;
L_0x6000008dfca0 .cmp/eq 3, v0x600000b91710_0, L_0x14809a7b8;
L_0x6000008dfe80 .cmp/eq 3, v0x600000b91710_0, L_0x14809a800;
L_0x6000008dae40 .reduce/nor L_0x6000012c0e70;
L_0x6000008daee0 .reduce/nor v0x600000b93ba0_0;
S_0x14279ac40 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x1427aa380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x143019400 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x143019440 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x143019480 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x1430194c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x143019500 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x143019540 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x143019580 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x1430195c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x143019600 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x143019640 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x143019680 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x1430196c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x143019700 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x143019740 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x143019780 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x1430197c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x143019800 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x143019840 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x143019880 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x1430198c0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x143019900 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x6000012cc540 .functor BUFZ 1, v0x600000bf4510_0, C4<0>, C4<0>, C4<0>;
L_0x6000012cc620 .functor BUFZ 256, v0x600000bf5170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000012cc690 .functor BUFZ 1, v0x600000bf5290_0, C4<0>, C4<0>, C4<0>;
L_0x6000012cc700 .functor BUFZ 1, v0x600000bf4fc0_0, C4<0>, C4<0>, C4<0>;
L_0x6000012cc770 .functor BUFZ 40, v0x600000bcb450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000012cc7e0 .functor BUFZ 8, v0x600000bcb570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000012cc850 .functor BUFZ 1, v0x600000bcb720_0, C4<0>, C4<0>, C4<0>;
L_0x6000012cc8c0 .functor BUFZ 256, v0x600000bcbcc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000012cc930 .functor BUFZ 1, v0x600000bcbde0_0, C4<0>, C4<0>, C4<0>;
L_0x6000012cc9a0 .functor BUFZ 1, v0x600000bcc6c0_0, C4<0>, C4<0>, C4<0>;
L_0x6000012cca10 .functor BUFZ 40, v0x600000bcb060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000012cca80 .functor BUFZ 8, v0x600000bcb180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000012ccb60 .functor BUFZ 1, v0x600000bcb330_0, C4<0>, C4<0>, C4<0>;
L_0x6000012ccbd0 .functor BUFZ 1, v0x600000bcbb10_0, C4<0>, C4<0>, C4<0>;
L_0x14809a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000bcaf40_0 .net/2u *"_ivl_14", 3 0, L_0x14809a920;  1 drivers
v0x600000bcafd0_0 .net "axi_araddr", 39 0, L_0x6000012cca10;  alias, 1 drivers
v0x600000bcb060_0 .var "axi_araddr_reg", 39 0;
v0x600000bcb0f0_0 .net "axi_arlen", 7 0, L_0x6000012cca80;  alias, 1 drivers
v0x600000bcb180_0 .var "axi_arlen_reg", 7 0;
v0x600000bcb210_0 .net "axi_arready", 0 0, v0x600000b92f40_0;  alias, 1 drivers
v0x600000bcb2a0_0 .net "axi_arvalid", 0 0, L_0x6000012ccb60;  alias, 1 drivers
v0x600000bcb330_0 .var "axi_arvalid_reg", 0 0;
v0x600000bcb3c0_0 .net "axi_awaddr", 39 0, L_0x6000012cc770;  alias, 1 drivers
v0x600000bcb450_0 .var "axi_awaddr_reg", 39 0;
v0x600000bcb4e0_0 .net "axi_awlen", 7 0, L_0x6000012cc7e0;  alias, 1 drivers
v0x600000bcb570_0 .var "axi_awlen_reg", 7 0;
v0x600000bcb600_0 .net "axi_awready", 0 0, v0x600000b93180_0;  alias, 1 drivers
v0x600000bcb690_0 .net "axi_awvalid", 0 0, L_0x6000012cc850;  alias, 1 drivers
v0x600000bcb720_0 .var "axi_awvalid_reg", 0 0;
v0x600000bcb7b0_0 .net "axi_bready", 0 0, L_0x14809a968;  alias, 1 drivers
v0x600000bcb840_0 .net "axi_bresp", 1 0, v0x600000b93330_0;  alias, 1 drivers
v0x600000bcb8d0_0 .net "axi_bvalid", 0 0, v0x600000b933c0_0;  alias, 1 drivers
v0x600000bcb960_0 .net "axi_rdata", 255 0, v0x600000b93450_0;  alias, 1 drivers
v0x600000bcb9f0_0 .net "axi_rlast", 0 0, v0x600000b934e0_0;  alias, 1 drivers
v0x600000bcba80_0 .net "axi_rready", 0 0, L_0x6000012ccbd0;  alias, 1 drivers
v0x600000bcbb10_0 .var "axi_rready_reg", 0 0;
v0x600000bcbba0_0 .net "axi_rvalid", 0 0, v0x600000b93600_0;  alias, 1 drivers
v0x600000bcbc30_0 .net "axi_wdata", 255 0, L_0x6000012cc8c0;  alias, 1 drivers
v0x600000bcbcc0_0 .var "axi_wdata_reg", 255 0;
v0x600000bcbd50_0 .net "axi_wlast", 0 0, L_0x6000012cc930;  alias, 1 drivers
v0x600000bcbde0_0 .var "axi_wlast_reg", 0 0;
v0x600000bcbe70_0 .net "axi_wready", 0 0, v0x600000b937b0_0;  alias, 1 drivers
v0x600000bcbf00_0 .net "axi_wvalid", 0 0, L_0x6000012cc9a0;  alias, 1 drivers
v0x600000bcc6c0_0 .var "axi_wvalid_reg", 0 0;
v0x600000bcc630_0 .net "cfg_cols", 11 0, L_0x6000008d9d60;  1 drivers
v0x600000bf4000_0 .net "cfg_rows", 11 0, L_0x6000008d9cc0;  1 drivers
v0x600000bf4090_0 .net "clk", 0 0, v0x600000b938d0_0;  alias, 1 drivers
v0x600000bf4120_0 .net "cmd", 127 0, v0x600000bf6910_0;  alias, 1 drivers
v0x600000bf41b0_0 .net "cmd_done", 0 0, L_0x6000012cc540;  alias, 1 drivers
v0x600000bf4240_0 .net "cmd_ready", 0 0, L_0x6000008d9f40;  alias, 1 drivers
v0x600000bf42d0_0 .net "cmd_valid", 0 0, L_0x6000012c0f50;  alias, 1 drivers
v0x600000bf4360_0 .var "col_count", 11 0;
v0x600000bf43f0_0 .var "cols_cfg", 11 0;
v0x600000bf4480_0 .var "data_buf", 255 0;
v0x600000bf4510_0 .var "done_reg", 0 0;
v0x600000bf45a0_0 .net "ext_addr", 39 0, L_0x6000008d9b80;  1 drivers
v0x600000bf4630_0 .var "ext_base", 39 0;
v0x600000bf46c0_0 .var "ext_ptr", 39 0;
v0x600000bf4750_0 .net "ext_stride", 11 0, L_0x6000008d9e00;  1 drivers
v0x600000bf47e0_0 .var "ext_stride_cfg", 11 0;
v0x600000bf4870_0 .net "int_addr", 19 0, L_0x6000008d9c20;  1 drivers
v0x600000bf4900_0 .var "int_base", 19 0;
v0x600000bf4990_0 .var "int_ptr", 19 0;
v0x600000bf4a20_0 .net "int_stride", 11 0, L_0x6000008d9ea0;  1 drivers
v0x600000bf4ab0_0 .var "int_stride_cfg", 11 0;
v0x600000bf4b40_0 .var "op_type", 7 0;
v0x600000bf4bd0_0 .var "row_count", 11 0;
v0x600000bf4c60_0 .var "rows_cfg", 11 0;
v0x600000bf4cf0_0 .net "rst_n", 0 0, v0x600000b9c000_0;  alias, 1 drivers
v0x600000bf4d80_0 .net "sram_addr", 19 0, v0x600000bf4e10_0;  alias, 1 drivers
v0x600000bf4e10_0 .var "sram_addr_reg", 19 0;
v0x600000bf4ea0_0 .net "sram_rdata", 255 0, L_0x6000012ccd20;  alias, 1 drivers
v0x600000bf4f30_0 .net "sram_re", 0 0, L_0x6000012cc700;  alias, 1 drivers
v0x600000bf4fc0_0 .var "sram_re_reg", 0 0;
v0x600000bf5050_0 .net "sram_ready", 0 0, L_0x6000008dada0;  alias, 1 drivers
v0x600000bf50e0_0 .net "sram_wdata", 255 0, L_0x6000012cc620;  alias, 1 drivers
v0x600000bf5170_0 .var "sram_wdata_reg", 255 0;
v0x600000bf5200_0 .net "sram_we", 0 0, L_0x6000012cc690;  alias, 1 drivers
v0x600000bf5290_0 .var "sram_we_reg", 0 0;
v0x600000bf5320_0 .var "state", 3 0;
v0x600000bf53b0_0 .net "subop", 7 0, L_0x6000008d9ae0;  1 drivers
E_0x600002c89fc0/0 .event negedge, v0x600000bf4cf0_0;
E_0x600002c89fc0/1 .event posedge, v0x600000bf4090_0;
E_0x600002c89fc0 .event/or E_0x600002c89fc0/0, E_0x600002c89fc0/1;
L_0x6000008d9ae0 .part v0x600000bf6910_0, 112, 8;
L_0x6000008d9b80 .part v0x600000bf6910_0, 72, 40;
L_0x6000008d9c20 .part v0x600000bf6910_0, 52, 20;
L_0x6000008d9cc0 .part v0x600000bf6910_0, 40, 12;
L_0x6000008d9d60 .part v0x600000bf6910_0, 28, 12;
L_0x6000008d9e00 .part v0x600000bf6910_0, 16, 12;
L_0x6000008d9ea0 .part v0x600000bf6910_0, 4, 12;
L_0x6000008d9f40 .cmp/eq 4, v0x600000bf5320_0, L_0x14809a920;
S_0x1427659b0 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x1427aa380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x143019e00 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x143019e40 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x143019e80 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x143019ec0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x143019f00 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x143019f40 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x143019f80 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x143019fc0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x14301a000 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x14301a040 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x14301a080 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x14301a0c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x14301a100 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x14301a140 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x14301a180 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x14301a1c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x14301a200 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x14301a240 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x14301a280 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x14301a2c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x14301a300 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x14301a340 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x14301a380 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x14301a3c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x14301a400 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x14301a440 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x14301a480 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x6000012c1c70 .functor AND 1, L_0x6000008d12c0, L_0x6000008d1400, C4<1>, C4<1>;
L_0x6000012c1960 .functor AND 1, L_0x6000012c1c70, L_0x6000008d03c0, C4<1>, C4<1>;
L_0x6000012c19d0 .functor BUFZ 20, v0x600000bf6f40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x6000012c1a40 .functor BUFZ 1, v0x600000bf70f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000012c11f0 .functor BUFZ 1, v0x600000bf7840_0, C4<0>, C4<0>, C4<0>;
L_0x6000012c1030 .functor BUFZ 1, v0x600000bf0480_0, C4<0>, C4<0>, C4<0>;
L_0x6000012c0f50 .functor BUFZ 1, v0x600000bf6b50_0, C4<0>, C4<0>, C4<0>;
L_0x6000012c0e00 .functor AND 1, L_0x6000008d0460, L_0x6000008d0000, C4<1>, C4<1>;
L_0x6000012c0e70 .functor AND 1, L_0x6000012c0e00, L_0x6000008d0fa0, C4<1>, C4<1>;
L_0x6000012c0d20 .functor BUFZ 1, v0x600000bf6c70_0, C4<0>, C4<0>, C4<0>;
L_0x6000012c0c40 .functor BUFZ 1, v0x600000bf6d90_0, C4<0>, C4<0>, C4<0>;
L_0x6000012c0cb0 .functor BUFZ 1, v0x600000bf0090_0, C4<0>, C4<0>, C4<0>;
L_0x148098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bf54d0_0 .net *"_ivl_11", 23 0, L_0x148098010;  1 drivers
L_0x148098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bf5560_0 .net/2u *"_ivl_12", 31 0, L_0x148098058;  1 drivers
v0x600000bf55f0_0 .net *"_ivl_14", 0 0, L_0x6000008d12c0;  1 drivers
v0x600000bf5680_0 .net *"_ivl_16", 31 0, L_0x6000008d1360;  1 drivers
L_0x1480980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bf5710_0 .net *"_ivl_19", 23 0, L_0x1480980a0;  1 drivers
L_0x1480980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bf57a0_0 .net/2u *"_ivl_20", 31 0, L_0x1480980e8;  1 drivers
v0x600000bf5830_0 .net *"_ivl_22", 0 0, L_0x6000008d1400;  1 drivers
v0x600000bf58c0_0 .net *"_ivl_25", 0 0, L_0x6000012c1c70;  1 drivers
v0x600000bf5950_0 .net *"_ivl_26", 31 0, L_0x6000008d14a0;  1 drivers
L_0x148098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bf59e0_0 .net *"_ivl_29", 23 0, L_0x148098130;  1 drivers
L_0x148098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bf5a70_0 .net/2u *"_ivl_30", 31 0, L_0x148098178;  1 drivers
v0x600000bf5b00_0 .net *"_ivl_32", 0 0, L_0x6000008d03c0;  1 drivers
v0x600000bf5b90_0 .net *"_ivl_36", 31 0, L_0x6000008d00a0;  1 drivers
L_0x1480981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bf5c20_0 .net *"_ivl_39", 23 0, L_0x1480981c0;  1 drivers
L_0x148098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bf5cb0_0 .net/2u *"_ivl_40", 31 0, L_0x148098208;  1 drivers
v0x600000bf5d40_0 .net *"_ivl_44", 31 0, L_0x6000008d06e0;  1 drivers
L_0x148098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bf5dd0_0 .net *"_ivl_47", 23 0, L_0x148098250;  1 drivers
L_0x148098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bf5e60_0 .net/2u *"_ivl_48", 31 0, L_0x148098298;  1 drivers
v0x600000bf5ef0_0 .net *"_ivl_52", 31 0, L_0x6000008d05a0;  1 drivers
L_0x1480982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bf5f80_0 .net *"_ivl_55", 23 0, L_0x1480982e0;  1 drivers
L_0x148098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bf6010_0 .net/2u *"_ivl_56", 31 0, L_0x148098328;  1 drivers
L_0x148098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000bf60a0_0 .net/2u *"_ivl_76", 3 0, L_0x148098370;  1 drivers
v0x600000bf6130_0 .net *"_ivl_78", 0 0, L_0x6000008d0460;  1 drivers
v0x600000bf61c0_0 .net *"_ivl_8", 31 0, L_0x6000008d1220;  1 drivers
L_0x1480983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600000bf6250_0 .net/2u *"_ivl_80", 3 0, L_0x1480983b8;  1 drivers
v0x600000bf62e0_0 .net *"_ivl_82", 0 0, L_0x6000008d0000;  1 drivers
v0x600000bf6370_0 .net *"_ivl_85", 0 0, L_0x6000012c0e00;  1 drivers
L_0x148098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600000bf6400_0 .net/2u *"_ivl_86", 3 0, L_0x148098400;  1 drivers
v0x600000bf6490_0 .net *"_ivl_88", 0 0, L_0x6000008d0fa0;  1 drivers
v0x600000bf6520_0 .net "all_done", 0 0, L_0x6000012c1960;  1 drivers
v0x600000bf65b0_0 .net "busy", 0 0, L_0x6000012c0e70;  alias, 1 drivers
v0x600000bf6640_0 .net "clk", 0 0, v0x600000b938d0_0;  alias, 1 drivers
v0x600000bf66d0_0 .var "decoded_opcode", 7 0;
v0x600000bf6760_0 .var "decoded_subop", 7 0;
v0x600000bf67f0_0 .net "dma_clear", 0 0, L_0x6000008d0320;  1 drivers
v0x600000bf6880_0 .net "dma_cmd", 127 0, v0x600000bf6910_0;  alias, 1 drivers
v0x600000bf6910_0 .var "dma_cmd_reg", 127 0;
v0x600000bf69a0_0 .net "dma_done", 0 0, L_0x6000012cc540;  alias, 1 drivers
v0x600000bf6a30_0 .net "dma_ready", 0 0, L_0x6000008d9f40;  alias, 1 drivers
v0x600000bf6ac0_0 .net "dma_valid", 0 0, L_0x6000012c0f50;  alias, 1 drivers
v0x600000bf6b50_0 .var "dma_valid_reg", 0 0;
v0x600000bf6be0_0 .net "done", 0 0, L_0x6000012c0d20;  alias, 1 drivers
v0x600000bf6c70_0 .var "done_reg", 0 0;
v0x600000bf6d00_0 .net "error", 0 0, L_0x6000012c0c40;  alias, 1 drivers
v0x600000bf6d90_0 .var "error_reg", 0 0;
v0x600000bf6e20_0 .net "global_sync_in", 0 0, v0x600000b939f0_0;  alias, 1 drivers
v0x600000bf6eb0_0 .net "imem_addr", 19 0, L_0x6000012c19d0;  alias, 1 drivers
v0x600000bf6f40_0 .var "imem_addr_reg", 19 0;
v0x600000bf6fd0_0 .net "imem_data", 127 0, v0x600000b90360_0;  alias, 1 drivers
v0x600000bf7060_0 .net "imem_re", 0 0, L_0x6000012c1a40;  alias, 1 drivers
v0x600000bf70f0_0 .var "imem_re_reg", 0 0;
v0x600000bf7180_0 .net "imem_valid", 0 0, L_0x6000012c1c00;  alias, 1 drivers
v0x600000bf7210_0 .var "instr_reg", 127 0;
v0x600000bf72a0_0 .net "loop_count", 15 0, L_0x6000008d10e0;  1 drivers
v0x600000bf7330 .array "loop_counter", 3 0, 15 0;
v0x600000bf73c0_0 .var "loop_sp", 1 0;
v0x600000bf7450 .array "loop_start_addr", 3 0, 19 0;
v0x600000bf74e0_0 .net "mxu_clear", 0 0, L_0x6000008d01e0;  1 drivers
v0x600000bf7570_0 .net "mxu_cmd", 127 0, v0x600000bf7600_0;  alias, 1 drivers
v0x600000bf7600_0 .var "mxu_cmd_reg", 127 0;
v0x600000bf7690_0 .net "mxu_done", 0 0, L_0x6000012cc1c0;  alias, 1 drivers
v0x600000bf7720_0 .net "mxu_ready", 0 0, L_0x6000012cc150;  alias, 1 drivers
v0x600000bf77b0_0 .net "mxu_valid", 0 0, L_0x6000012c11f0;  alias, 1 drivers
v0x600000bf7840_0 .var "mxu_valid_reg", 0 0;
v0x600000bf78d0_0 .net "opcode", 7 0, L_0x6000008d1680;  1 drivers
v0x600000bf7960_0 .var "pc", 19 0;
v0x600000bf79f0_0 .var "pending_dma", 7 0;
v0x600000bf7a80_0 .var "pending_mxu", 7 0;
v0x600000bf7b10_0 .var "pending_vpu", 7 0;
v0x600000bf7ba0_0 .net "rst_n", 0 0, v0x600000b9c000_0;  alias, 1 drivers
v0x600000bf7c30_0 .net "start", 0 0, v0x600000b9c3f0_0;  alias, 1 drivers
v0x600000bf7cc0_0 .net "start_pc", 19 0, v0x600000b9c480_0;  alias, 1 drivers
v0x600000bf7d50_0 .var "state", 3 0;
v0x600000bf7de0_0 .net "subop", 7 0, L_0x6000008d1720;  1 drivers
v0x600000bf7e70_0 .net "sync_grant", 0 0, v0x600000b9c090_0;  alias, 1 drivers
v0x600000bf7f00_0 .net "sync_mask", 7 0, L_0x6000008d1180;  1 drivers
v0x600000bf0000_0 .net "sync_request", 0 0, L_0x6000012c0cb0;  alias, 1 drivers
v0x600000bf0090_0 .var "sync_request_reg", 0 0;
v0x600000bf0120_0 .net "vpu_clear", 0 0, L_0x6000008d0280;  1 drivers
v0x600000bf01b0_0 .net "vpu_cmd", 127 0, v0x600000bf0240_0;  alias, 1 drivers
v0x600000bf0240_0 .var "vpu_cmd_reg", 127 0;
v0x600000bf02d0_0 .net "vpu_done", 0 0, L_0x6000012cc310;  alias, 1 drivers
v0x600000bf0360_0 .net "vpu_ready", 0 0, L_0x6000008d9a40;  alias, 1 drivers
v0x600000bf03f0_0 .net "vpu_valid", 0 0, L_0x6000012c1030;  alias, 1 drivers
v0x600000bf0480_0 .var "vpu_valid_reg", 0 0;
L_0x6000008d1680 .part v0x600000b90360_0, 120, 8;
L_0x6000008d1720 .part v0x600000b90360_0, 112, 8;
L_0x6000008d10e0 .part v0x600000b90360_0, 32, 16;
L_0x6000008d1180 .part v0x600000b90360_0, 104, 8;
L_0x6000008d1220 .concat [ 8 24 0 0], v0x600000bf7a80_0, L_0x148098010;
L_0x6000008d12c0 .cmp/eq 32, L_0x6000008d1220, L_0x148098058;
L_0x6000008d1360 .concat [ 8 24 0 0], v0x600000bf7b10_0, L_0x1480980a0;
L_0x6000008d1400 .cmp/eq 32, L_0x6000008d1360, L_0x1480980e8;
L_0x6000008d14a0 .concat [ 8 24 0 0], v0x600000bf79f0_0, L_0x148098130;
L_0x6000008d03c0 .cmp/eq 32, L_0x6000008d14a0, L_0x148098178;
L_0x6000008d00a0 .concat [ 8 24 0 0], v0x600000bf7a80_0, L_0x1480981c0;
L_0x6000008d01e0 .cmp/eq 32, L_0x6000008d00a0, L_0x148098208;
L_0x6000008d06e0 .concat [ 8 24 0 0], v0x600000bf7b10_0, L_0x148098250;
L_0x6000008d0280 .cmp/eq 32, L_0x6000008d06e0, L_0x148098298;
L_0x6000008d05a0 .concat [ 8 24 0 0], v0x600000bf79f0_0, L_0x1480982e0;
L_0x6000008d0320 .cmp/eq 32, L_0x6000008d05a0, L_0x148098328;
L_0x6000008d0460 .cmp/ne 4, v0x600000bf7d50_0, L_0x148098370;
L_0x6000008d0000 .cmp/ne 4, v0x600000bf7d50_0, L_0x1480983b8;
L_0x6000008d0fa0 .cmp/ne 4, v0x600000bf7d50_0, L_0x148098400;
S_0x14276bbf0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x1427659b0;
 .timescale 0 0;
v0x600000bf5440_0 .var/i "i", 31 0;
S_0x142795a50 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x1427aa380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x14276b7b0 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x14276b7f0 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x14276b830 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x14276b870 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x14276b8b0 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x14276b8f0 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x14276b930 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x14276b970 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x6000012db640 .functor OR 1, L_0x6000008ded00, L_0x6000008deda0, C4<0>, C4<0>;
L_0x6000012db1e0 .functor AND 1, L_0x6000008dee40, v0x600000b91680_0, C4<1>, C4<1>;
L_0x6000012db170 .functor AND 1, L_0x6000012db1e0, L_0x6000008deee0, C4<1>, C4<1>;
L_0x6000012db100 .functor OR 1, L_0x6000012db640, L_0x6000012db170, C4<0>, C4<0>;
L_0x6000012db090 .functor BUFZ 1, L_0x6000012db100, C4<0>, C4<0>, C4<0>;
L_0x6000012dafb0 .functor AND 1, L_0x6000008def80, L_0x6000008df020, C4<1>, C4<1>;
L_0x6000012db020 .functor AND 1, L_0x6000008df200, L_0x6000008df2a0, C4<1>, C4<1>;
L_0x6000012cc000 .functor AND 1, L_0x6000012db020, L_0x6000008df480, C4<1>, C4<1>;
v0x600000beed00_0 .net *"_ivl_101", 0 0, L_0x6000008df480;  1 drivers
L_0x14809a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000beed90_0 .net/2u *"_ivl_37", 2 0, L_0x14809a188;  1 drivers
v0x600000beee20_0 .net *"_ivl_39", 0 0, L_0x6000008ded00;  1 drivers
L_0x14809a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600000beeeb0_0 .net/2u *"_ivl_41", 2 0, L_0x14809a1d0;  1 drivers
v0x600000beef40_0 .net *"_ivl_43", 0 0, L_0x6000008deda0;  1 drivers
v0x600000beefd0_0 .net *"_ivl_46", 0 0, L_0x6000012db640;  1 drivers
L_0x14809a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000bef060_0 .net/2u *"_ivl_47", 2 0, L_0x14809a218;  1 drivers
v0x600000bef0f0_0 .net *"_ivl_49", 0 0, L_0x6000008dee40;  1 drivers
v0x600000bef180_0 .net *"_ivl_52", 0 0, L_0x6000012db1e0;  1 drivers
v0x600000bef210_0 .net *"_ivl_54", 0 0, L_0x6000008deee0;  1 drivers
v0x600000bef2a0_0 .net *"_ivl_56", 0 0, L_0x6000012db170;  1 drivers
L_0x14809a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000bef330_0 .net/2u *"_ivl_61", 2 0, L_0x14809a260;  1 drivers
v0x600000bef3c0_0 .net *"_ivl_63", 0 0, L_0x6000008def80;  1 drivers
L_0x14809a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600000bef450_0 .net/2u *"_ivl_65", 2 0, L_0x14809a2a8;  1 drivers
v0x600000bef4e0_0 .net *"_ivl_67", 0 0, L_0x6000008df020;  1 drivers
L_0x14809a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600000bef570_0 .net/2u *"_ivl_71", 2 0, L_0x14809a2f0;  1 drivers
L_0x14809a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000bef600_0 .net/2u *"_ivl_75", 2 0, L_0x14809a338;  1 drivers
L_0x14809a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600000bef690_0 .net/2u *"_ivl_81", 2 0, L_0x14809a3c8;  1 drivers
v0x600000bef720_0 .net *"_ivl_83", 0 0, L_0x6000008df200;  1 drivers
v0x600000bef7b0_0 .net *"_ivl_85", 0 0, L_0x6000008df2a0;  1 drivers
v0x600000bef840_0 .net *"_ivl_88", 0 0, L_0x6000012db020;  1 drivers
v0x600000bef8d0_0 .net *"_ivl_89", 31 0, L_0x6000008df340;  1 drivers
L_0x14809a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bef960_0 .net *"_ivl_92", 15 0, L_0x14809a410;  1 drivers
L_0x14809aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600000bef9f0_0 .net *"_ivl_93", 31 0, L_0x14809aa88;  1 drivers
L_0x14809a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600000befa80_0 .net/2u *"_ivl_97", 31 0, L_0x14809a458;  1 drivers
v0x600000befb10_0 .net *"_ivl_99", 31 0, L_0x6000008df3e0;  1 drivers
v0x600000befba0_0 .net "act_data", 31 0, v0x600000b97060_0;  1 drivers
v0x600000befc30 .array "act_h", 19 0;
v0x600000befc30_0 .net v0x600000befc30 0, 7 0, L_0x6000012c0af0; 1 drivers
v0x600000befc30_1 .net v0x600000befc30 1, 7 0, v0x600000bf15f0_0; 1 drivers
v0x600000befc30_2 .net v0x600000befc30 2, 7 0, v0x600000bf2b50_0; 1 drivers
v0x600000befc30_3 .net v0x600000befc30 3, 7 0, v0x600000bfc120_0; 1 drivers
v0x600000befc30_4 .net v0x600000befc30 4, 7 0, v0x600000bfd680_0; 1 drivers
v0x600000befc30_5 .net v0x600000befc30 5, 7 0, L_0x6000012c09a0; 1 drivers
v0x600000befc30_6 .net v0x600000befc30 6, 7 0, v0x600000bfebe0_0; 1 drivers
v0x600000befc30_7 .net v0x600000befc30 7, 7 0, v0x600000bf81b0_0; 1 drivers
v0x600000befc30_8 .net v0x600000befc30 8, 7 0, v0x600000bf9710_0; 1 drivers
v0x600000befc30_9 .net v0x600000befc30 9, 7 0, v0x600000bfac70_0; 1 drivers
v0x600000befc30_10 .net v0x600000befc30 10, 7 0, L_0x6000012c0a10; 1 drivers
v0x600000befc30_11 .net v0x600000befc30 11, 7 0, v0x600000be4240_0; 1 drivers
v0x600000befc30_12 .net v0x600000befc30 12, 7 0, v0x600000be57a0_0; 1 drivers
v0x600000befc30_13 .net v0x600000befc30 13, 7 0, v0x600000be6d00_0; 1 drivers
v0x600000befc30_14 .net v0x600000befc30 14, 7 0, v0x600000be02d0_0; 1 drivers
v0x600000befc30_15 .net v0x600000befc30 15, 7 0, L_0x6000012c08c0; 1 drivers
v0x600000befc30_16 .net v0x600000befc30 16, 7 0, v0x600000be1830_0; 1 drivers
v0x600000befc30_17 .net v0x600000befc30 17, 7 0, v0x600000be2d90_0; 1 drivers
v0x600000befc30_18 .net v0x600000befc30 18, 7 0, v0x600000bec360_0; 1 drivers
v0x600000befc30_19 .net v0x600000befc30 19, 7 0, v0x600000bed8c0_0; 1 drivers
v0x600000befcc0_0 .net "act_ready", 0 0, L_0x6000008df160;  1 drivers
v0x600000befd50_0 .net "act_valid", 0 0, v0x600000b97180_0;  1 drivers
v0x600000befde0_0 .net "busy", 0 0, L_0x6000012dafb0;  alias, 1 drivers
v0x600000befe70_0 .net "cfg_k_tiles", 15 0, L_0x6000008d1a40;  alias, 1 drivers
L_0x14809a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000beff00_0 .net "clear_acc", 0 0, L_0x14809a4a0;  1 drivers
v0x600000be8000_0 .net "clk", 0 0, v0x600000b938d0_0;  alias, 1 drivers
v0x600000be8090_0 .var "cycle_count", 15 0;
v0x600000be8120_0 .var "cycle_count_next", 15 0;
v0x600000bf0510_5 .array/port v0x600000bf0510, 5;
v0x600000be81b0 .array "deskew_output", 3 0;
v0x600000be81b0_0 .net v0x600000be81b0 0, 31 0, v0x600000bf0510_5; 1 drivers
v0x600000bf0630_3 .array/port v0x600000bf0630, 3;
v0x600000be81b0_1 .net v0x600000be81b0 1, 31 0, v0x600000bf0630_3; 1 drivers
v0x600000bf0750_1 .array/port v0x600000bf0750, 1;
v0x600000be81b0_2 .net v0x600000be81b0 2, 31 0, v0x600000bf0750_1; 1 drivers
v0x600000be81b0_3 .net v0x600000be81b0 3, 31 0, L_0x6000012da7d0; 1 drivers
v0x600000be8240_0 .net "done", 0 0, L_0x6000008df0c0;  alias, 1 drivers
L_0x14809a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600000be82d0_0 .net "drain_delay", 15 0, L_0x14809a380;  1 drivers
v0x600000be8360_0 .net "pe_enable", 0 0, L_0x6000012db100;  1 drivers
v0x600000be83f0 .array "psum_bottom", 3 0;
v0x600000be83f0_0 .net v0x600000be83f0 0, 31 0, L_0x6000012c78e0; 1 drivers
v0x600000be83f0_1 .net v0x600000be83f0 1, 31 0, L_0x6000012c7cd0; 1 drivers
v0x600000be83f0_2 .net v0x600000be83f0 2, 31 0, L_0x6000012daa00; 1 drivers
v0x600000be83f0_3 .net v0x600000be83f0 3, 31 0, L_0x6000012daae0; 1 drivers
L_0x148098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000be8480 .array "psum_v", 19 0;
v0x600000be8480_0 .net v0x600000be8480 0, 31 0, L_0x148098568; 1 drivers
L_0x1480985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000be8480_1 .net v0x600000be8480 1, 31 0, L_0x1480985b0; 1 drivers
L_0x1480985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000be8480_2 .net v0x600000be8480 2, 31 0, L_0x1480985f8; 1 drivers
L_0x148098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000be8480_3 .net v0x600000be8480 3, 31 0, L_0x148098640; 1 drivers
v0x600000be8480_4 .net v0x600000be8480 4, 31 0, v0x600000bf1b00_0; 1 drivers
v0x600000be8480_5 .net v0x600000be8480 5, 31 0, v0x600000bf3060_0; 1 drivers
v0x600000be8480_6 .net v0x600000be8480 6, 31 0, v0x600000bfc630_0; 1 drivers
v0x600000be8480_7 .net v0x600000be8480 7, 31 0, v0x600000bfdb90_0; 1 drivers
v0x600000be8480_8 .net v0x600000be8480 8, 31 0, v0x600000bff0f0_0; 1 drivers
v0x600000be8480_9 .net v0x600000be8480 9, 31 0, v0x600000bf86c0_0; 1 drivers
v0x600000be8480_10 .net v0x600000be8480 10, 31 0, v0x600000bf9c20_0; 1 drivers
v0x600000be8480_11 .net v0x600000be8480 11, 31 0, v0x600000bfb180_0; 1 drivers
v0x600000be8480_12 .net v0x600000be8480 12, 31 0, v0x600000be4750_0; 1 drivers
v0x600000be8480_13 .net v0x600000be8480 13, 31 0, v0x600000be5cb0_0; 1 drivers
v0x600000be8480_14 .net v0x600000be8480 14, 31 0, v0x600000be7210_0; 1 drivers
v0x600000be8480_15 .net v0x600000be8480 15, 31 0, v0x600000be07e0_0; 1 drivers
v0x600000be8480_16 .net v0x600000be8480 16, 31 0, v0x600000be1d40_0; 1 drivers
v0x600000be8480_17 .net v0x600000be8480 17, 31 0, v0x600000be32a0_0; 1 drivers
v0x600000be8480_18 .net v0x600000be8480 18, 31 0, v0x600000bec870_0; 1 drivers
v0x600000be8480_19 .net v0x600000be8480 19, 31 0, v0x600000beddd0_0; 1 drivers
v0x600000be8510_0 .net "result_data", 127 0, L_0x6000008dec60;  alias, 1 drivers
L_0x14809a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000be85a0_0 .net "result_ready", 0 0, L_0x14809a4e8;  1 drivers
v0x600000be8630_0 .net "result_valid", 0 0, L_0x6000012cc000;  alias, 1 drivers
v0x600000be86c0_0 .net "rst_n", 0 0, v0x600000b9c000_0;  alias, 1 drivers
v0x600000be8750_0 .net "skew_enable", 0 0, L_0x6000012db090;  1 drivers
v0x600000be87e0 .array "skew_input", 3 0;
v0x600000be87e0_0 .net v0x600000be87e0 0, 7 0, L_0x6000008d1b80; 1 drivers
v0x600000be87e0_1 .net v0x600000be87e0 1, 7 0, L_0x6000008d1cc0; 1 drivers
v0x600000be87e0_2 .net v0x600000be87e0 2, 7 0, L_0x6000008d1e00; 1 drivers
v0x600000be87e0_3 .net v0x600000be87e0 3, 7 0, L_0x6000008d1f40; 1 drivers
v0x600000be8870 .array "skew_output", 3 0;
v0x600000be8870_0 .net v0x600000be8870 0, 7 0, v0x600000bf0870_0; 1 drivers
v0x600000be8870_1 .net v0x600000be8870 1, 7 0, v0x600000bf0b40_0; 1 drivers
v0x600000be8870_2 .net v0x600000be8870 2, 7 0, v0x600000bf0e10_0; 1 drivers
v0x600000be8870_3 .net v0x600000be8870 3, 7 0, v0x600000bf10e0_0; 1 drivers
v0x600000be8900_0 .net "start", 0 0, v0x600000b91680_0;  1 drivers
v0x600000be8990_0 .var "state", 2 0;
v0x600000be8a20_0 .var "state_next", 2 0;
v0x600000be8ab0_0 .net "weight_load_col", 1 0, v0x600000b92b50_0;  1 drivers
v0x600000be8b40_0 .net "weight_load_data", 31 0, L_0x6000008df520;  1 drivers
v0x600000be8bd0_0 .net "weight_load_en", 0 0, v0x600000b92be0_0;  1 drivers
E_0x600002c8a8c0/0 .event anyedge, v0x600000be8990_0, v0x600000be8090_0, v0x600000be8900_0, v0x600000be8bd0_0;
E_0x600002c8a8c0/1 .event anyedge, v0x600000befe70_0, v0x600000be82d0_0;
E_0x600002c8a8c0 .event/or E_0x600002c8a8c0/0, E_0x600002c8a8c0/1;
L_0x6000008d1ae0 .part v0x600000b97060_0, 0, 8;
L_0x148098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000008d1b80 .functor MUXZ 8, L_0x148098448, L_0x6000008d1ae0, v0x600000b97180_0, C4<>;
L_0x6000008d1c20 .part v0x600000b97060_0, 8, 8;
L_0x148098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000008d1cc0 .functor MUXZ 8, L_0x148098490, L_0x6000008d1c20, v0x600000b97180_0, C4<>;
L_0x6000008d1d60 .part v0x600000b97060_0, 16, 8;
L_0x1480984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000008d1e00 .functor MUXZ 8, L_0x1480984d8, L_0x6000008d1d60, v0x600000b97180_0, C4<>;
L_0x6000008d1ea0 .part v0x600000b97060_0, 24, 8;
L_0x148098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000008d1f40 .functor MUXZ 8, L_0x148098520, L_0x6000008d1ea0, v0x600000b97180_0, C4<>;
L_0x6000008d2120 .part L_0x6000008df520, 0, 8;
L_0x6000008d2940 .part L_0x6000008df520, 0, 8;
L_0x6000008d3160 .part L_0x6000008df520, 0, 8;
L_0x6000008d3980 .part L_0x6000008df520, 0, 8;
L_0x6000008d4aa0 .part L_0x6000008df520, 8, 8;
L_0x6000008d75c0 .part L_0x6000008df520, 8, 8;
L_0x6000008d6ee0 .part L_0x6000008df520, 8, 8;
L_0x6000008d5fe0 .part L_0x6000008df520, 8, 8;
L_0x6000008d5900 .part L_0x6000008df520, 16, 8;
L_0x6000008d4fa0 .part L_0x6000008df520, 16, 8;
L_0x6000008d4dc0 .part L_0x6000008df520, 16, 8;
L_0x6000008dc500 .part L_0x6000008df520, 16, 8;
L_0x6000008dcd20 .part L_0x6000008df520, 24, 8;
L_0x6000008dd540 .part L_0x6000008df520, 24, 8;
L_0x6000008ddd60 .part L_0x6000008df520, 24, 8;
L_0x6000008de580 .part L_0x6000008df520, 24, 8;
L_0x6000008dec60 .concat8 [ 32 32 32 32], L_0x6000012da840, L_0x6000012da8b0, L_0x6000012dbf00, L_0x6000012dbaa0;
L_0x6000008ded00 .cmp/eq 3, v0x600000be8990_0, L_0x14809a188;
L_0x6000008deda0 .cmp/eq 3, v0x600000be8990_0, L_0x14809a1d0;
L_0x6000008dee40 .cmp/eq 3, v0x600000be8990_0, L_0x14809a218;
L_0x6000008deee0 .reduce/nor v0x600000b92be0_0;
L_0x6000008def80 .cmp/ne 3, v0x600000be8990_0, L_0x14809a260;
L_0x6000008df020 .cmp/ne 3, v0x600000be8990_0, L_0x14809a2a8;
L_0x6000008df0c0 .cmp/eq 3, v0x600000be8990_0, L_0x14809a2f0;
L_0x6000008df160 .cmp/eq 3, v0x600000be8990_0, L_0x14809a338;
L_0x6000008df200 .cmp/eq 3, v0x600000be8990_0, L_0x14809a3c8;
L_0x6000008df2a0 .cmp/ge 16, v0x600000be8090_0, L_0x14809a380;
L_0x6000008df340 .concat [ 16 16 0 0], v0x600000be8090_0, L_0x14809a410;
L_0x6000008df3e0 .arith/sum 32, L_0x14809aa88, L_0x14809a458;
L_0x6000008df480 .cmp/gt 32, L_0x6000008df3e0, L_0x6000008df340;
S_0x142791200 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x142795a50;
 .timescale 0 0;
P_0x6000017ca080 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x6000017ca0c0 .param/l "col" 1 7 248, +C4<00>;
L_0x6000012c78e0 .functor BUFZ 32, v0x600000be1d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14278ebb0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x142791200;
 .timescale 0 0;
v0x600000bf0510 .array "delay_stages", 5 0, 31 0;
v0x600000bf05a0_0 .var/i "i", 31 0;
S_0x14278c560 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x142795a50;
 .timescale 0 0;
P_0x6000017ca180 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x6000017ca1c0 .param/l "col" 1 7 248, +C4<01>;
L_0x6000012c7cd0 .functor BUFZ 32, v0x600000be32a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x142789f10 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14278c560;
 .timescale 0 0;
v0x600000bf0630 .array "delay_stages", 3 0, 31 0;
v0x600000bf06c0_0 .var/i "i", 31 0;
S_0x1427878c0 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x142795a50;
 .timescale 0 0;
P_0x6000017ca580 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x6000017ca5c0 .param/l "col" 1 7 248, +C4<010>;
L_0x6000012daa00 .functor BUFZ 32, v0x600000bec870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x142785270 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x1427878c0;
 .timescale 0 0;
v0x600000bf0750 .array "delay_stages", 1 0, 31 0;
v0x600000bf07e0_0 .var/i "i", 31 0;
S_0x142782c20 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x142795a50;
 .timescale 0 0;
P_0x6000017ca600 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x6000017ca640 .param/l "col" 1 7 248, +C4<011>;
L_0x6000012daae0 .functor BUFZ 32, v0x600000beddd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1427805d0 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x142782c20;
 .timescale 0 0;
L_0x6000012da7d0 .functor BUFZ 32, L_0x6000012daae0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14277df80 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x142795a50;
 .timescale 0 0;
P_0x600002c8ab40 .param/l "row" 1 7 142, +C4<00>;
v0x600000bf0900_0 .net *"_ivl_1", 7 0, L_0x6000008d1ae0;  1 drivers
v0x600000bf0990_0 .net/2u *"_ivl_2", 7 0, L_0x148098448;  1 drivers
S_0x14277b930 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x14277df80;
 .timescale 0 0;
v0x600000bf0870_0 .var "out_reg", 7 0;
S_0x1427792e0 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x142795a50;
 .timescale 0 0;
P_0x600002c8abc0 .param/l "row" 1 7 142, +C4<01>;
v0x600000bf0bd0_0 .net *"_ivl_1", 7 0, L_0x6000008d1c20;  1 drivers
v0x600000bf0c60_0 .net/2u *"_ivl_2", 7 0, L_0x148098490;  1 drivers
S_0x142776c90 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x1427792e0;
 .timescale 0 0;
v0x600000bf0a20 .array "delay_stages", 0 0, 7 0;
v0x600000bf0ab0_0 .var/i "i", 31 0;
v0x600000bf0b40_0 .var "out_reg", 7 0;
S_0x142774640 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x142795a50;
 .timescale 0 0;
P_0x600002c8ac40 .param/l "row" 1 7 142, +C4<010>;
v0x600000bf0ea0_0 .net *"_ivl_1", 7 0, L_0x6000008d1d60;  1 drivers
v0x600000bf0f30_0 .net/2u *"_ivl_2", 7 0, L_0x1480984d8;  1 drivers
S_0x142771ff0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x142774640;
 .timescale 0 0;
v0x600000bf0cf0 .array "delay_stages", 1 0, 7 0;
v0x600000bf0d80_0 .var/i "i", 31 0;
v0x600000bf0e10_0 .var "out_reg", 7 0;
S_0x14276f9a0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x142795a50;
 .timescale 0 0;
P_0x600002c8acc0 .param/l "row" 1 7 142, +C4<011>;
v0x600000bf1170_0 .net *"_ivl_1", 7 0, L_0x6000008d1ea0;  1 drivers
v0x600000bf1200_0 .net/2u *"_ivl_2", 7 0, L_0x148098520;  1 drivers
S_0x14276d350 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14276f9a0;
 .timescale 0 0;
v0x600000bf0fc0 .array "delay_stages", 2 0, 7 0;
v0x600000bf1050_0 .var/i "i", 31 0;
v0x600000bf10e0_0 .var "out_reg", 7 0;
S_0x14270b3a0 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x142795a50;
 .timescale 0 0;
P_0x600002c8ab00 .param/l "row" 1 7 213, +C4<00>;
S_0x14270b510 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14270b3a0;
 .timescale 0 0;
P_0x600002c8ad80 .param/l "col" 1 7 214, +C4<00>;
L_0x6000012c0930 .functor AND 1, v0x600000b92be0_0, L_0x6000008d2080, C4<1>, C4<1>;
L_0x6000012c07e0 .functor AND 1, L_0x6000008d2260, v0x600000b91680_0, C4<1>, C4<1>;
L_0x6000012c0850 .functor OR 1, L_0x6000008d21c0, L_0x6000012c07e0, C4<0>, C4<0>;
L_0x6000012c0700 .functor AND 1, L_0x14809a4a0, L_0x6000012c0850, C4<1>, C4<1>;
L_0x6000012c0770 .functor AND 1, L_0x6000012c0700, L_0x6000008d23a0, C4<1>, C4<1>;
v0x600000bf1dd0_0 .net *"_ivl_0", 2 0, L_0x6000008d1fe0;  1 drivers
L_0x148098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000bf1e60_0 .net/2u *"_ivl_11", 2 0, L_0x148098718;  1 drivers
v0x600000bf1ef0_0 .net *"_ivl_13", 0 0, L_0x6000008d21c0;  1 drivers
L_0x148098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000bf1f80_0 .net/2u *"_ivl_15", 2 0, L_0x148098760;  1 drivers
v0x600000bf2010_0 .net *"_ivl_17", 0 0, L_0x6000008d2260;  1 drivers
v0x600000bf20a0_0 .net *"_ivl_20", 0 0, L_0x6000012c07e0;  1 drivers
v0x600000bf2130_0 .net *"_ivl_22", 0 0, L_0x6000012c0850;  1 drivers
v0x600000bf21c0_0 .net *"_ivl_24", 0 0, L_0x6000012c0700;  1 drivers
v0x600000bf2250_0 .net *"_ivl_25", 31 0, L_0x6000008d2300;  1 drivers
L_0x1480987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bf22e0_0 .net *"_ivl_28", 15 0, L_0x1480987a8;  1 drivers
L_0x1480987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bf2370_0 .net/2u *"_ivl_29", 31 0, L_0x1480987f0;  1 drivers
L_0x148098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000bf2400_0 .net *"_ivl_3", 0 0, L_0x148098688;  1 drivers
v0x600000bf2490_0 .net *"_ivl_31", 0 0, L_0x6000008d23a0;  1 drivers
L_0x1480986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000bf2520_0 .net/2u *"_ivl_4", 2 0, L_0x1480986d0;  1 drivers
v0x600000bf25b0_0 .net *"_ivl_6", 0 0, L_0x6000008d2080;  1 drivers
v0x600000bf2640_0 .net "do_clear", 0 0, L_0x6000012c0770;  1 drivers
v0x600000bf26d0_0 .net "load_weight", 0 0, L_0x6000012c0930;  1 drivers
v0x600000bf2760_0 .net "weight_in", 7 0, L_0x6000008d2120;  1 drivers
L_0x6000008d1fe0 .concat [ 2 1 0 0], v0x600000b92b50_0, L_0x148098688;
L_0x6000008d2080 .cmp/eq 3, L_0x6000008d1fe0, L_0x1480986d0;
L_0x6000008d21c0 .cmp/eq 3, v0x600000be8990_0, L_0x148098718;
L_0x6000008d2260 .cmp/eq 3, v0x600000be8990_0, L_0x148098760;
L_0x6000008d2300 .concat [ 16 16 0 0], v0x600000be8090_0, L_0x1480987a8;
L_0x6000008d23a0 .cmp/eq 32, L_0x6000008d2300, L_0x1480987f0;
S_0x142719540 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14270b510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017ca780 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017ca7c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000bf1290_0 .net *"_ivl_11", 0 0, L_0x6000008d2620;  1 drivers
v0x600000bf1320_0 .net *"_ivl_12", 15 0, L_0x6000008d26c0;  1 drivers
v0x600000bf13b0_0 .net/s *"_ivl_4", 15 0, L_0x6000008d2440;  1 drivers
v0x600000bf1440_0 .net/s *"_ivl_6", 15 0, L_0x6000008d24e0;  1 drivers
v0x600000bf14d0_0 .net/s "a_signed", 7 0, v0x600000bf1680_0;  1 drivers
v0x600000bf1560_0 .net "act_in", 7 0, L_0x6000012c0af0;  alias, 1 drivers
v0x600000bf15f0_0 .var "act_out", 7 0;
v0x600000bf1680_0 .var "act_reg", 7 0;
v0x600000bf1710_0 .net "clear_acc", 0 0, L_0x6000012c0770;  alias, 1 drivers
v0x600000bf17a0_0 .net "clk", 0 0, v0x600000b938d0_0;  alias, 1 drivers
v0x600000bf1830_0 .net "enable", 0 0, L_0x6000012db100;  alias, 1 drivers
v0x600000bf18c0_0 .net "load_weight", 0 0, L_0x6000012c0930;  alias, 1 drivers
v0x600000bf1950_0 .net/s "product", 15 0, L_0x6000008d2580;  1 drivers
v0x600000bf19e0_0 .net/s "product_ext", 31 0, L_0x6000008d2760;  1 drivers
v0x600000bf1a70_0 .net "psum_in", 31 0, L_0x148098568;  alias, 1 drivers
v0x600000bf1b00_0 .var "psum_out", 31 0;
v0x600000bf1b90_0 .net "rst_n", 0 0, v0x600000b9c000_0;  alias, 1 drivers
v0x600000bf1c20_0 .net/s "w_signed", 7 0, v0x600000bf1d40_0;  1 drivers
v0x600000bf1cb0_0 .net "weight_in", 7 0, L_0x6000008d2120;  alias, 1 drivers
v0x600000bf1d40_0 .var "weight_reg", 7 0;
L_0x6000008d2440 .extend/s 16, v0x600000bf1680_0;
L_0x6000008d24e0 .extend/s 16, v0x600000bf1d40_0;
L_0x6000008d2580 .arith/mult 16, L_0x6000008d2440, L_0x6000008d24e0;
L_0x6000008d2620 .part L_0x6000008d2580, 15, 1;
LS_0x6000008d26c0_0_0 .concat [ 1 1 1 1], L_0x6000008d2620, L_0x6000008d2620, L_0x6000008d2620, L_0x6000008d2620;
LS_0x6000008d26c0_0_4 .concat [ 1 1 1 1], L_0x6000008d2620, L_0x6000008d2620, L_0x6000008d2620, L_0x6000008d2620;
LS_0x6000008d26c0_0_8 .concat [ 1 1 1 1], L_0x6000008d2620, L_0x6000008d2620, L_0x6000008d2620, L_0x6000008d2620;
LS_0x6000008d26c0_0_12 .concat [ 1 1 1 1], L_0x6000008d2620, L_0x6000008d2620, L_0x6000008d2620, L_0x6000008d2620;
L_0x6000008d26c0 .concat [ 4 4 4 4], LS_0x6000008d26c0_0_0, LS_0x6000008d26c0_0_4, LS_0x6000008d26c0_0_8, LS_0x6000008d26c0_0_12;
L_0x6000008d2760 .concat [ 16 16 0 0], L_0x6000008d2580, L_0x6000008d26c0;
S_0x1427196b0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14270b3a0;
 .timescale 0 0;
P_0x600002c8af00 .param/l "col" 1 7 214, +C4<01>;
L_0x6000012c0540 .functor AND 1, v0x600000b92be0_0, L_0x6000008d28a0, C4<1>, C4<1>;
L_0x6000012c05b0 .functor AND 1, L_0x6000008d2a80, v0x600000b91680_0, C4<1>, C4<1>;
L_0x6000012c0460 .functor OR 1, L_0x6000008d29e0, L_0x6000012c05b0, C4<0>, C4<0>;
L_0x6000012c04d0 .functor AND 1, L_0x14809a4a0, L_0x6000012c0460, C4<1>, C4<1>;
L_0x6000012c0380 .functor AND 1, L_0x6000012c04d0, L_0x6000008d2bc0, C4<1>, C4<1>;
v0x600000bf3330_0 .net *"_ivl_0", 2 0, L_0x6000008d2800;  1 drivers
L_0x1480988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000bf33c0_0 .net/2u *"_ivl_11", 2 0, L_0x1480988c8;  1 drivers
v0x600000bf3450_0 .net *"_ivl_13", 0 0, L_0x6000008d29e0;  1 drivers
L_0x148098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000bf34e0_0 .net/2u *"_ivl_15", 2 0, L_0x148098910;  1 drivers
v0x600000bf3570_0 .net *"_ivl_17", 0 0, L_0x6000008d2a80;  1 drivers
v0x600000bf3600_0 .net *"_ivl_20", 0 0, L_0x6000012c05b0;  1 drivers
v0x600000bf3690_0 .net *"_ivl_22", 0 0, L_0x6000012c0460;  1 drivers
v0x600000bf3720_0 .net *"_ivl_24", 0 0, L_0x6000012c04d0;  1 drivers
v0x600000bf37b0_0 .net *"_ivl_25", 31 0, L_0x6000008d2b20;  1 drivers
L_0x148098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bf3840_0 .net *"_ivl_28", 15 0, L_0x148098958;  1 drivers
L_0x1480989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bf38d0_0 .net/2u *"_ivl_29", 31 0, L_0x1480989a0;  1 drivers
L_0x148098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000bf3960_0 .net *"_ivl_3", 0 0, L_0x148098838;  1 drivers
v0x600000bf39f0_0 .net *"_ivl_31", 0 0, L_0x6000008d2bc0;  1 drivers
L_0x148098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000bf3a80_0 .net/2u *"_ivl_4", 2 0, L_0x148098880;  1 drivers
v0x600000bf3b10_0 .net *"_ivl_6", 0 0, L_0x6000008d28a0;  1 drivers
v0x600000bf3ba0_0 .net "do_clear", 0 0, L_0x6000012c0380;  1 drivers
v0x600000bf3c30_0 .net "load_weight", 0 0, L_0x6000012c0540;  1 drivers
v0x600000bf3cc0_0 .net "weight_in", 7 0, L_0x6000008d2940;  1 drivers
L_0x6000008d2800 .concat [ 2 1 0 0], v0x600000b92b50_0, L_0x148098838;
L_0x6000008d28a0 .cmp/eq 3, L_0x6000008d2800, L_0x148098880;
L_0x6000008d29e0 .cmp/eq 3, v0x600000be8990_0, L_0x1480988c8;
L_0x6000008d2a80 .cmp/eq 3, v0x600000be8990_0, L_0x148098910;
L_0x6000008d2b20 .concat [ 16 16 0 0], v0x600000be8090_0, L_0x148098958;
L_0x6000008d2bc0 .cmp/eq 32, L_0x6000008d2b20, L_0x1480989a0;
S_0x14271b9a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1427196b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017ca800 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017ca840 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000bf27f0_0 .net *"_ivl_11", 0 0, L_0x6000008d2e40;  1 drivers
v0x600000bf2880_0 .net *"_ivl_12", 15 0, L_0x6000008d2ee0;  1 drivers
v0x600000bf2910_0 .net/s *"_ivl_4", 15 0, L_0x6000008d2c60;  1 drivers
v0x600000bf29a0_0 .net/s *"_ivl_6", 15 0, L_0x6000008d2d00;  1 drivers
v0x600000bf2a30_0 .net/s "a_signed", 7 0, v0x600000bf2be0_0;  1 drivers
v0x600000bf2ac0_0 .net "act_in", 7 0, v0x600000bf15f0_0;  alias, 1 drivers
v0x600000bf2b50_0 .var "act_out", 7 0;
v0x600000bf2be0_0 .var "act_reg", 7 0;
v0x600000bf2c70_0 .net "clear_acc", 0 0, L_0x6000012c0380;  alias, 1 drivers
v0x600000bf2d00_0 .net "clk", 0 0, v0x600000b938d0_0;  alias, 1 drivers
v0x600000bf2d90_0 .net "enable", 0 0, L_0x6000012db100;  alias, 1 drivers
v0x600000bf2e20_0 .net "load_weight", 0 0, L_0x6000012c0540;  alias, 1 drivers
v0x600000bf2eb0_0 .net/s "product", 15 0, L_0x6000008d2da0;  1 drivers
v0x600000bf2f40_0 .net/s "product_ext", 31 0, L_0x6000008d2f80;  1 drivers
v0x600000bf2fd0_0 .net "psum_in", 31 0, L_0x1480985b0;  alias, 1 drivers
v0x600000bf3060_0 .var "psum_out", 31 0;
v0x600000bf30f0_0 .net "rst_n", 0 0, v0x600000b9c000_0;  alias, 1 drivers
v0x600000bf3180_0 .net/s "w_signed", 7 0, v0x600000bf32a0_0;  1 drivers
v0x600000bf3210_0 .net "weight_in", 7 0, L_0x6000008d2940;  alias, 1 drivers
v0x600000bf32a0_0 .var "weight_reg", 7 0;
L_0x6000008d2c60 .extend/s 16, v0x600000bf2be0_0;
L_0x6000008d2d00 .extend/s 16, v0x600000bf32a0_0;
L_0x6000008d2da0 .arith/mult 16, L_0x6000008d2c60, L_0x6000008d2d00;
L_0x6000008d2e40 .part L_0x6000008d2da0, 15, 1;
LS_0x6000008d2ee0_0_0 .concat [ 1 1 1 1], L_0x6000008d2e40, L_0x6000008d2e40, L_0x6000008d2e40, L_0x6000008d2e40;
LS_0x6000008d2ee0_0_4 .concat [ 1 1 1 1], L_0x6000008d2e40, L_0x6000008d2e40, L_0x6000008d2e40, L_0x6000008d2e40;
LS_0x6000008d2ee0_0_8 .concat [ 1 1 1 1], L_0x6000008d2e40, L_0x6000008d2e40, L_0x6000008d2e40, L_0x6000008d2e40;
LS_0x6000008d2ee0_0_12 .concat [ 1 1 1 1], L_0x6000008d2e40, L_0x6000008d2e40, L_0x6000008d2e40, L_0x6000008d2e40;
L_0x6000008d2ee0 .concat [ 4 4 4 4], LS_0x6000008d2ee0_0_0, LS_0x6000008d2ee0_0_4, LS_0x6000008d2ee0_0_8, LS_0x6000008d2ee0_0_12;
L_0x6000008d2f80 .concat [ 16 16 0 0], L_0x6000008d2da0, L_0x6000008d2ee0;
S_0x14271bb10 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14270b3a0;
 .timescale 0 0;
P_0x600002c8b000 .param/l "col" 1 7 214, +C4<010>;
L_0x6000012c1420 .functor AND 1, v0x600000b92be0_0, L_0x6000008d30c0, C4<1>, C4<1>;
L_0x6000012c13b0 .functor AND 1, L_0x6000008d32a0, v0x600000b91680_0, C4<1>, C4<1>;
L_0x6000012c1340 .functor OR 1, L_0x6000008d3200, L_0x6000012c13b0, C4<0>, C4<0>;
L_0x6000012c1ce0 .functor AND 1, L_0x14809a4a0, L_0x6000012c1340, C4<1>, C4<1>;
L_0x6000012c1d50 .functor AND 1, L_0x6000012c1ce0, L_0x6000008d33e0, C4<1>, C4<1>;
v0x600000bfc900_0 .net *"_ivl_0", 3 0, L_0x6000008d3020;  1 drivers
L_0x148098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000bfc990_0 .net/2u *"_ivl_11", 2 0, L_0x148098a78;  1 drivers
v0x600000bfca20_0 .net *"_ivl_13", 0 0, L_0x6000008d3200;  1 drivers
L_0x148098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000bfcab0_0 .net/2u *"_ivl_15", 2 0, L_0x148098ac0;  1 drivers
v0x600000bfcb40_0 .net *"_ivl_17", 0 0, L_0x6000008d32a0;  1 drivers
v0x600000bfcbd0_0 .net *"_ivl_20", 0 0, L_0x6000012c13b0;  1 drivers
v0x600000bfcc60_0 .net *"_ivl_22", 0 0, L_0x6000012c1340;  1 drivers
v0x600000bfccf0_0 .net *"_ivl_24", 0 0, L_0x6000012c1ce0;  1 drivers
v0x600000bfcd80_0 .net *"_ivl_25", 31 0, L_0x6000008d3340;  1 drivers
L_0x148098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bfce10_0 .net *"_ivl_28", 15 0, L_0x148098b08;  1 drivers
L_0x148098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bfcea0_0 .net/2u *"_ivl_29", 31 0, L_0x148098b50;  1 drivers
L_0x1480989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000bfcf30_0 .net *"_ivl_3", 1 0, L_0x1480989e8;  1 drivers
v0x600000bfcfc0_0 .net *"_ivl_31", 0 0, L_0x6000008d33e0;  1 drivers
L_0x148098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600000bfd050_0 .net/2u *"_ivl_4", 3 0, L_0x148098a30;  1 drivers
v0x600000bfd0e0_0 .net *"_ivl_6", 0 0, L_0x6000008d30c0;  1 drivers
v0x600000bfd170_0 .net "do_clear", 0 0, L_0x6000012c1d50;  1 drivers
v0x600000bfd200_0 .net "load_weight", 0 0, L_0x6000012c1420;  1 drivers
v0x600000bfd290_0 .net "weight_in", 7 0, L_0x6000008d3160;  1 drivers
L_0x6000008d3020 .concat [ 2 2 0 0], v0x600000b92b50_0, L_0x1480989e8;
L_0x6000008d30c0 .cmp/eq 4, L_0x6000008d3020, L_0x148098a30;
L_0x6000008d3200 .cmp/eq 3, v0x600000be8990_0, L_0x148098a78;
L_0x6000008d32a0 .cmp/eq 3, v0x600000be8990_0, L_0x148098ac0;
L_0x6000008d3340 .concat [ 16 16 0 0], v0x600000be8090_0, L_0x148098b08;
L_0x6000008d33e0 .cmp/eq 32, L_0x6000008d3340, L_0x148098b50;
S_0x14270f840 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14271bb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017ca880 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017ca8c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000bf3d50_0 .net *"_ivl_11", 0 0, L_0x6000008d3660;  1 drivers
v0x600000bf3de0_0 .net *"_ivl_12", 15 0, L_0x6000008d3700;  1 drivers
v0x600000bf3e70_0 .net/s *"_ivl_4", 15 0, L_0x6000008d3480;  1 drivers
v0x600000bf3f00_0 .net/s *"_ivl_6", 15 0, L_0x6000008d3520;  1 drivers
v0x600000bfc000_0 .net/s "a_signed", 7 0, v0x600000bfc1b0_0;  1 drivers
v0x600000bfc090_0 .net "act_in", 7 0, v0x600000bf2b50_0;  alias, 1 drivers
v0x600000bfc120_0 .var "act_out", 7 0;
v0x600000bfc1b0_0 .var "act_reg", 7 0;
v0x600000bfc240_0 .net "clear_acc", 0 0, L_0x6000012c1d50;  alias, 1 drivers
v0x600000bfc2d0_0 .net "clk", 0 0, v0x600000b938d0_0;  alias, 1 drivers
v0x600000bfc360_0 .net "enable", 0 0, L_0x6000012db100;  alias, 1 drivers
v0x600000bfc3f0_0 .net "load_weight", 0 0, L_0x6000012c1420;  alias, 1 drivers
v0x600000bfc480_0 .net/s "product", 15 0, L_0x6000008d35c0;  1 drivers
v0x600000bfc510_0 .net/s "product_ext", 31 0, L_0x6000008d37a0;  1 drivers
v0x600000bfc5a0_0 .net "psum_in", 31 0, L_0x1480985f8;  alias, 1 drivers
v0x600000bfc630_0 .var "psum_out", 31 0;
v0x600000bfc6c0_0 .net "rst_n", 0 0, v0x600000b9c000_0;  alias, 1 drivers
v0x600000bfc750_0 .net/s "w_signed", 7 0, v0x600000bfc870_0;  1 drivers
v0x600000bfc7e0_0 .net "weight_in", 7 0, L_0x6000008d3160;  alias, 1 drivers
v0x600000bfc870_0 .var "weight_reg", 7 0;
L_0x6000008d3480 .extend/s 16, v0x600000bfc1b0_0;
L_0x6000008d3520 .extend/s 16, v0x600000bfc870_0;
L_0x6000008d35c0 .arith/mult 16, L_0x6000008d3480, L_0x6000008d3520;
L_0x6000008d3660 .part L_0x6000008d35c0, 15, 1;
LS_0x6000008d3700_0_0 .concat [ 1 1 1 1], L_0x6000008d3660, L_0x6000008d3660, L_0x6000008d3660, L_0x6000008d3660;
LS_0x6000008d3700_0_4 .concat [ 1 1 1 1], L_0x6000008d3660, L_0x6000008d3660, L_0x6000008d3660, L_0x6000008d3660;
LS_0x6000008d3700_0_8 .concat [ 1 1 1 1], L_0x6000008d3660, L_0x6000008d3660, L_0x6000008d3660, L_0x6000008d3660;
LS_0x6000008d3700_0_12 .concat [ 1 1 1 1], L_0x6000008d3660, L_0x6000008d3660, L_0x6000008d3660, L_0x6000008d3660;
L_0x6000008d3700 .concat [ 4 4 4 4], LS_0x6000008d3700_0_0, LS_0x6000008d3700_0_4, LS_0x6000008d3700_0_8, LS_0x6000008d3700_0_12;
L_0x6000008d37a0 .concat [ 16 16 0 0], L_0x6000008d35c0, L_0x6000008d3700;
S_0x14270f9b0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14270b3a0;
 .timescale 0 0;
P_0x600002c8aec0 .param/l "col" 1 7 214, +C4<011>;
L_0x6000012c1ea0 .functor AND 1, v0x600000b92be0_0, L_0x6000008d38e0, C4<1>, C4<1>;
L_0x6000012c1f10 .functor AND 1, L_0x6000008d3ac0, v0x600000b91680_0, C4<1>, C4<1>;
L_0x6000012c1f80 .functor OR 1, L_0x6000008d3a20, L_0x6000012c1f10, C4<0>, C4<0>;
L_0x6000012c1ff0 .functor AND 1, L_0x14809a4a0, L_0x6000012c1f80, C4<1>, C4<1>;
L_0x6000012c2060 .functor AND 1, L_0x6000012c1ff0, L_0x6000008d3c00, C4<1>, C4<1>;
v0x600000bfde60_0 .net *"_ivl_0", 3 0, L_0x6000008d3840;  1 drivers
L_0x148098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000bfdef0_0 .net/2u *"_ivl_11", 2 0, L_0x148098c28;  1 drivers
v0x600000bfdf80_0 .net *"_ivl_13", 0 0, L_0x6000008d3a20;  1 drivers
L_0x148098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000bfe010_0 .net/2u *"_ivl_15", 2 0, L_0x148098c70;  1 drivers
v0x600000bfe0a0_0 .net *"_ivl_17", 0 0, L_0x6000008d3ac0;  1 drivers
v0x600000bfe130_0 .net *"_ivl_20", 0 0, L_0x6000012c1f10;  1 drivers
v0x600000bfe1c0_0 .net *"_ivl_22", 0 0, L_0x6000012c1f80;  1 drivers
v0x600000bfe250_0 .net *"_ivl_24", 0 0, L_0x6000012c1ff0;  1 drivers
v0x600000bfe2e0_0 .net *"_ivl_25", 31 0, L_0x6000008d3b60;  1 drivers
L_0x148098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bfe370_0 .net *"_ivl_28", 15 0, L_0x148098cb8;  1 drivers
L_0x148098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bfe400_0 .net/2u *"_ivl_29", 31 0, L_0x148098d00;  1 drivers
L_0x148098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000bfe490_0 .net *"_ivl_3", 1 0, L_0x148098b98;  1 drivers
v0x600000bfe520_0 .net *"_ivl_31", 0 0, L_0x6000008d3c00;  1 drivers
L_0x148098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600000bfe5b0_0 .net/2u *"_ivl_4", 3 0, L_0x148098be0;  1 drivers
v0x600000bfe640_0 .net *"_ivl_6", 0 0, L_0x6000008d38e0;  1 drivers
v0x600000bfe6d0_0 .net "do_clear", 0 0, L_0x6000012c2060;  1 drivers
v0x600000bfe760_0 .net "load_weight", 0 0, L_0x6000012c1ea0;  1 drivers
v0x600000bfe7f0_0 .net "weight_in", 7 0, L_0x6000008d3980;  1 drivers
L_0x6000008d3840 .concat [ 2 2 0 0], v0x600000b92b50_0, L_0x148098b98;
L_0x6000008d38e0 .cmp/eq 4, L_0x6000008d3840, L_0x148098be0;
L_0x6000008d3a20 .cmp/eq 3, v0x600000be8990_0, L_0x148098c28;
L_0x6000008d3ac0 .cmp/eq 3, v0x600000be8990_0, L_0x148098c70;
L_0x6000008d3b60 .concat [ 16 16 0 0], v0x600000be8090_0, L_0x148098cb8;
L_0x6000008d3c00 .cmp/eq 32, L_0x6000008d3b60, L_0x148098d00;
S_0x142704410 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14270f9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017caa00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017caa40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000bfd320_0 .net *"_ivl_11", 0 0, L_0x6000008d3e80;  1 drivers
v0x600000bfd3b0_0 .net *"_ivl_12", 15 0, L_0x6000008d3f20;  1 drivers
v0x600000bfd440_0 .net/s *"_ivl_4", 15 0, L_0x6000008d3ca0;  1 drivers
v0x600000bfd4d0_0 .net/s *"_ivl_6", 15 0, L_0x6000008d3d40;  1 drivers
v0x600000bfd560_0 .net/s "a_signed", 7 0, v0x600000bfd710_0;  1 drivers
v0x600000bfd5f0_0 .net "act_in", 7 0, v0x600000bfc120_0;  alias, 1 drivers
v0x600000bfd680_0 .var "act_out", 7 0;
v0x600000bfd710_0 .var "act_reg", 7 0;
v0x600000bfd7a0_0 .net "clear_acc", 0 0, L_0x6000012c2060;  alias, 1 drivers
v0x600000bfd830_0 .net "clk", 0 0, v0x600000b938d0_0;  alias, 1 drivers
v0x600000bfd8c0_0 .net "enable", 0 0, L_0x6000012db100;  alias, 1 drivers
v0x600000bfd950_0 .net "load_weight", 0 0, L_0x6000012c1ea0;  alias, 1 drivers
v0x600000bfd9e0_0 .net/s "product", 15 0, L_0x6000008d3de0;  1 drivers
v0x600000bfda70_0 .net/s "product_ext", 31 0, L_0x6000008d48c0;  1 drivers
v0x600000bfdb00_0 .net "psum_in", 31 0, L_0x148098640;  alias, 1 drivers
v0x600000bfdb90_0 .var "psum_out", 31 0;
v0x600000bfdc20_0 .net "rst_n", 0 0, v0x600000b9c000_0;  alias, 1 drivers
v0x600000bfdcb0_0 .net/s "w_signed", 7 0, v0x600000bfddd0_0;  1 drivers
v0x600000bfdd40_0 .net "weight_in", 7 0, L_0x6000008d3980;  alias, 1 drivers
v0x600000bfddd0_0 .var "weight_reg", 7 0;
L_0x6000008d3ca0 .extend/s 16, v0x600000bfd710_0;
L_0x6000008d3d40 .extend/s 16, v0x600000bfddd0_0;
L_0x6000008d3de0 .arith/mult 16, L_0x6000008d3ca0, L_0x6000008d3d40;
L_0x6000008d3e80 .part L_0x6000008d3de0, 15, 1;
LS_0x6000008d3f20_0_0 .concat [ 1 1 1 1], L_0x6000008d3e80, L_0x6000008d3e80, L_0x6000008d3e80, L_0x6000008d3e80;
LS_0x6000008d3f20_0_4 .concat [ 1 1 1 1], L_0x6000008d3e80, L_0x6000008d3e80, L_0x6000008d3e80, L_0x6000008d3e80;
LS_0x6000008d3f20_0_8 .concat [ 1 1 1 1], L_0x6000008d3e80, L_0x6000008d3e80, L_0x6000008d3e80, L_0x6000008d3e80;
LS_0x6000008d3f20_0_12 .concat [ 1 1 1 1], L_0x6000008d3e80, L_0x6000008d3e80, L_0x6000008d3e80, L_0x6000008d3e80;
L_0x6000008d3f20 .concat [ 4 4 4 4], LS_0x6000008d3f20_0_0, LS_0x6000008d3f20_0_4, LS_0x6000008d3f20_0_8, LS_0x6000008d3f20_0_12;
L_0x6000008d48c0 .concat [ 16 16 0 0], L_0x6000008d3de0, L_0x6000008d3f20;
S_0x142704580 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x142795a50;
 .timescale 0 0;
P_0x600002c8b1c0 .param/l "row" 1 7 213, +C4<01>;
S_0x142715a00 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x142704580;
 .timescale 0 0;
P_0x600002c8b240 .param/l "col" 1 7 214, +C4<00>;
L_0x6000012c21b0 .functor AND 1, v0x600000b92be0_0, L_0x6000008d4a00, C4<1>, C4<1>;
L_0x6000012c2290 .functor AND 1, L_0x6000008d46e0, v0x600000b91680_0, C4<1>, C4<1>;
L_0x6000012c2300 .functor OR 1, L_0x6000008d4640, L_0x6000012c2290, C4<0>, C4<0>;
L_0x6000012c2370 .functor AND 1, L_0x14809a4a0, L_0x6000012c2300, C4<1>, C4<1>;
L_0x6000012c23e0 .functor AND 1, L_0x6000012c2370, L_0x6000008d7700, C4<1>, C4<1>;
v0x600000bff3c0_0 .net *"_ivl_0", 2 0, L_0x6000008d4960;  1 drivers
L_0x148098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000bff450_0 .net/2u *"_ivl_11", 2 0, L_0x148098dd8;  1 drivers
v0x600000bff4e0_0 .net *"_ivl_13", 0 0, L_0x6000008d4640;  1 drivers
L_0x148098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000bff570_0 .net/2u *"_ivl_15", 2 0, L_0x148098e20;  1 drivers
v0x600000bff600_0 .net *"_ivl_17", 0 0, L_0x6000008d46e0;  1 drivers
v0x600000bff690_0 .net *"_ivl_20", 0 0, L_0x6000012c2290;  1 drivers
v0x600000bff720_0 .net *"_ivl_22", 0 0, L_0x6000012c2300;  1 drivers
v0x600000bff7b0_0 .net *"_ivl_24", 0 0, L_0x6000012c2370;  1 drivers
v0x600000bff840_0 .net *"_ivl_25", 31 0, L_0x6000008d4780;  1 drivers
L_0x148098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bff8d0_0 .net *"_ivl_28", 15 0, L_0x148098e68;  1 drivers
L_0x148098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bff960_0 .net/2u *"_ivl_29", 31 0, L_0x148098eb0;  1 drivers
L_0x148098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000bff9f0_0 .net *"_ivl_3", 0 0, L_0x148098d48;  1 drivers
v0x600000bffa80_0 .net *"_ivl_31", 0 0, L_0x6000008d7700;  1 drivers
L_0x148098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000bffb10_0 .net/2u *"_ivl_4", 2 0, L_0x148098d90;  1 drivers
v0x600000bffba0_0 .net *"_ivl_6", 0 0, L_0x6000008d4a00;  1 drivers
v0x600000bffc30_0 .net "do_clear", 0 0, L_0x6000012c23e0;  1 drivers
v0x600000bffcc0_0 .net "load_weight", 0 0, L_0x6000012c21b0;  1 drivers
v0x600000bffd50_0 .net "weight_in", 7 0, L_0x6000008d4aa0;  1 drivers
L_0x6000008d4960 .concat [ 2 1 0 0], v0x600000b92b50_0, L_0x148098d48;
L_0x6000008d4a00 .cmp/eq 3, L_0x6000008d4960, L_0x148098d90;
L_0x6000008d4640 .cmp/eq 3, v0x600000be8990_0, L_0x148098dd8;
L_0x6000008d46e0 .cmp/eq 3, v0x600000be8990_0, L_0x148098e20;
L_0x6000008d4780 .concat [ 16 16 0 0], v0x600000be8090_0, L_0x148098e68;
L_0x6000008d7700 .cmp/eq 32, L_0x6000008d4780, L_0x148098eb0;
S_0x142715b70 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x142715a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017caa80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017caac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000bfe880_0 .net *"_ivl_11", 0 0, L_0x6000008d7d40;  1 drivers
v0x600000bfe910_0 .net *"_ivl_12", 15 0, L_0x6000008d78e0;  1 drivers
v0x600000bfe9a0_0 .net/s *"_ivl_4", 15 0, L_0x6000008d77a0;  1 drivers
v0x600000bfea30_0 .net/s *"_ivl_6", 15 0, L_0x6000008d7e80;  1 drivers
v0x600000bfeac0_0 .net/s "a_signed", 7 0, v0x600000bfec70_0;  1 drivers
v0x600000bfeb50_0 .net "act_in", 7 0, L_0x6000012c09a0;  alias, 1 drivers
v0x600000bfebe0_0 .var "act_out", 7 0;
v0x600000bfec70_0 .var "act_reg", 7 0;
v0x600000bfed00_0 .net "clear_acc", 0 0, L_0x6000012c23e0;  alias, 1 drivers
v0x600000bfed90_0 .net "clk", 0 0, v0x600000b938d0_0;  alias, 1 drivers
v0x600000bfee20_0 .net "enable", 0 0, L_0x6000012db100;  alias, 1 drivers
v0x600000bfeeb0_0 .net "load_weight", 0 0, L_0x6000012c21b0;  alias, 1 drivers
v0x600000bfef40_0 .net/s "product", 15 0, L_0x6000008d7840;  1 drivers
v0x600000bfefd0_0 .net/s "product_ext", 31 0, L_0x6000008d7c00;  1 drivers
v0x600000bff060_0 .net "psum_in", 31 0, v0x600000bf1b00_0;  alias, 1 drivers
v0x600000bff0f0_0 .var "psum_out", 31 0;
v0x600000bff180_0 .net "rst_n", 0 0, v0x600000b9c000_0;  alias, 1 drivers
v0x600000bff210_0 .net/s "w_signed", 7 0, v0x600000bff330_0;  1 drivers
v0x600000bff2a0_0 .net "weight_in", 7 0, L_0x6000008d4aa0;  alias, 1 drivers
v0x600000bff330_0 .var "weight_reg", 7 0;
L_0x6000008d77a0 .extend/s 16, v0x600000bfec70_0;
L_0x6000008d7e80 .extend/s 16, v0x600000bff330_0;
L_0x6000008d7840 .arith/mult 16, L_0x6000008d77a0, L_0x6000008d7e80;
L_0x6000008d7d40 .part L_0x6000008d7840, 15, 1;
LS_0x6000008d78e0_0_0 .concat [ 1 1 1 1], L_0x6000008d7d40, L_0x6000008d7d40, L_0x6000008d7d40, L_0x6000008d7d40;
LS_0x6000008d78e0_0_4 .concat [ 1 1 1 1], L_0x6000008d7d40, L_0x6000008d7d40, L_0x6000008d7d40, L_0x6000008d7d40;
LS_0x6000008d78e0_0_8 .concat [ 1 1 1 1], L_0x6000008d7d40, L_0x6000008d7d40, L_0x6000008d7d40, L_0x6000008d7d40;
LS_0x6000008d78e0_0_12 .concat [ 1 1 1 1], L_0x6000008d7d40, L_0x6000008d7d40, L_0x6000008d7d40, L_0x6000008d7d40;
L_0x6000008d78e0 .concat [ 4 4 4 4], LS_0x6000008d78e0_0_0, LS_0x6000008d78e0_0_4, LS_0x6000008d78e0_0_8, LS_0x6000008d78e0_0_12;
L_0x6000008d7c00 .concat [ 16 16 0 0], L_0x6000008d7840, L_0x6000008d78e0;
S_0x142797cc0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x142704580;
 .timescale 0 0;
P_0x600002c8ae80 .param/l "col" 1 7 214, +C4<01>;
L_0x6000012c2530 .functor AND 1, v0x600000b92be0_0, L_0x6000008d7ac0, C4<1>, C4<1>;
L_0x6000012c25a0 .functor AND 1, L_0x6000008d7480, v0x600000b91680_0, C4<1>, C4<1>;
L_0x6000012c2610 .functor OR 1, L_0x6000008d7660, L_0x6000012c25a0, C4<0>, C4<0>;
L_0x6000012c2680 .functor AND 1, L_0x14809a4a0, L_0x6000012c2610, C4<1>, C4<1>;
L_0x6000012c26f0 .functor AND 1, L_0x6000012c2680, L_0x6000008d7340, C4<1>, C4<1>;
v0x600000bf8990_0 .net *"_ivl_0", 2 0, L_0x6000008d7980;  1 drivers
L_0x148098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000bf8a20_0 .net/2u *"_ivl_11", 2 0, L_0x148098f88;  1 drivers
v0x600000bf8ab0_0 .net *"_ivl_13", 0 0, L_0x6000008d7660;  1 drivers
L_0x148098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000bf8b40_0 .net/2u *"_ivl_15", 2 0, L_0x148098fd0;  1 drivers
v0x600000bf8bd0_0 .net *"_ivl_17", 0 0, L_0x6000008d7480;  1 drivers
v0x600000bf8c60_0 .net *"_ivl_20", 0 0, L_0x6000012c25a0;  1 drivers
v0x600000bf8cf0_0 .net *"_ivl_22", 0 0, L_0x6000012c2610;  1 drivers
v0x600000bf8d80_0 .net *"_ivl_24", 0 0, L_0x6000012c2680;  1 drivers
v0x600000bf8e10_0 .net *"_ivl_25", 31 0, L_0x6000008d7520;  1 drivers
L_0x148099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bf8ea0_0 .net *"_ivl_28", 15 0, L_0x148099018;  1 drivers
L_0x148099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bf8f30_0 .net/2u *"_ivl_29", 31 0, L_0x148099060;  1 drivers
L_0x148098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000bf8fc0_0 .net *"_ivl_3", 0 0, L_0x148098ef8;  1 drivers
v0x600000bf9050_0 .net *"_ivl_31", 0 0, L_0x6000008d7340;  1 drivers
L_0x148098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000bf90e0_0 .net/2u *"_ivl_4", 2 0, L_0x148098f40;  1 drivers
v0x600000bf9170_0 .net *"_ivl_6", 0 0, L_0x6000008d7ac0;  1 drivers
v0x600000bf9200_0 .net "do_clear", 0 0, L_0x6000012c26f0;  1 drivers
v0x600000bf9290_0 .net "load_weight", 0 0, L_0x6000012c2530;  1 drivers
v0x600000bf9320_0 .net "weight_in", 7 0, L_0x6000008d75c0;  1 drivers
L_0x6000008d7980 .concat [ 2 1 0 0], v0x600000b92b50_0, L_0x148098ef8;
L_0x6000008d7ac0 .cmp/eq 3, L_0x6000008d7980, L_0x148098f40;
L_0x6000008d7660 .cmp/eq 3, v0x600000be8990_0, L_0x148098f88;
L_0x6000008d7480 .cmp/eq 3, v0x600000be8990_0, L_0x148098fd0;
L_0x6000008d7520 .concat [ 16 16 0 0], v0x600000be8090_0, L_0x148099018;
L_0x6000008d7340 .cmp/eq 32, L_0x6000008d7520, L_0x148099060;
S_0x142797e30 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x142797cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017cab00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017cab40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000bffde0_0 .net *"_ivl_11", 0 0, L_0x6000008d70c0;  1 drivers
v0x600000bffe70_0 .net *"_ivl_12", 15 0, L_0x6000008d7160;  1 drivers
v0x600000bfff00_0 .net/s *"_ivl_4", 15 0, L_0x6000008d73e0;  1 drivers
v0x600000bf8000_0 .net/s *"_ivl_6", 15 0, L_0x6000008d7200;  1 drivers
v0x600000bf8090_0 .net/s "a_signed", 7 0, v0x600000bf8240_0;  1 drivers
v0x600000bf8120_0 .net "act_in", 7 0, v0x600000bfebe0_0;  alias, 1 drivers
v0x600000bf81b0_0 .var "act_out", 7 0;
v0x600000bf8240_0 .var "act_reg", 7 0;
v0x600000bf82d0_0 .net "clear_acc", 0 0, L_0x6000012c26f0;  alias, 1 drivers
v0x600000bf8360_0 .net "clk", 0 0, v0x600000b938d0_0;  alias, 1 drivers
v0x600000bf83f0_0 .net "enable", 0 0, L_0x6000012db100;  alias, 1 drivers
v0x600000bf8480_0 .net "load_weight", 0 0, L_0x6000012c2530;  alias, 1 drivers
v0x600000bf8510_0 .net/s "product", 15 0, L_0x6000008d72a0;  1 drivers
v0x600000bf85a0_0 .net/s "product_ext", 31 0, L_0x6000008d6f80;  1 drivers
v0x600000bf8630_0 .net "psum_in", 31 0, v0x600000bf3060_0;  alias, 1 drivers
v0x600000bf86c0_0 .var "psum_out", 31 0;
v0x600000bf8750_0 .net "rst_n", 0 0, v0x600000b9c000_0;  alias, 1 drivers
v0x600000bf87e0_0 .net/s "w_signed", 7 0, v0x600000bf8900_0;  1 drivers
v0x600000bf8870_0 .net "weight_in", 7 0, L_0x6000008d75c0;  alias, 1 drivers
v0x600000bf8900_0 .var "weight_reg", 7 0;
L_0x6000008d73e0 .extend/s 16, v0x600000bf8240_0;
L_0x6000008d7200 .extend/s 16, v0x600000bf8900_0;
L_0x6000008d72a0 .arith/mult 16, L_0x6000008d73e0, L_0x6000008d7200;
L_0x6000008d70c0 .part L_0x6000008d72a0, 15, 1;
LS_0x6000008d7160_0_0 .concat [ 1 1 1 1], L_0x6000008d70c0, L_0x6000008d70c0, L_0x6000008d70c0, L_0x6000008d70c0;
LS_0x6000008d7160_0_4 .concat [ 1 1 1 1], L_0x6000008d70c0, L_0x6000008d70c0, L_0x6000008d70c0, L_0x6000008d70c0;
LS_0x6000008d7160_0_8 .concat [ 1 1 1 1], L_0x6000008d70c0, L_0x6000008d70c0, L_0x6000008d70c0, L_0x6000008d70c0;
LS_0x6000008d7160_0_12 .concat [ 1 1 1 1], L_0x6000008d70c0, L_0x6000008d70c0, L_0x6000008d70c0, L_0x6000008d70c0;
L_0x6000008d7160 .concat [ 4 4 4 4], LS_0x6000008d7160_0_0, LS_0x6000008d7160_0_4, LS_0x6000008d7160_0_8, LS_0x6000008d7160_0_12;
L_0x6000008d6f80 .concat [ 16 16 0 0], L_0x6000008d72a0, L_0x6000008d7160;
S_0x142792300 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x142704580;
 .timescale 0 0;
P_0x600002c8b400 .param/l "col" 1 7 214, +C4<010>;
L_0x6000012c2840 .functor AND 1, v0x600000b92be0_0, L_0x6000008d6e40, C4<1>, C4<1>;
L_0x6000012c2220 .functor AND 1, L_0x6000008d6bc0, v0x600000b91680_0, C4<1>, C4<1>;
L_0x6000012c28b0 .functor OR 1, L_0x6000008d6b20, L_0x6000012c2220, C4<0>, C4<0>;
L_0x6000012c2920 .functor AND 1, L_0x14809a4a0, L_0x6000012c28b0, C4<1>, C4<1>;
L_0x6000012c2990 .functor AND 1, L_0x6000012c2920, L_0x6000008d66c0, C4<1>, C4<1>;
v0x600000bf9ef0_0 .net *"_ivl_0", 3 0, L_0x6000008d7020;  1 drivers
L_0x148099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000bf9f80_0 .net/2u *"_ivl_11", 2 0, L_0x148099138;  1 drivers
v0x600000bfa010_0 .net *"_ivl_13", 0 0, L_0x6000008d6b20;  1 drivers
L_0x148099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000bfa0a0_0 .net/2u *"_ivl_15", 2 0, L_0x148099180;  1 drivers
v0x600000bfa130_0 .net *"_ivl_17", 0 0, L_0x6000008d6bc0;  1 drivers
v0x600000bfa1c0_0 .net *"_ivl_20", 0 0, L_0x6000012c2220;  1 drivers
v0x600000bfa250_0 .net *"_ivl_22", 0 0, L_0x6000012c28b0;  1 drivers
v0x600000bfa2e0_0 .net *"_ivl_24", 0 0, L_0x6000012c2920;  1 drivers
v0x600000bfa370_0 .net *"_ivl_25", 31 0, L_0x6000008d6620;  1 drivers
L_0x1480991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bfa400_0 .net *"_ivl_28", 15 0, L_0x1480991c8;  1 drivers
L_0x148099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bfa490_0 .net/2u *"_ivl_29", 31 0, L_0x148099210;  1 drivers
L_0x1480990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000bfa520_0 .net *"_ivl_3", 1 0, L_0x1480990a8;  1 drivers
v0x600000bfa5b0_0 .net *"_ivl_31", 0 0, L_0x6000008d66c0;  1 drivers
L_0x1480990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600000bfa640_0 .net/2u *"_ivl_4", 3 0, L_0x1480990f0;  1 drivers
v0x600000bfa6d0_0 .net *"_ivl_6", 0 0, L_0x6000008d6e40;  1 drivers
v0x600000bfa760_0 .net "do_clear", 0 0, L_0x6000012c2990;  1 drivers
v0x600000bfa7f0_0 .net "load_weight", 0 0, L_0x6000012c2840;  1 drivers
v0x600000bfa880_0 .net "weight_in", 7 0, L_0x6000008d6ee0;  1 drivers
L_0x6000008d7020 .concat [ 2 2 0 0], v0x600000b92b50_0, L_0x1480990a8;
L_0x6000008d6e40 .cmp/eq 4, L_0x6000008d7020, L_0x1480990f0;
L_0x6000008d6b20 .cmp/eq 3, v0x600000be8990_0, L_0x148099138;
L_0x6000008d6bc0 .cmp/eq 3, v0x600000be8990_0, L_0x148099180;
L_0x6000008d6620 .concat [ 16 16 0 0], v0x600000be8090_0, L_0x1480991c8;
L_0x6000008d66c0 .cmp/eq 32, L_0x6000008d6620, L_0x148099210;
S_0x142792470 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x142792300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017cac00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017cac40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000bf93b0_0 .net *"_ivl_11", 0 0, L_0x6000008d6440;  1 drivers
v0x600000bf9440_0 .net *"_ivl_12", 15 0, L_0x6000008d6260;  1 drivers
v0x600000bf94d0_0 .net/s *"_ivl_4", 15 0, L_0x6000008d64e0;  1 drivers
v0x600000bf9560_0 .net/s *"_ivl_6", 15 0, L_0x6000008d6580;  1 drivers
v0x600000bf95f0_0 .net/s "a_signed", 7 0, v0x600000bf97a0_0;  1 drivers
v0x600000bf9680_0 .net "act_in", 7 0, v0x600000bf81b0_0;  alias, 1 drivers
v0x600000bf9710_0 .var "act_out", 7 0;
v0x600000bf97a0_0 .var "act_reg", 7 0;
v0x600000bf9830_0 .net "clear_acc", 0 0, L_0x6000012c2990;  alias, 1 drivers
v0x600000bf98c0_0 .net "clk", 0 0, v0x600000b938d0_0;  alias, 1 drivers
v0x600000bf9950_0 .net "enable", 0 0, L_0x6000012db100;  alias, 1 drivers
v0x600000bf99e0_0 .net "load_weight", 0 0, L_0x6000012c2840;  alias, 1 drivers
v0x600000bf9a70_0 .net/s "product", 15 0, L_0x6000008d63a0;  1 drivers
v0x600000bf9b00_0 .net/s "product_ext", 31 0, L_0x6000008d6300;  1 drivers
v0x600000bf9b90_0 .net "psum_in", 31 0, v0x600000bfc630_0;  alias, 1 drivers
v0x600000bf9c20_0 .var "psum_out", 31 0;
v0x600000bf9cb0_0 .net "rst_n", 0 0, v0x600000b9c000_0;  alias, 1 drivers
v0x600000bf9d40_0 .net/s "w_signed", 7 0, v0x600000bf9e60_0;  1 drivers
v0x600000bf9dd0_0 .net "weight_in", 7 0, L_0x6000008d6ee0;  alias, 1 drivers
v0x600000bf9e60_0 .var "weight_reg", 7 0;
L_0x6000008d64e0 .extend/s 16, v0x600000bf97a0_0;
L_0x6000008d6580 .extend/s 16, v0x600000bf9e60_0;
L_0x6000008d63a0 .arith/mult 16, L_0x6000008d64e0, L_0x6000008d6580;
L_0x6000008d6440 .part L_0x6000008d63a0, 15, 1;
LS_0x6000008d6260_0_0 .concat [ 1 1 1 1], L_0x6000008d6440, L_0x6000008d6440, L_0x6000008d6440, L_0x6000008d6440;
LS_0x6000008d6260_0_4 .concat [ 1 1 1 1], L_0x6000008d6440, L_0x6000008d6440, L_0x6000008d6440, L_0x6000008d6440;
LS_0x6000008d6260_0_8 .concat [ 1 1 1 1], L_0x6000008d6440, L_0x6000008d6440, L_0x6000008d6440, L_0x6000008d6440;
LS_0x6000008d6260_0_12 .concat [ 1 1 1 1], L_0x6000008d6440, L_0x6000008d6440, L_0x6000008d6440, L_0x6000008d6440;
L_0x6000008d6260 .concat [ 4 4 4 4], LS_0x6000008d6260_0_0, LS_0x6000008d6260_0_4, LS_0x6000008d6260_0_8, LS_0x6000008d6260_0_12;
L_0x6000008d6300 .concat [ 16 16 0 0], L_0x6000008d63a0, L_0x6000008d6260;
S_0x14278fcb0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x142704580;
 .timescale 0 0;
P_0x600002c8b500 .param/l "col" 1 7 214, +C4<011>;
L_0x6000012c2ae0 .functor AND 1, v0x600000b92be0_0, L_0x6000008d61c0, C4<1>, C4<1>;
L_0x6000012c2b50 .functor AND 1, L_0x6000008d5ea0, v0x600000b91680_0, C4<1>, C4<1>;
L_0x6000012c2bc0 .functor OR 1, L_0x6000008d6080, L_0x6000012c2b50, C4<0>, C4<0>;
L_0x6000012c2c30 .functor AND 1, L_0x14809a4a0, L_0x6000012c2bc0, C4<1>, C4<1>;
L_0x6000012c2ca0 .functor AND 1, L_0x6000012c2c30, L_0x6000008d5d60, C4<1>, C4<1>;
v0x600000bfb450_0 .net *"_ivl_0", 3 0, L_0x6000008d6120;  1 drivers
L_0x1480992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000bfb4e0_0 .net/2u *"_ivl_11", 2 0, L_0x1480992e8;  1 drivers
v0x600000bfb570_0 .net *"_ivl_13", 0 0, L_0x6000008d6080;  1 drivers
L_0x148099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000bfb600_0 .net/2u *"_ivl_15", 2 0, L_0x148099330;  1 drivers
v0x600000bfb690_0 .net *"_ivl_17", 0 0, L_0x6000008d5ea0;  1 drivers
v0x600000bfb720_0 .net *"_ivl_20", 0 0, L_0x6000012c2b50;  1 drivers
v0x600000bfb7b0_0 .net *"_ivl_22", 0 0, L_0x6000012c2bc0;  1 drivers
v0x600000bfb840_0 .net *"_ivl_24", 0 0, L_0x6000012c2c30;  1 drivers
v0x600000bfb8d0_0 .net *"_ivl_25", 31 0, L_0x6000008d5f40;  1 drivers
L_0x148099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bfb960_0 .net *"_ivl_28", 15 0, L_0x148099378;  1 drivers
L_0x1480993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bfb9f0_0 .net/2u *"_ivl_29", 31 0, L_0x1480993c0;  1 drivers
L_0x148099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000bfba80_0 .net *"_ivl_3", 1 0, L_0x148099258;  1 drivers
v0x600000bfbb10_0 .net *"_ivl_31", 0 0, L_0x6000008d5d60;  1 drivers
L_0x1480992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600000bfbba0_0 .net/2u *"_ivl_4", 3 0, L_0x1480992a0;  1 drivers
v0x600000bfbc30_0 .net *"_ivl_6", 0 0, L_0x6000008d61c0;  1 drivers
v0x600000bfbcc0_0 .net "do_clear", 0 0, L_0x6000012c2ca0;  1 drivers
v0x600000bfbd50_0 .net "load_weight", 0 0, L_0x6000012c2ae0;  1 drivers
v0x600000bfbde0_0 .net "weight_in", 7 0, L_0x6000008d5fe0;  1 drivers
L_0x6000008d6120 .concat [ 2 2 0 0], v0x600000b92b50_0, L_0x148099258;
L_0x6000008d61c0 .cmp/eq 4, L_0x6000008d6120, L_0x1480992a0;
L_0x6000008d6080 .cmp/eq 3, v0x600000be8990_0, L_0x1480992e8;
L_0x6000008d5ea0 .cmp/eq 3, v0x600000be8990_0, L_0x148099330;
L_0x6000008d5f40 .concat [ 16 16 0 0], v0x600000be8090_0, L_0x148099378;
L_0x6000008d5d60 .cmp/eq 32, L_0x6000008d5f40, L_0x1480993c0;
S_0x14278fe20 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14278fcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017ca900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017ca940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000bfa910_0 .net *"_ivl_11", 0 0, L_0x6000008d5ae0;  1 drivers
v0x600000bfa9a0_0 .net *"_ivl_12", 15 0, L_0x6000008d5b80;  1 drivers
v0x600000bfaa30_0 .net/s *"_ivl_4", 15 0, L_0x6000008d5e00;  1 drivers
v0x600000bfaac0_0 .net/s *"_ivl_6", 15 0, L_0x6000008d5c20;  1 drivers
v0x600000bfab50_0 .net/s "a_signed", 7 0, v0x600000bfad00_0;  1 drivers
v0x600000bfabe0_0 .net "act_in", 7 0, v0x600000bf9710_0;  alias, 1 drivers
v0x600000bfac70_0 .var "act_out", 7 0;
v0x600000bfad00_0 .var "act_reg", 7 0;
v0x600000bfad90_0 .net "clear_acc", 0 0, L_0x6000012c2ca0;  alias, 1 drivers
v0x600000bfae20_0 .net "clk", 0 0, v0x600000b938d0_0;  alias, 1 drivers
v0x600000bfaeb0_0 .net "enable", 0 0, L_0x6000012db100;  alias, 1 drivers
v0x600000bfaf40_0 .net "load_weight", 0 0, L_0x6000012c2ae0;  alias, 1 drivers
v0x600000bfafd0_0 .net/s "product", 15 0, L_0x6000008d5cc0;  1 drivers
v0x600000bfb060_0 .net/s "product_ext", 31 0, L_0x6000008d59a0;  1 drivers
v0x600000bfb0f0_0 .net "psum_in", 31 0, v0x600000bfdb90_0;  alias, 1 drivers
v0x600000bfb180_0 .var "psum_out", 31 0;
v0x600000bfb210_0 .net "rst_n", 0 0, v0x600000b9c000_0;  alias, 1 drivers
v0x600000bfb2a0_0 .net/s "w_signed", 7 0, v0x600000bfb3c0_0;  1 drivers
v0x600000bfb330_0 .net "weight_in", 7 0, L_0x6000008d5fe0;  alias, 1 drivers
v0x600000bfb3c0_0 .var "weight_reg", 7 0;
L_0x6000008d5e00 .extend/s 16, v0x600000bfad00_0;
L_0x6000008d5c20 .extend/s 16, v0x600000bfb3c0_0;
L_0x6000008d5cc0 .arith/mult 16, L_0x6000008d5e00, L_0x6000008d5c20;
L_0x6000008d5ae0 .part L_0x6000008d5cc0, 15, 1;
LS_0x6000008d5b80_0_0 .concat [ 1 1 1 1], L_0x6000008d5ae0, L_0x6000008d5ae0, L_0x6000008d5ae0, L_0x6000008d5ae0;
LS_0x6000008d5b80_0_4 .concat [ 1 1 1 1], L_0x6000008d5ae0, L_0x6000008d5ae0, L_0x6000008d5ae0, L_0x6000008d5ae0;
LS_0x6000008d5b80_0_8 .concat [ 1 1 1 1], L_0x6000008d5ae0, L_0x6000008d5ae0, L_0x6000008d5ae0, L_0x6000008d5ae0;
LS_0x6000008d5b80_0_12 .concat [ 1 1 1 1], L_0x6000008d5ae0, L_0x6000008d5ae0, L_0x6000008d5ae0, L_0x6000008d5ae0;
L_0x6000008d5b80 .concat [ 4 4 4 4], LS_0x6000008d5b80_0_0, LS_0x6000008d5b80_0_4, LS_0x6000008d5b80_0_8, LS_0x6000008d5b80_0_12;
L_0x6000008d59a0 .concat [ 16 16 0 0], L_0x6000008d5cc0, L_0x6000008d5b80;
S_0x14278d660 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x142795a50;
 .timescale 0 0;
P_0x600002c8b600 .param/l "row" 1 7 213, +C4<010>;
S_0x14278d7d0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14278d660;
 .timescale 0 0;
P_0x600002c8b680 .param/l "col" 1 7 214, +C4<00>;
L_0x6000012c2df0 .functor AND 1, v0x600000b92be0_0, L_0x6000008d5860, C4<1>, C4<1>;
L_0x6000012c2e60 .functor AND 1, L_0x6000008d57c0, v0x600000b91680_0, C4<1>, C4<1>;
L_0x6000012c2ed0 .functor OR 1, L_0x6000008d5720, L_0x6000012c2e60, C4<0>, C4<0>;
L_0x6000012c2f40 .functor AND 1, L_0x14809a4a0, L_0x6000012c2ed0, C4<1>, C4<1>;
L_0x6000012c2fb0 .functor AND 1, L_0x6000012c2f40, L_0x6000008d5680, C4<1>, C4<1>;
v0x600000be4a20_0 .net *"_ivl_0", 2 0, L_0x6000008d5a40;  1 drivers
L_0x148099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000be4ab0_0 .net/2u *"_ivl_11", 2 0, L_0x148099498;  1 drivers
v0x600000be4b40_0 .net *"_ivl_13", 0 0, L_0x6000008d5720;  1 drivers
L_0x1480994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000be4bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1480994e0;  1 drivers
v0x600000be4c60_0 .net *"_ivl_17", 0 0, L_0x6000008d57c0;  1 drivers
v0x600000be4cf0_0 .net *"_ivl_20", 0 0, L_0x6000012c2e60;  1 drivers
v0x600000be4d80_0 .net *"_ivl_22", 0 0, L_0x6000012c2ed0;  1 drivers
v0x600000be4e10_0 .net *"_ivl_24", 0 0, L_0x6000012c2f40;  1 drivers
v0x600000be4ea0_0 .net *"_ivl_25", 31 0, L_0x6000008d55e0;  1 drivers
L_0x148099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000be4f30_0 .net *"_ivl_28", 15 0, L_0x148099528;  1 drivers
L_0x148099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000be4fc0_0 .net/2u *"_ivl_29", 31 0, L_0x148099570;  1 drivers
L_0x148099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000be5050_0 .net *"_ivl_3", 0 0, L_0x148099408;  1 drivers
v0x600000be50e0_0 .net *"_ivl_31", 0 0, L_0x6000008d5680;  1 drivers
L_0x148099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000be5170_0 .net/2u *"_ivl_4", 2 0, L_0x148099450;  1 drivers
v0x600000be5200_0 .net *"_ivl_6", 0 0, L_0x6000008d5860;  1 drivers
v0x600000be5290_0 .net "do_clear", 0 0, L_0x6000012c2fb0;  1 drivers
v0x600000be5320_0 .net "load_weight", 0 0, L_0x6000012c2df0;  1 drivers
v0x600000be53b0_0 .net "weight_in", 7 0, L_0x6000008d5900;  1 drivers
L_0x6000008d5a40 .concat [ 2 1 0 0], v0x600000b92b50_0, L_0x148099408;
L_0x6000008d5860 .cmp/eq 3, L_0x6000008d5a40, L_0x148099450;
L_0x6000008d5720 .cmp/eq 3, v0x600000be8990_0, L_0x148099498;
L_0x6000008d57c0 .cmp/eq 3, v0x600000be8990_0, L_0x1480994e0;
L_0x6000008d55e0 .concat [ 16 16 0 0], v0x600000be8090_0, L_0x148099528;
L_0x6000008d5680 .cmp/eq 32, L_0x6000008d55e0, L_0x148099570;
S_0x14278b010 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14278d7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017cac80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017cacc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000bfbe70_0 .net *"_ivl_11", 0 0, L_0x6000008d5400;  1 drivers
v0x600000bfbf00_0 .net *"_ivl_12", 15 0, L_0x6000008d5220;  1 drivers
v0x600000be4000_0 .net/s *"_ivl_4", 15 0, L_0x6000008d54a0;  1 drivers
v0x600000be4090_0 .net/s *"_ivl_6", 15 0, L_0x6000008d5540;  1 drivers
v0x600000be4120_0 .net/s "a_signed", 7 0, v0x600000be42d0_0;  1 drivers
v0x600000be41b0_0 .net "act_in", 7 0, L_0x6000012c0a10;  alias, 1 drivers
v0x600000be4240_0 .var "act_out", 7 0;
v0x600000be42d0_0 .var "act_reg", 7 0;
v0x600000be4360_0 .net "clear_acc", 0 0, L_0x6000012c2fb0;  alias, 1 drivers
v0x600000be43f0_0 .net "clk", 0 0, v0x600000b938d0_0;  alias, 1 drivers
v0x600000be4480_0 .net "enable", 0 0, L_0x6000012db100;  alias, 1 drivers
v0x600000be4510_0 .net "load_weight", 0 0, L_0x6000012c2df0;  alias, 1 drivers
v0x600000be45a0_0 .net/s "product", 15 0, L_0x6000008d5360;  1 drivers
v0x600000be4630_0 .net/s "product_ext", 31 0, L_0x6000008d52c0;  1 drivers
v0x600000be46c0_0 .net "psum_in", 31 0, v0x600000bff0f0_0;  alias, 1 drivers
v0x600000be4750_0 .var "psum_out", 31 0;
v0x600000be47e0_0 .net "rst_n", 0 0, v0x600000b9c000_0;  alias, 1 drivers
v0x600000be4870_0 .net/s "w_signed", 7 0, v0x600000be4990_0;  1 drivers
v0x600000be4900_0 .net "weight_in", 7 0, L_0x6000008d5900;  alias, 1 drivers
v0x600000be4990_0 .var "weight_reg", 7 0;
L_0x6000008d54a0 .extend/s 16, v0x600000be42d0_0;
L_0x6000008d5540 .extend/s 16, v0x600000be4990_0;
L_0x6000008d5360 .arith/mult 16, L_0x6000008d54a0, L_0x6000008d5540;
L_0x6000008d5400 .part L_0x6000008d5360, 15, 1;
LS_0x6000008d5220_0_0 .concat [ 1 1 1 1], L_0x6000008d5400, L_0x6000008d5400, L_0x6000008d5400, L_0x6000008d5400;
LS_0x6000008d5220_0_4 .concat [ 1 1 1 1], L_0x6000008d5400, L_0x6000008d5400, L_0x6000008d5400, L_0x6000008d5400;
LS_0x6000008d5220_0_8 .concat [ 1 1 1 1], L_0x6000008d5400, L_0x6000008d5400, L_0x6000008d5400, L_0x6000008d5400;
LS_0x6000008d5220_0_12 .concat [ 1 1 1 1], L_0x6000008d5400, L_0x6000008d5400, L_0x6000008d5400, L_0x6000008d5400;
L_0x6000008d5220 .concat [ 4 4 4 4], LS_0x6000008d5220_0_0, LS_0x6000008d5220_0_4, LS_0x6000008d5220_0_8, LS_0x6000008d5220_0_12;
L_0x6000008d52c0 .concat [ 16 16 0 0], L_0x6000008d5360, L_0x6000008d5220;
S_0x14278b180 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14278d660;
 .timescale 0 0;
P_0x600002c8b780 .param/l "col" 1 7 214, +C4<01>;
L_0x6000012c3100 .functor AND 1, v0x600000b92be0_0, L_0x6000008d5180, C4<1>, C4<1>;
L_0x6000012c3170 .functor AND 1, L_0x6000008d4e60, v0x600000b91680_0, C4<1>, C4<1>;
L_0x6000012c31e0 .functor OR 1, L_0x6000008d5040, L_0x6000012c3170, C4<0>, C4<0>;
L_0x6000012c3250 .functor AND 1, L_0x14809a4a0, L_0x6000012c31e0, C4<1>, C4<1>;
L_0x6000012c32c0 .functor AND 1, L_0x6000012c3250, L_0x6000008d69e0, C4<1>, C4<1>;
v0x600000be5f80_0 .net *"_ivl_0", 2 0, L_0x6000008d50e0;  1 drivers
L_0x148099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000be6010_0 .net/2u *"_ivl_11", 2 0, L_0x148099648;  1 drivers
v0x600000be60a0_0 .net *"_ivl_13", 0 0, L_0x6000008d5040;  1 drivers
L_0x148099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000be6130_0 .net/2u *"_ivl_15", 2 0, L_0x148099690;  1 drivers
v0x600000be61c0_0 .net *"_ivl_17", 0 0, L_0x6000008d4e60;  1 drivers
v0x600000be6250_0 .net *"_ivl_20", 0 0, L_0x6000012c3170;  1 drivers
v0x600000be62e0_0 .net *"_ivl_22", 0 0, L_0x6000012c31e0;  1 drivers
v0x600000be6370_0 .net *"_ivl_24", 0 0, L_0x6000012c3250;  1 drivers
v0x600000be6400_0 .net *"_ivl_25", 31 0, L_0x6000008d4f00;  1 drivers
L_0x1480996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000be6490_0 .net *"_ivl_28", 15 0, L_0x1480996d8;  1 drivers
L_0x148099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000be6520_0 .net/2u *"_ivl_29", 31 0, L_0x148099720;  1 drivers
L_0x1480995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000be65b0_0 .net *"_ivl_3", 0 0, L_0x1480995b8;  1 drivers
v0x600000be6640_0 .net *"_ivl_31", 0 0, L_0x6000008d69e0;  1 drivers
L_0x148099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000be66d0_0 .net/2u *"_ivl_4", 2 0, L_0x148099600;  1 drivers
v0x600000be6760_0 .net *"_ivl_6", 0 0, L_0x6000008d5180;  1 drivers
v0x600000be67f0_0 .net "do_clear", 0 0, L_0x6000012c32c0;  1 drivers
v0x600000be6880_0 .net "load_weight", 0 0, L_0x6000012c3100;  1 drivers
v0x600000be6910_0 .net "weight_in", 7 0, L_0x6000008d4fa0;  1 drivers
L_0x6000008d50e0 .concat [ 2 1 0 0], v0x600000b92b50_0, L_0x1480995b8;
L_0x6000008d5180 .cmp/eq 3, L_0x6000008d50e0, L_0x148099600;
L_0x6000008d5040 .cmp/eq 3, v0x600000be8990_0, L_0x148099648;
L_0x6000008d4e60 .cmp/eq 3, v0x600000be8990_0, L_0x148099690;
L_0x6000008d4f00 .concat [ 16 16 0 0], v0x600000be8090_0, L_0x1480996d8;
L_0x6000008d69e0 .cmp/eq 32, L_0x6000008d4f00, L_0x148099720;
S_0x1427889c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14278b180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017ca980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017ca9c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000be5440_0 .net *"_ivl_11", 0 0, L_0x6000008d6760;  1 drivers
v0x600000be54d0_0 .net *"_ivl_12", 15 0, L_0x6000008d6800;  1 drivers
v0x600000be5560_0 .net/s *"_ivl_4", 15 0, L_0x6000008d6a80;  1 drivers
v0x600000be55f0_0 .net/s *"_ivl_6", 15 0, L_0x6000008d68a0;  1 drivers
v0x600000be5680_0 .net/s "a_signed", 7 0, v0x600000be5830_0;  1 drivers
v0x600000be5710_0 .net "act_in", 7 0, v0x600000be4240_0;  alias, 1 drivers
v0x600000be57a0_0 .var "act_out", 7 0;
v0x600000be5830_0 .var "act_reg", 7 0;
v0x600000be58c0_0 .net "clear_acc", 0 0, L_0x6000012c32c0;  alias, 1 drivers
v0x600000be5950_0 .net "clk", 0 0, v0x600000b938d0_0;  alias, 1 drivers
v0x600000be59e0_0 .net "enable", 0 0, L_0x6000012db100;  alias, 1 drivers
v0x600000be5a70_0 .net "load_weight", 0 0, L_0x6000012c3100;  alias, 1 drivers
v0x600000be5b00_0 .net/s "product", 15 0, L_0x6000008d6940;  1 drivers
v0x600000be5b90_0 .net/s "product_ext", 31 0, L_0x6000008d4b40;  1 drivers
v0x600000be5c20_0 .net "psum_in", 31 0, v0x600000bf86c0_0;  alias, 1 drivers
v0x600000be5cb0_0 .var "psum_out", 31 0;
v0x600000be5d40_0 .net "rst_n", 0 0, v0x600000b9c000_0;  alias, 1 drivers
v0x600000be5dd0_0 .net/s "w_signed", 7 0, v0x600000be5ef0_0;  1 drivers
v0x600000be5e60_0 .net "weight_in", 7 0, L_0x6000008d4fa0;  alias, 1 drivers
v0x600000be5ef0_0 .var "weight_reg", 7 0;
L_0x6000008d6a80 .extend/s 16, v0x600000be5830_0;
L_0x6000008d68a0 .extend/s 16, v0x600000be5ef0_0;
L_0x6000008d6940 .arith/mult 16, L_0x6000008d6a80, L_0x6000008d68a0;
L_0x6000008d6760 .part L_0x6000008d6940, 15, 1;
LS_0x6000008d6800_0_0 .concat [ 1 1 1 1], L_0x6000008d6760, L_0x6000008d6760, L_0x6000008d6760, L_0x6000008d6760;
LS_0x6000008d6800_0_4 .concat [ 1 1 1 1], L_0x6000008d6760, L_0x6000008d6760, L_0x6000008d6760, L_0x6000008d6760;
LS_0x6000008d6800_0_8 .concat [ 1 1 1 1], L_0x6000008d6760, L_0x6000008d6760, L_0x6000008d6760, L_0x6000008d6760;
LS_0x6000008d6800_0_12 .concat [ 1 1 1 1], L_0x6000008d6760, L_0x6000008d6760, L_0x6000008d6760, L_0x6000008d6760;
L_0x6000008d6800 .concat [ 4 4 4 4], LS_0x6000008d6800_0_0, LS_0x6000008d6800_0_4, LS_0x6000008d6800_0_8, LS_0x6000008d6800_0_12;
L_0x6000008d4b40 .concat [ 16 16 0 0], L_0x6000008d6940, L_0x6000008d6800;
S_0x142788b30 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14278d660;
 .timescale 0 0;
P_0x600002c8b880 .param/l "col" 1 7 214, +C4<010>;
L_0x6000012c3410 .functor AND 1, v0x600000b92be0_0, L_0x6000008d4d20, C4<1>, C4<1>;
L_0x6000012c3480 .functor AND 1, L_0x6000008d7ca0, v0x600000b91680_0, C4<1>, C4<1>;
L_0x6000012c34f0 .functor OR 1, L_0x6000008d7de0, L_0x6000012c3480, C4<0>, C4<0>;
L_0x6000012c3560 .functor AND 1, L_0x14809a4a0, L_0x6000012c34f0, C4<1>, C4<1>;
L_0x6000012c35d0 .functor AND 1, L_0x6000012c3560, L_0x6000008d7a20, C4<1>, C4<1>;
v0x600000be74e0_0 .net *"_ivl_0", 3 0, L_0x6000008d4be0;  1 drivers
L_0x1480997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000be7570_0 .net/2u *"_ivl_11", 2 0, L_0x1480997f8;  1 drivers
v0x600000be7600_0 .net *"_ivl_13", 0 0, L_0x6000008d7de0;  1 drivers
L_0x148099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000be7690_0 .net/2u *"_ivl_15", 2 0, L_0x148099840;  1 drivers
v0x600000be7720_0 .net *"_ivl_17", 0 0, L_0x6000008d7ca0;  1 drivers
v0x600000be77b0_0 .net *"_ivl_20", 0 0, L_0x6000012c3480;  1 drivers
v0x600000be7840_0 .net *"_ivl_22", 0 0, L_0x6000012c34f0;  1 drivers
v0x600000be78d0_0 .net *"_ivl_24", 0 0, L_0x6000012c3560;  1 drivers
v0x600000be7960_0 .net *"_ivl_25", 31 0, L_0x6000008d7b60;  1 drivers
L_0x148099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000be79f0_0 .net *"_ivl_28", 15 0, L_0x148099888;  1 drivers
L_0x1480998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000be7a80_0 .net/2u *"_ivl_29", 31 0, L_0x1480998d0;  1 drivers
L_0x148099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000be7b10_0 .net *"_ivl_3", 1 0, L_0x148099768;  1 drivers
v0x600000be7ba0_0 .net *"_ivl_31", 0 0, L_0x6000008d7a20;  1 drivers
L_0x1480997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600000be7c30_0 .net/2u *"_ivl_4", 3 0, L_0x1480997b0;  1 drivers
v0x600000be7cc0_0 .net *"_ivl_6", 0 0, L_0x6000008d4d20;  1 drivers
v0x600000be7d50_0 .net "do_clear", 0 0, L_0x6000012c35d0;  1 drivers
v0x600000be7de0_0 .net "load_weight", 0 0, L_0x6000012c3410;  1 drivers
v0x600000be7e70_0 .net "weight_in", 7 0, L_0x6000008d4dc0;  1 drivers
L_0x6000008d4be0 .concat [ 2 2 0 0], v0x600000b92b50_0, L_0x148099768;
L_0x6000008d4d20 .cmp/eq 4, L_0x6000008d4be0, L_0x1480997b0;
L_0x6000008d7de0 .cmp/eq 3, v0x600000be8990_0, L_0x1480997f8;
L_0x6000008d7ca0 .cmp/eq 3, v0x600000be8990_0, L_0x148099840;
L_0x6000008d7b60 .concat [ 16 16 0 0], v0x600000be8090_0, L_0x148099888;
L_0x6000008d7a20 .cmp/eq 32, L_0x6000008d7b60, L_0x1480998d0;
S_0x142786370 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x142788b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017cab80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017cabc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000be69a0_0 .net *"_ivl_11", 0 0, L_0x6000008dc1e0;  1 drivers
v0x600000be6a30_0 .net *"_ivl_12", 15 0, L_0x6000008dc280;  1 drivers
v0x600000be6ac0_0 .net/s *"_ivl_4", 15 0, L_0x6000008dc000;  1 drivers
v0x600000be6b50_0 .net/s *"_ivl_6", 15 0, L_0x6000008dc0a0;  1 drivers
v0x600000be6be0_0 .net/s "a_signed", 7 0, v0x600000be6d90_0;  1 drivers
v0x600000be6c70_0 .net "act_in", 7 0, v0x600000be57a0_0;  alias, 1 drivers
v0x600000be6d00_0 .var "act_out", 7 0;
v0x600000be6d90_0 .var "act_reg", 7 0;
v0x600000be6e20_0 .net "clear_acc", 0 0, L_0x6000012c35d0;  alias, 1 drivers
v0x600000be6eb0_0 .net "clk", 0 0, v0x600000b938d0_0;  alias, 1 drivers
v0x600000be6f40_0 .net "enable", 0 0, L_0x6000012db100;  alias, 1 drivers
v0x600000be6fd0_0 .net "load_weight", 0 0, L_0x6000012c3410;  alias, 1 drivers
v0x600000be7060_0 .net/s "product", 15 0, L_0x6000008dc140;  1 drivers
v0x600000be70f0_0 .net/s "product_ext", 31 0, L_0x6000008dc320;  1 drivers
v0x600000be7180_0 .net "psum_in", 31 0, v0x600000bf9c20_0;  alias, 1 drivers
v0x600000be7210_0 .var "psum_out", 31 0;
v0x600000be72a0_0 .net "rst_n", 0 0, v0x600000b9c000_0;  alias, 1 drivers
v0x600000be7330_0 .net/s "w_signed", 7 0, v0x600000be7450_0;  1 drivers
v0x600000be73c0_0 .net "weight_in", 7 0, L_0x6000008d4dc0;  alias, 1 drivers
v0x600000be7450_0 .var "weight_reg", 7 0;
L_0x6000008dc000 .extend/s 16, v0x600000be6d90_0;
L_0x6000008dc0a0 .extend/s 16, v0x600000be7450_0;
L_0x6000008dc140 .arith/mult 16, L_0x6000008dc000, L_0x6000008dc0a0;
L_0x6000008dc1e0 .part L_0x6000008dc140, 15, 1;
LS_0x6000008dc280_0_0 .concat [ 1 1 1 1], L_0x6000008dc1e0, L_0x6000008dc1e0, L_0x6000008dc1e0, L_0x6000008dc1e0;
LS_0x6000008dc280_0_4 .concat [ 1 1 1 1], L_0x6000008dc1e0, L_0x6000008dc1e0, L_0x6000008dc1e0, L_0x6000008dc1e0;
LS_0x6000008dc280_0_8 .concat [ 1 1 1 1], L_0x6000008dc1e0, L_0x6000008dc1e0, L_0x6000008dc1e0, L_0x6000008dc1e0;
LS_0x6000008dc280_0_12 .concat [ 1 1 1 1], L_0x6000008dc1e0, L_0x6000008dc1e0, L_0x6000008dc1e0, L_0x6000008dc1e0;
L_0x6000008dc280 .concat [ 4 4 4 4], LS_0x6000008dc280_0_0, LS_0x6000008dc280_0_4, LS_0x6000008dc280_0_8, LS_0x6000008dc280_0_12;
L_0x6000008dc320 .concat [ 16 16 0 0], L_0x6000008dc140, L_0x6000008dc280;
S_0x1427864e0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14278d660;
 .timescale 0 0;
P_0x600002c8b980 .param/l "col" 1 7 214, +C4<011>;
L_0x6000012c3720 .functor AND 1, v0x600000b92be0_0, L_0x6000008dc460, C4<1>, C4<1>;
L_0x6000012c3790 .functor AND 1, L_0x6000008dc640, v0x600000b91680_0, C4<1>, C4<1>;
L_0x6000012c3800 .functor OR 1, L_0x6000008dc5a0, L_0x6000012c3790, C4<0>, C4<0>;
L_0x6000012c3870 .functor AND 1, L_0x14809a4a0, L_0x6000012c3800, C4<1>, C4<1>;
L_0x6000012c38e0 .functor AND 1, L_0x6000012c3870, L_0x6000008dc780, C4<1>, C4<1>;
v0x600000be0ab0_0 .net *"_ivl_0", 3 0, L_0x6000008dc3c0;  1 drivers
L_0x1480999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000be0b40_0 .net/2u *"_ivl_11", 2 0, L_0x1480999a8;  1 drivers
v0x600000be0bd0_0 .net *"_ivl_13", 0 0, L_0x6000008dc5a0;  1 drivers
L_0x1480999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000be0c60_0 .net/2u *"_ivl_15", 2 0, L_0x1480999f0;  1 drivers
v0x600000be0cf0_0 .net *"_ivl_17", 0 0, L_0x6000008dc640;  1 drivers
v0x600000be0d80_0 .net *"_ivl_20", 0 0, L_0x6000012c3790;  1 drivers
v0x600000be0e10_0 .net *"_ivl_22", 0 0, L_0x6000012c3800;  1 drivers
v0x600000be0ea0_0 .net *"_ivl_24", 0 0, L_0x6000012c3870;  1 drivers
v0x600000be0f30_0 .net *"_ivl_25", 31 0, L_0x6000008dc6e0;  1 drivers
L_0x148099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000be0fc0_0 .net *"_ivl_28", 15 0, L_0x148099a38;  1 drivers
L_0x148099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000be1050_0 .net/2u *"_ivl_29", 31 0, L_0x148099a80;  1 drivers
L_0x148099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000be10e0_0 .net *"_ivl_3", 1 0, L_0x148099918;  1 drivers
v0x600000be1170_0 .net *"_ivl_31", 0 0, L_0x6000008dc780;  1 drivers
L_0x148099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600000be1200_0 .net/2u *"_ivl_4", 3 0, L_0x148099960;  1 drivers
v0x600000be1290_0 .net *"_ivl_6", 0 0, L_0x6000008dc460;  1 drivers
v0x600000be1320_0 .net "do_clear", 0 0, L_0x6000012c38e0;  1 drivers
v0x600000be13b0_0 .net "load_weight", 0 0, L_0x6000012c3720;  1 drivers
v0x600000be1440_0 .net "weight_in", 7 0, L_0x6000008dc500;  1 drivers
L_0x6000008dc3c0 .concat [ 2 2 0 0], v0x600000b92b50_0, L_0x148099918;
L_0x6000008dc460 .cmp/eq 4, L_0x6000008dc3c0, L_0x148099960;
L_0x6000008dc5a0 .cmp/eq 3, v0x600000be8990_0, L_0x1480999a8;
L_0x6000008dc640 .cmp/eq 3, v0x600000be8990_0, L_0x1480999f0;
L_0x6000008dc6e0 .concat [ 16 16 0 0], v0x600000be8090_0, L_0x148099a38;
L_0x6000008dc780 .cmp/eq 32, L_0x6000008dc6e0, L_0x148099a80;
S_0x142783d20 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1427864e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017cad00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017cad40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000be7f00_0 .net *"_ivl_11", 0 0, L_0x6000008dca00;  1 drivers
v0x600000be0000_0 .net *"_ivl_12", 15 0, L_0x6000008dcaa0;  1 drivers
v0x600000be0090_0 .net/s *"_ivl_4", 15 0, L_0x6000008dc820;  1 drivers
v0x600000be0120_0 .net/s *"_ivl_6", 15 0, L_0x6000008dc8c0;  1 drivers
v0x600000be01b0_0 .net/s "a_signed", 7 0, v0x600000be0360_0;  1 drivers
v0x600000be0240_0 .net "act_in", 7 0, v0x600000be6d00_0;  alias, 1 drivers
v0x600000be02d0_0 .var "act_out", 7 0;
v0x600000be0360_0 .var "act_reg", 7 0;
v0x600000be03f0_0 .net "clear_acc", 0 0, L_0x6000012c38e0;  alias, 1 drivers
v0x600000be0480_0 .net "clk", 0 0, v0x600000b938d0_0;  alias, 1 drivers
v0x600000be0510_0 .net "enable", 0 0, L_0x6000012db100;  alias, 1 drivers
v0x600000be05a0_0 .net "load_weight", 0 0, L_0x6000012c3720;  alias, 1 drivers
v0x600000be0630_0 .net/s "product", 15 0, L_0x6000008dc960;  1 drivers
v0x600000be06c0_0 .net/s "product_ext", 31 0, L_0x6000008dcb40;  1 drivers
v0x600000be0750_0 .net "psum_in", 31 0, v0x600000bfb180_0;  alias, 1 drivers
v0x600000be07e0_0 .var "psum_out", 31 0;
v0x600000be0870_0 .net "rst_n", 0 0, v0x600000b9c000_0;  alias, 1 drivers
v0x600000be0900_0 .net/s "w_signed", 7 0, v0x600000be0a20_0;  1 drivers
v0x600000be0990_0 .net "weight_in", 7 0, L_0x6000008dc500;  alias, 1 drivers
v0x600000be0a20_0 .var "weight_reg", 7 0;
L_0x6000008dc820 .extend/s 16, v0x600000be0360_0;
L_0x6000008dc8c0 .extend/s 16, v0x600000be0a20_0;
L_0x6000008dc960 .arith/mult 16, L_0x6000008dc820, L_0x6000008dc8c0;
L_0x6000008dca00 .part L_0x6000008dc960, 15, 1;
LS_0x6000008dcaa0_0_0 .concat [ 1 1 1 1], L_0x6000008dca00, L_0x6000008dca00, L_0x6000008dca00, L_0x6000008dca00;
LS_0x6000008dcaa0_0_4 .concat [ 1 1 1 1], L_0x6000008dca00, L_0x6000008dca00, L_0x6000008dca00, L_0x6000008dca00;
LS_0x6000008dcaa0_0_8 .concat [ 1 1 1 1], L_0x6000008dca00, L_0x6000008dca00, L_0x6000008dca00, L_0x6000008dca00;
LS_0x6000008dcaa0_0_12 .concat [ 1 1 1 1], L_0x6000008dca00, L_0x6000008dca00, L_0x6000008dca00, L_0x6000008dca00;
L_0x6000008dcaa0 .concat [ 4 4 4 4], LS_0x6000008dcaa0_0_0, LS_0x6000008dcaa0_0_4, LS_0x6000008dcaa0_0_8, LS_0x6000008dcaa0_0_12;
L_0x6000008dcb40 .concat [ 16 16 0 0], L_0x6000008dc960, L_0x6000008dcaa0;
S_0x142783e90 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x142795a50;
 .timescale 0 0;
P_0x600002c8ba80 .param/l "row" 1 7 213, +C4<011>;
S_0x1427816d0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x142783e90;
 .timescale 0 0;
P_0x600002c8bb00 .param/l "col" 1 7 214, +C4<00>;
L_0x6000012c3a30 .functor AND 1, v0x600000b92be0_0, L_0x6000008dcc80, C4<1>, C4<1>;
L_0x6000012c3aa0 .functor AND 1, L_0x6000008dce60, v0x600000b91680_0, C4<1>, C4<1>;
L_0x6000012c3b10 .functor OR 1, L_0x6000008dcdc0, L_0x6000012c3aa0, C4<0>, C4<0>;
L_0x6000012c3b80 .functor AND 1, L_0x14809a4a0, L_0x6000012c3b10, C4<1>, C4<1>;
L_0x6000012c3bf0 .functor AND 1, L_0x6000012c3b80, L_0x6000008dcfa0, C4<1>, C4<1>;
v0x600000be2010_0 .net *"_ivl_0", 2 0, L_0x6000008dcbe0;  1 drivers
L_0x148099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000be20a0_0 .net/2u *"_ivl_11", 2 0, L_0x148099b58;  1 drivers
v0x600000be2130_0 .net *"_ivl_13", 0 0, L_0x6000008dcdc0;  1 drivers
L_0x148099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000be21c0_0 .net/2u *"_ivl_15", 2 0, L_0x148099ba0;  1 drivers
v0x600000be2250_0 .net *"_ivl_17", 0 0, L_0x6000008dce60;  1 drivers
v0x600000be22e0_0 .net *"_ivl_20", 0 0, L_0x6000012c3aa0;  1 drivers
v0x600000be2370_0 .net *"_ivl_22", 0 0, L_0x6000012c3b10;  1 drivers
v0x600000be2400_0 .net *"_ivl_24", 0 0, L_0x6000012c3b80;  1 drivers
v0x600000be2490_0 .net *"_ivl_25", 31 0, L_0x6000008dcf00;  1 drivers
L_0x148099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000be2520_0 .net *"_ivl_28", 15 0, L_0x148099be8;  1 drivers
L_0x148099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000be25b0_0 .net/2u *"_ivl_29", 31 0, L_0x148099c30;  1 drivers
L_0x148099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000be2640_0 .net *"_ivl_3", 0 0, L_0x148099ac8;  1 drivers
v0x600000be26d0_0 .net *"_ivl_31", 0 0, L_0x6000008dcfa0;  1 drivers
L_0x148099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000be2760_0 .net/2u *"_ivl_4", 2 0, L_0x148099b10;  1 drivers
v0x600000be27f0_0 .net *"_ivl_6", 0 0, L_0x6000008dcc80;  1 drivers
v0x600000be2880_0 .net "do_clear", 0 0, L_0x6000012c3bf0;  1 drivers
v0x600000be2910_0 .net "load_weight", 0 0, L_0x6000012c3a30;  1 drivers
v0x600000be29a0_0 .net "weight_in", 7 0, L_0x6000008dcd20;  1 drivers
L_0x6000008dcbe0 .concat [ 2 1 0 0], v0x600000b92b50_0, L_0x148099ac8;
L_0x6000008dcc80 .cmp/eq 3, L_0x6000008dcbe0, L_0x148099b10;
L_0x6000008dcdc0 .cmp/eq 3, v0x600000be8990_0, L_0x148099b58;
L_0x6000008dce60 .cmp/eq 3, v0x600000be8990_0, L_0x148099ba0;
L_0x6000008dcf00 .concat [ 16 16 0 0], v0x600000be8090_0, L_0x148099be8;
L_0x6000008dcfa0 .cmp/eq 32, L_0x6000008dcf00, L_0x148099c30;
S_0x142781840 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1427816d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017cad80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017cadc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000be14d0_0 .net *"_ivl_11", 0 0, L_0x6000008dd220;  1 drivers
v0x600000be1560_0 .net *"_ivl_12", 15 0, L_0x6000008dd2c0;  1 drivers
v0x600000be15f0_0 .net/s *"_ivl_4", 15 0, L_0x6000008dd040;  1 drivers
v0x600000be1680_0 .net/s *"_ivl_6", 15 0, L_0x6000008dd0e0;  1 drivers
v0x600000be1710_0 .net/s "a_signed", 7 0, v0x600000be18c0_0;  1 drivers
v0x600000be17a0_0 .net "act_in", 7 0, L_0x6000012c08c0;  alias, 1 drivers
v0x600000be1830_0 .var "act_out", 7 0;
v0x600000be18c0_0 .var "act_reg", 7 0;
v0x600000be1950_0 .net "clear_acc", 0 0, L_0x6000012c3bf0;  alias, 1 drivers
v0x600000be19e0_0 .net "clk", 0 0, v0x600000b938d0_0;  alias, 1 drivers
v0x600000be1a70_0 .net "enable", 0 0, L_0x6000012db100;  alias, 1 drivers
v0x600000be1b00_0 .net "load_weight", 0 0, L_0x6000012c3a30;  alias, 1 drivers
v0x600000be1b90_0 .net/s "product", 15 0, L_0x6000008dd180;  1 drivers
v0x600000be1c20_0 .net/s "product_ext", 31 0, L_0x6000008dd360;  1 drivers
v0x600000be1cb0_0 .net "psum_in", 31 0, v0x600000be4750_0;  alias, 1 drivers
v0x600000be1d40_0 .var "psum_out", 31 0;
v0x600000be1dd0_0 .net "rst_n", 0 0, v0x600000b9c000_0;  alias, 1 drivers
v0x600000be1e60_0 .net/s "w_signed", 7 0, v0x600000be1f80_0;  1 drivers
v0x600000be1ef0_0 .net "weight_in", 7 0, L_0x6000008dcd20;  alias, 1 drivers
v0x600000be1f80_0 .var "weight_reg", 7 0;
L_0x6000008dd040 .extend/s 16, v0x600000be18c0_0;
L_0x6000008dd0e0 .extend/s 16, v0x600000be1f80_0;
L_0x6000008dd180 .arith/mult 16, L_0x6000008dd040, L_0x6000008dd0e0;
L_0x6000008dd220 .part L_0x6000008dd180, 15, 1;
LS_0x6000008dd2c0_0_0 .concat [ 1 1 1 1], L_0x6000008dd220, L_0x6000008dd220, L_0x6000008dd220, L_0x6000008dd220;
LS_0x6000008dd2c0_0_4 .concat [ 1 1 1 1], L_0x6000008dd220, L_0x6000008dd220, L_0x6000008dd220, L_0x6000008dd220;
LS_0x6000008dd2c0_0_8 .concat [ 1 1 1 1], L_0x6000008dd220, L_0x6000008dd220, L_0x6000008dd220, L_0x6000008dd220;
LS_0x6000008dd2c0_0_12 .concat [ 1 1 1 1], L_0x6000008dd220, L_0x6000008dd220, L_0x6000008dd220, L_0x6000008dd220;
L_0x6000008dd2c0 .concat [ 4 4 4 4], LS_0x6000008dd2c0_0_0, LS_0x6000008dd2c0_0_4, LS_0x6000008dd2c0_0_8, LS_0x6000008dd2c0_0_12;
L_0x6000008dd360 .concat [ 16 16 0 0], L_0x6000008dd180, L_0x6000008dd2c0;
S_0x14277f080 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x142783e90;
 .timescale 0 0;
P_0x600002c8bc00 .param/l "col" 1 7 214, +C4<01>;
L_0x6000012c3d40 .functor AND 1, v0x600000b92be0_0, L_0x6000008dd4a0, C4<1>, C4<1>;
L_0x6000012c3db0 .functor AND 1, L_0x6000008dd680, v0x600000b91680_0, C4<1>, C4<1>;
L_0x6000012c3e20 .functor OR 1, L_0x6000008dd5e0, L_0x6000012c3db0, C4<0>, C4<0>;
L_0x6000012c3e90 .functor AND 1, L_0x14809a4a0, L_0x6000012c3e20, C4<1>, C4<1>;
L_0x6000012c3f00 .functor AND 1, L_0x6000012c3e90, L_0x6000008dd7c0, C4<1>, C4<1>;
v0x600000be3570_0 .net *"_ivl_0", 2 0, L_0x6000008dd400;  1 drivers
L_0x148099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000be3600_0 .net/2u *"_ivl_11", 2 0, L_0x148099d08;  1 drivers
v0x600000be3690_0 .net *"_ivl_13", 0 0, L_0x6000008dd5e0;  1 drivers
L_0x148099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000be3720_0 .net/2u *"_ivl_15", 2 0, L_0x148099d50;  1 drivers
v0x600000be37b0_0 .net *"_ivl_17", 0 0, L_0x6000008dd680;  1 drivers
v0x600000be3840_0 .net *"_ivl_20", 0 0, L_0x6000012c3db0;  1 drivers
v0x600000be38d0_0 .net *"_ivl_22", 0 0, L_0x6000012c3e20;  1 drivers
v0x600000be3960_0 .net *"_ivl_24", 0 0, L_0x6000012c3e90;  1 drivers
v0x600000be39f0_0 .net *"_ivl_25", 31 0, L_0x6000008dd720;  1 drivers
L_0x148099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000be3a80_0 .net *"_ivl_28", 15 0, L_0x148099d98;  1 drivers
L_0x148099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000be3b10_0 .net/2u *"_ivl_29", 31 0, L_0x148099de0;  1 drivers
L_0x148099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000be3ba0_0 .net *"_ivl_3", 0 0, L_0x148099c78;  1 drivers
v0x600000be3c30_0 .net *"_ivl_31", 0 0, L_0x6000008dd7c0;  1 drivers
L_0x148099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000be3cc0_0 .net/2u *"_ivl_4", 2 0, L_0x148099cc0;  1 drivers
v0x600000be3d50_0 .net *"_ivl_6", 0 0, L_0x6000008dd4a0;  1 drivers
v0x600000be3de0_0 .net "do_clear", 0 0, L_0x6000012c3f00;  1 drivers
v0x600000be3e70_0 .net "load_weight", 0 0, L_0x6000012c3d40;  1 drivers
v0x600000be3f00_0 .net "weight_in", 7 0, L_0x6000008dd540;  1 drivers
L_0x6000008dd400 .concat [ 2 1 0 0], v0x600000b92b50_0, L_0x148099c78;
L_0x6000008dd4a0 .cmp/eq 3, L_0x6000008dd400, L_0x148099cc0;
L_0x6000008dd5e0 .cmp/eq 3, v0x600000be8990_0, L_0x148099d08;
L_0x6000008dd680 .cmp/eq 3, v0x600000be8990_0, L_0x148099d50;
L_0x6000008dd720 .concat [ 16 16 0 0], v0x600000be8090_0, L_0x148099d98;
L_0x6000008dd7c0 .cmp/eq 32, L_0x6000008dd720, L_0x148099de0;
S_0x14277f1f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14277f080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017cae00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017cae40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000be2a30_0 .net *"_ivl_11", 0 0, L_0x6000008dda40;  1 drivers
v0x600000be2ac0_0 .net *"_ivl_12", 15 0, L_0x6000008ddae0;  1 drivers
v0x600000be2b50_0 .net/s *"_ivl_4", 15 0, L_0x6000008dd860;  1 drivers
v0x600000be2be0_0 .net/s *"_ivl_6", 15 0, L_0x6000008dd900;  1 drivers
v0x600000be2c70_0 .net/s "a_signed", 7 0, v0x600000be2e20_0;  1 drivers
v0x600000be2d00_0 .net "act_in", 7 0, v0x600000be1830_0;  alias, 1 drivers
v0x600000be2d90_0 .var "act_out", 7 0;
v0x600000be2e20_0 .var "act_reg", 7 0;
v0x600000be2eb0_0 .net "clear_acc", 0 0, L_0x6000012c3f00;  alias, 1 drivers
v0x600000be2f40_0 .net "clk", 0 0, v0x600000b938d0_0;  alias, 1 drivers
v0x600000be2fd0_0 .net "enable", 0 0, L_0x6000012db100;  alias, 1 drivers
v0x600000be3060_0 .net "load_weight", 0 0, L_0x6000012c3d40;  alias, 1 drivers
v0x600000be30f0_0 .net/s "product", 15 0, L_0x6000008dd9a0;  1 drivers
v0x600000be3180_0 .net/s "product_ext", 31 0, L_0x6000008ddb80;  1 drivers
v0x600000be3210_0 .net "psum_in", 31 0, v0x600000be5cb0_0;  alias, 1 drivers
v0x600000be32a0_0 .var "psum_out", 31 0;
v0x600000be3330_0 .net "rst_n", 0 0, v0x600000b9c000_0;  alias, 1 drivers
v0x600000be33c0_0 .net/s "w_signed", 7 0, v0x600000be34e0_0;  1 drivers
v0x600000be3450_0 .net "weight_in", 7 0, L_0x6000008dd540;  alias, 1 drivers
v0x600000be34e0_0 .var "weight_reg", 7 0;
L_0x6000008dd860 .extend/s 16, v0x600000be2e20_0;
L_0x6000008dd900 .extend/s 16, v0x600000be34e0_0;
L_0x6000008dd9a0 .arith/mult 16, L_0x6000008dd860, L_0x6000008dd900;
L_0x6000008dda40 .part L_0x6000008dd9a0, 15, 1;
LS_0x6000008ddae0_0_0 .concat [ 1 1 1 1], L_0x6000008dda40, L_0x6000008dda40, L_0x6000008dda40, L_0x6000008dda40;
LS_0x6000008ddae0_0_4 .concat [ 1 1 1 1], L_0x6000008dda40, L_0x6000008dda40, L_0x6000008dda40, L_0x6000008dda40;
LS_0x6000008ddae0_0_8 .concat [ 1 1 1 1], L_0x6000008dda40, L_0x6000008dda40, L_0x6000008dda40, L_0x6000008dda40;
LS_0x6000008ddae0_0_12 .concat [ 1 1 1 1], L_0x6000008dda40, L_0x6000008dda40, L_0x6000008dda40, L_0x6000008dda40;
L_0x6000008ddae0 .concat [ 4 4 4 4], LS_0x6000008ddae0_0_0, LS_0x6000008ddae0_0_4, LS_0x6000008ddae0_0_8, LS_0x6000008ddae0_0_12;
L_0x6000008ddb80 .concat [ 16 16 0 0], L_0x6000008dd9a0, L_0x6000008ddae0;
S_0x14277ca30 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x142783e90;
 .timescale 0 0;
P_0x600002c8bd00 .param/l "col" 1 7 214, +C4<010>;
L_0x6000012c7800 .functor AND 1, v0x600000b92be0_0, L_0x6000008ddcc0, C4<1>, C4<1>;
L_0x6000012c73a0 .functor AND 1, L_0x6000008ddea0, v0x600000b91680_0, C4<1>, C4<1>;
L_0x6000012c6f40 .functor OR 1, L_0x6000008dde00, L_0x6000012c73a0, C4<0>, C4<0>;
L_0x6000012c6ae0 .functor AND 1, L_0x14809a4a0, L_0x6000012c6f40, C4<1>, C4<1>;
L_0x6000012c6680 .functor AND 1, L_0x6000012c6ae0, L_0x6000008ddfe0, C4<1>, C4<1>;
v0x600000becb40_0 .net *"_ivl_0", 3 0, L_0x6000008ddc20;  1 drivers
L_0x148099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000becbd0_0 .net/2u *"_ivl_11", 2 0, L_0x148099eb8;  1 drivers
v0x600000becc60_0 .net *"_ivl_13", 0 0, L_0x6000008dde00;  1 drivers
L_0x148099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000beccf0_0 .net/2u *"_ivl_15", 2 0, L_0x148099f00;  1 drivers
v0x600000becd80_0 .net *"_ivl_17", 0 0, L_0x6000008ddea0;  1 drivers
v0x600000bece10_0 .net *"_ivl_20", 0 0, L_0x6000012c73a0;  1 drivers
v0x600000becea0_0 .net *"_ivl_22", 0 0, L_0x6000012c6f40;  1 drivers
v0x600000becf30_0 .net *"_ivl_24", 0 0, L_0x6000012c6ae0;  1 drivers
v0x600000becfc0_0 .net *"_ivl_25", 31 0, L_0x6000008ddf40;  1 drivers
L_0x148099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bed050_0 .net *"_ivl_28", 15 0, L_0x148099f48;  1 drivers
L_0x148099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bed0e0_0 .net/2u *"_ivl_29", 31 0, L_0x148099f90;  1 drivers
L_0x148099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000bed170_0 .net *"_ivl_3", 1 0, L_0x148099e28;  1 drivers
v0x600000bed200_0 .net *"_ivl_31", 0 0, L_0x6000008ddfe0;  1 drivers
L_0x148099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600000bed290_0 .net/2u *"_ivl_4", 3 0, L_0x148099e70;  1 drivers
v0x600000bed320_0 .net *"_ivl_6", 0 0, L_0x6000008ddcc0;  1 drivers
v0x600000bed3b0_0 .net "do_clear", 0 0, L_0x6000012c6680;  1 drivers
v0x600000bed440_0 .net "load_weight", 0 0, L_0x6000012c7800;  1 drivers
v0x600000bed4d0_0 .net "weight_in", 7 0, L_0x6000008ddd60;  1 drivers
L_0x6000008ddc20 .concat [ 2 2 0 0], v0x600000b92b50_0, L_0x148099e28;
L_0x6000008ddcc0 .cmp/eq 4, L_0x6000008ddc20, L_0x148099e70;
L_0x6000008dde00 .cmp/eq 3, v0x600000be8990_0, L_0x148099eb8;
L_0x6000008ddea0 .cmp/eq 3, v0x600000be8990_0, L_0x148099f00;
L_0x6000008ddf40 .concat [ 16 16 0 0], v0x600000be8090_0, L_0x148099f48;
L_0x6000008ddfe0 .cmp/eq 32, L_0x6000008ddf40, L_0x148099f90;
S_0x14277cba0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14277ca30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017cae80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017caec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000bec000_0 .net *"_ivl_11", 0 0, L_0x6000008de260;  1 drivers
v0x600000bec090_0 .net *"_ivl_12", 15 0, L_0x6000008de300;  1 drivers
v0x600000bec120_0 .net/s *"_ivl_4", 15 0, L_0x6000008de080;  1 drivers
v0x600000bec1b0_0 .net/s *"_ivl_6", 15 0, L_0x6000008de120;  1 drivers
v0x600000bec240_0 .net/s "a_signed", 7 0, v0x600000bec3f0_0;  1 drivers
v0x600000bec2d0_0 .net "act_in", 7 0, v0x600000be2d90_0;  alias, 1 drivers
v0x600000bec360_0 .var "act_out", 7 0;
v0x600000bec3f0_0 .var "act_reg", 7 0;
v0x600000bec480_0 .net "clear_acc", 0 0, L_0x6000012c6680;  alias, 1 drivers
v0x600000bec510_0 .net "clk", 0 0, v0x600000b938d0_0;  alias, 1 drivers
v0x600000bec5a0_0 .net "enable", 0 0, L_0x6000012db100;  alias, 1 drivers
v0x600000bec630_0 .net "load_weight", 0 0, L_0x6000012c7800;  alias, 1 drivers
v0x600000bec6c0_0 .net/s "product", 15 0, L_0x6000008de1c0;  1 drivers
v0x600000bec750_0 .net/s "product_ext", 31 0, L_0x6000008de3a0;  1 drivers
v0x600000bec7e0_0 .net "psum_in", 31 0, v0x600000be7210_0;  alias, 1 drivers
v0x600000bec870_0 .var "psum_out", 31 0;
v0x600000bec900_0 .net "rst_n", 0 0, v0x600000b9c000_0;  alias, 1 drivers
v0x600000bec990_0 .net/s "w_signed", 7 0, v0x600000becab0_0;  1 drivers
v0x600000beca20_0 .net "weight_in", 7 0, L_0x6000008ddd60;  alias, 1 drivers
v0x600000becab0_0 .var "weight_reg", 7 0;
L_0x6000008de080 .extend/s 16, v0x600000bec3f0_0;
L_0x6000008de120 .extend/s 16, v0x600000becab0_0;
L_0x6000008de1c0 .arith/mult 16, L_0x6000008de080, L_0x6000008de120;
L_0x6000008de260 .part L_0x6000008de1c0, 15, 1;
LS_0x6000008de300_0_0 .concat [ 1 1 1 1], L_0x6000008de260, L_0x6000008de260, L_0x6000008de260, L_0x6000008de260;
LS_0x6000008de300_0_4 .concat [ 1 1 1 1], L_0x6000008de260, L_0x6000008de260, L_0x6000008de260, L_0x6000008de260;
LS_0x6000008de300_0_8 .concat [ 1 1 1 1], L_0x6000008de260, L_0x6000008de260, L_0x6000008de260, L_0x6000008de260;
LS_0x6000008de300_0_12 .concat [ 1 1 1 1], L_0x6000008de260, L_0x6000008de260, L_0x6000008de260, L_0x6000008de260;
L_0x6000008de300 .concat [ 4 4 4 4], LS_0x6000008de300_0_0, LS_0x6000008de300_0_4, LS_0x6000008de300_0_8, LS_0x6000008de300_0_12;
L_0x6000008de3a0 .concat [ 16 16 0 0], L_0x6000008de1c0, L_0x6000008de300;
S_0x142775740 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x142783e90;
 .timescale 0 0;
P_0x600002c8be00 .param/l "col" 1 7 214, +C4<011>;
L_0x6000012c5960 .functor AND 1, v0x600000b92be0_0, L_0x6000008de4e0, C4<1>, C4<1>;
L_0x6000012c5500 .functor AND 1, L_0x6000008de6c0, v0x600000b91680_0, C4<1>, C4<1>;
L_0x6000012c50a0 .functor OR 1, L_0x6000008de620, L_0x6000012c5500, C4<0>, C4<0>;
L_0x6000012c4c40 .functor AND 1, L_0x14809a4a0, L_0x6000012c50a0, C4<1>, C4<1>;
L_0x6000012c47e0 .functor AND 1, L_0x6000012c4c40, L_0x6000008de800, C4<1>, C4<1>;
v0x600000bee0a0_0 .net *"_ivl_0", 3 0, L_0x6000008de440;  1 drivers
L_0x14809a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000bee130_0 .net/2u *"_ivl_11", 2 0, L_0x14809a068;  1 drivers
v0x600000bee1c0_0 .net *"_ivl_13", 0 0, L_0x6000008de620;  1 drivers
L_0x14809a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000bee250_0 .net/2u *"_ivl_15", 2 0, L_0x14809a0b0;  1 drivers
v0x600000bee2e0_0 .net *"_ivl_17", 0 0, L_0x6000008de6c0;  1 drivers
v0x600000bee370_0 .net *"_ivl_20", 0 0, L_0x6000012c5500;  1 drivers
v0x600000bee400_0 .net *"_ivl_22", 0 0, L_0x6000012c50a0;  1 drivers
v0x600000bee490_0 .net *"_ivl_24", 0 0, L_0x6000012c4c40;  1 drivers
v0x600000bee520_0 .net *"_ivl_25", 31 0, L_0x6000008de760;  1 drivers
L_0x14809a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bee5b0_0 .net *"_ivl_28", 15 0, L_0x14809a0f8;  1 drivers
L_0x14809a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bee640_0 .net/2u *"_ivl_29", 31 0, L_0x14809a140;  1 drivers
L_0x148099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000bee6d0_0 .net *"_ivl_3", 1 0, L_0x148099fd8;  1 drivers
v0x600000bee760_0 .net *"_ivl_31", 0 0, L_0x6000008de800;  1 drivers
L_0x14809a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600000bee7f0_0 .net/2u *"_ivl_4", 3 0, L_0x14809a020;  1 drivers
v0x600000bee880_0 .net *"_ivl_6", 0 0, L_0x6000008de4e0;  1 drivers
v0x600000bee910_0 .net "do_clear", 0 0, L_0x6000012c47e0;  1 drivers
v0x600000bee9a0_0 .net "load_weight", 0 0, L_0x6000012c5960;  1 drivers
v0x600000beea30_0 .net "weight_in", 7 0, L_0x6000008de580;  1 drivers
L_0x6000008de440 .concat [ 2 2 0 0], v0x600000b92b50_0, L_0x148099fd8;
L_0x6000008de4e0 .cmp/eq 4, L_0x6000008de440, L_0x14809a020;
L_0x6000008de620 .cmp/eq 3, v0x600000be8990_0, L_0x14809a068;
L_0x6000008de6c0 .cmp/eq 3, v0x600000be8990_0, L_0x14809a0b0;
L_0x6000008de760 .concat [ 16 16 0 0], v0x600000be8090_0, L_0x14809a0f8;
L_0x6000008de800 .cmp/eq 32, L_0x6000008de760, L_0x14809a140;
S_0x1427758b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x142775740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017caf00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017caf40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000bed560_0 .net *"_ivl_11", 0 0, L_0x6000008dea80;  1 drivers
v0x600000bed5f0_0 .net *"_ivl_12", 15 0, L_0x6000008deb20;  1 drivers
v0x600000bed680_0 .net/s *"_ivl_4", 15 0, L_0x6000008de8a0;  1 drivers
v0x600000bed710_0 .net/s *"_ivl_6", 15 0, L_0x6000008de940;  1 drivers
v0x600000bed7a0_0 .net/s "a_signed", 7 0, v0x600000bed950_0;  1 drivers
v0x600000bed830_0 .net "act_in", 7 0, v0x600000bec360_0;  alias, 1 drivers
v0x600000bed8c0_0 .var "act_out", 7 0;
v0x600000bed950_0 .var "act_reg", 7 0;
v0x600000bed9e0_0 .net "clear_acc", 0 0, L_0x6000012c47e0;  alias, 1 drivers
v0x600000beda70_0 .net "clk", 0 0, v0x600000b938d0_0;  alias, 1 drivers
v0x600000bedb00_0 .net "enable", 0 0, L_0x6000012db100;  alias, 1 drivers
v0x600000bedb90_0 .net "load_weight", 0 0, L_0x6000012c5960;  alias, 1 drivers
v0x600000bedc20_0 .net/s "product", 15 0, L_0x6000008de9e0;  1 drivers
v0x600000bedcb0_0 .net/s "product_ext", 31 0, L_0x6000008debc0;  1 drivers
v0x600000bedd40_0 .net "psum_in", 31 0, v0x600000be07e0_0;  alias, 1 drivers
v0x600000beddd0_0 .var "psum_out", 31 0;
v0x600000bede60_0 .net "rst_n", 0 0, v0x600000b9c000_0;  alias, 1 drivers
v0x600000bedef0_0 .net/s "w_signed", 7 0, v0x600000bee010_0;  1 drivers
v0x600000bedf80_0 .net "weight_in", 7 0, L_0x6000008de580;  alias, 1 drivers
v0x600000bee010_0 .var "weight_reg", 7 0;
L_0x6000008de8a0 .extend/s 16, v0x600000bed950_0;
L_0x6000008de940 .extend/s 16, v0x600000bee010_0;
L_0x6000008de9e0 .arith/mult 16, L_0x6000008de8a0, L_0x6000008de940;
L_0x6000008dea80 .part L_0x6000008de9e0, 15, 1;
LS_0x6000008deb20_0_0 .concat [ 1 1 1 1], L_0x6000008dea80, L_0x6000008dea80, L_0x6000008dea80, L_0x6000008dea80;
LS_0x6000008deb20_0_4 .concat [ 1 1 1 1], L_0x6000008dea80, L_0x6000008dea80, L_0x6000008dea80, L_0x6000008dea80;
LS_0x6000008deb20_0_8 .concat [ 1 1 1 1], L_0x6000008dea80, L_0x6000008dea80, L_0x6000008dea80, L_0x6000008dea80;
LS_0x6000008deb20_0_12 .concat [ 1 1 1 1], L_0x6000008dea80, L_0x6000008dea80, L_0x6000008dea80, L_0x6000008dea80;
L_0x6000008deb20 .concat [ 4 4 4 4], LS_0x6000008deb20_0_0, LS_0x6000008deb20_0_4, LS_0x6000008deb20_0_8, LS_0x6000008deb20_0_12;
L_0x6000008debc0 .concat [ 16 16 0 0], L_0x6000008de9e0, L_0x6000008deb20;
S_0x1427730f0 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x142795a50;
 .timescale 0 0;
P_0x600002c8bf00 .param/l "row" 1 7 198, +C4<00>;
L_0x6000012c0af0 .functor BUFZ 8, v0x600000bf0870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x142773260 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x142795a50;
 .timescale 0 0;
P_0x600002c8bf80 .param/l "row" 1 7 198, +C4<01>;
L_0x6000012c09a0 .functor BUFZ 8, v0x600000bf0b40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x142770aa0 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x142795a50;
 .timescale 0 0;
P_0x600002c8ffc0 .param/l "row" 1 7 198, +C4<010>;
L_0x6000012c0a10 .functor BUFZ 8, v0x600000bf0e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x142770c10 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x142795a50;
 .timescale 0 0;
P_0x600002cb4000 .param/l "row" 1 7 198, +C4<011>;
L_0x6000012c08c0 .functor BUFZ 8, v0x600000bf10e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14276e450 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x142795a50;
 .timescale 0 0;
P_0x600002cb4080 .param/l "col" 1 7 279, +C4<00>;
L_0x6000012da840 .functor BUFZ 32, v0x600000bf0510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000beeac0_0 .net *"_ivl_2", 31 0, L_0x6000012da840;  1 drivers
S_0x14276e5c0 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x142795a50;
 .timescale 0 0;
P_0x600002cb4100 .param/l "col" 1 7 279, +C4<01>;
L_0x6000012da8b0 .functor BUFZ 32, v0x600000bf0630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000beeb50_0 .net *"_ivl_2", 31 0, L_0x6000012da8b0;  1 drivers
S_0x1427a9d00 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x142795a50;
 .timescale 0 0;
P_0x600002cb4180 .param/l "col" 1 7 279, +C4<010>;
L_0x6000012dbf00 .functor BUFZ 32, v0x600000bf0750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000beebe0_0 .net *"_ivl_2", 31 0, L_0x6000012dbf00;  1 drivers
S_0x1427a9e70 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x142795a50;
 .timescale 0 0;
P_0x600002cb4200 .param/l "col" 1 7 279, +C4<011>;
L_0x6000012dbaa0 .functor BUFZ 32, L_0x6000012da7d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000beec70_0 .net *"_ivl_2", 31 0, L_0x6000012dbaa0;  1 drivers
S_0x1427a6ef0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x142795a50;
 .timescale 0 0;
P_0x600002cb4280 .param/l "col" 1 7 206, +C4<00>;
S_0x1427a7060 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x142795a50;
 .timescale 0 0;
P_0x600002cb4300 .param/l "col" 1 7 206, +C4<01>;
S_0x14279a3d0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x142795a50;
 .timescale 0 0;
P_0x600002cb4380 .param/l "col" 1 7 206, +C4<010>;
S_0x14279a540 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x142795a50;
 .timescale 0 0;
P_0x600002cb4400 .param/l "col" 1 7 206, +C4<011>;
S_0x14279a8b0 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x1427aa380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x142769b30 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x142769b70 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x142769bb0 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x142769bf0 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x142769c30 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x142769c70 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x6000012ccc40 .functor BUFZ 256, v0x600000beb3c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000012cccb0 .functor BUFZ 256, v0x600000bebf00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000012ccd20 .functor BUFZ 256, v0x600000bead00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600000bea2e0_0 .var/i "b", 31 0;
v0x600000bea370 .array "bank_addr", 3 0, 7 0;
v0x600000bea400_0 .net "bank_dma", 1 0, L_0x6000008da760;  1 drivers
v0x600000bea490_0 .var "bank_dma_d", 1 0;
v0x600000bea520_0 .net "bank_mxu_a", 1 0, L_0x6000008da580;  1 drivers
v0x600000bea5b0_0 .var "bank_mxu_a_d", 1 0;
v0x600000bea640_0 .net "bank_mxu_o", 1 0, L_0x6000008da620;  1 drivers
v0x600000bea6d0_0 .net "bank_mxu_w", 1 0, L_0x6000008da4e0;  1 drivers
v0x600000bea760_0 .var "bank_mxu_w_d", 1 0;
v0x600000bea7f0 .array "bank_rdata", 3 0;
v0x600000bea7f0_0 .net v0x600000bea7f0 0, 255 0, v0x600000be8f30_0; 1 drivers
v0x600000bea7f0_1 .net v0x600000bea7f0 1, 255 0, v0x600000be9440_0; 1 drivers
v0x600000bea7f0_2 .net v0x600000bea7f0 2, 255 0, v0x600000be9950_0; 1 drivers
v0x600000bea7f0_3 .net v0x600000bea7f0 3, 255 0, v0x600000be9e60_0; 1 drivers
v0x600000bea880_0 .var "bank_re", 3 0;
v0x600000bea910_0 .net "bank_vpu", 1 0, L_0x6000008da6c0;  1 drivers
v0x600000bea9a0_0 .var "bank_vpu_d", 1 0;
v0x600000beaa30 .array "bank_wdata", 3 0, 255 0;
v0x600000beaac0_0 .var "bank_we", 3 0;
v0x600000beab50_0 .net "clk", 0 0, v0x600000b938d0_0;  alias, 1 drivers
v0x600000beabe0_0 .net "dma_addr", 19 0, v0x600000bf4e10_0;  alias, 1 drivers
v0x600000beac70_0 .net "dma_rdata", 255 0, L_0x6000012ccd20;  alias, 1 drivers
v0x600000bead00_0 .var "dma_rdata_reg", 255 0;
v0x600000bead90_0 .net "dma_re", 0 0, L_0x6000012cc700;  alias, 1 drivers
v0x600000beae20_0 .net "dma_ready", 0 0, L_0x6000008dada0;  alias, 1 drivers
v0x600000beaeb0_0 .net "dma_wdata", 255 0, L_0x6000012cc620;  alias, 1 drivers
v0x600000beaf40_0 .net "dma_we", 0 0, L_0x6000012cc690;  alias, 1 drivers
v0x600000beafd0_0 .var "grant_dma", 3 0;
v0x600000beb060_0 .var "grant_mxu_a", 3 0;
v0x600000beb0f0_0 .var "grant_mxu_o", 3 0;
v0x600000beb180_0 .var "grant_mxu_w", 3 0;
v0x600000beb210_0 .var "grant_vpu", 3 0;
v0x600000beb2a0_0 .net "mxu_a_addr", 19 0, L_0x6000008df980;  alias, 1 drivers
v0x600000beb330_0 .net "mxu_a_rdata", 255 0, L_0x6000012ccc40;  alias, 1 drivers
v0x600000beb3c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600000beb450_0 .net "mxu_a_re", 0 0, L_0x6000008dfa20;  alias, 1 drivers
v0x600000beb4e0_0 .net "mxu_a_ready", 0 0, L_0x6000008dac60;  alias, 1 drivers
v0x600000beb570_0 .net "mxu_o_addr", 19 0, L_0x6000008dfc00;  alias, 1 drivers
v0x600000beb600_0 .net "mxu_o_ready", 0 0, L_0x6000008dad00;  alias, 1 drivers
v0x600000beb690_0 .net "mxu_o_wdata", 255 0, L_0x6000008dfde0;  alias, 1 drivers
v0x600000beb720_0 .net "mxu_o_we", 0 0, L_0x6000012cc0e0;  alias, 1 drivers
v0x600000beb7b0_0 .net "mxu_w_addr", 19 0, L_0x6000008df700;  alias, 1 drivers
v0x600000beb840_0 .net "mxu_w_rdata", 255 0, v0x600000beb8d0_0;  alias, 1 drivers
v0x600000beb8d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600000beb960_0 .net "mxu_w_re", 0 0, L_0x6000008df7a0;  alias, 1 drivers
v0x600000beb9f0_0 .net "mxu_w_ready", 0 0, L_0x6000008dab20;  alias, 1 drivers
v0x600000beba80_0 .var "req_dma", 3 0;
v0x600000bebb10_0 .var "req_mxu_a", 3 0;
v0x600000bebba0_0 .var "req_mxu_o", 3 0;
v0x600000bebc30_0 .var "req_mxu_w", 3 0;
v0x600000bebcc0_0 .var "req_vpu", 3 0;
v0x600000bebd50_0 .net "rst_n", 0 0, v0x600000b9c000_0;  alias, 1 drivers
v0x600000bebde0_0 .net "vpu_addr", 19 0, v0x600000b95710_0;  alias, 1 drivers
v0x600000bebe70_0 .net "vpu_rdata", 255 0, L_0x6000012cccb0;  alias, 1 drivers
v0x600000bebf00_0 .var "vpu_rdata_reg", 255 0;
v0x600000b94000_0 .net "vpu_re", 0 0, L_0x6000012cc4d0;  alias, 1 drivers
v0x600000b94090_0 .net "vpu_ready", 0 0, L_0x6000008dabc0;  alias, 1 drivers
v0x600000b94120_0 .net "vpu_wdata", 255 0, L_0x6000012cc3f0;  alias, 1 drivers
v0x600000b941b0_0 .net "vpu_we", 0 0, L_0x6000012cc460;  alias, 1 drivers
v0x600000b94240_0 .net "word_dma", 7 0, L_0x6000008daa80;  1 drivers
v0x600000b942d0_0 .net "word_mxu_a", 7 0, L_0x6000008da8a0;  1 drivers
v0x600000b94360_0 .net "word_mxu_o", 7 0, L_0x6000008da940;  1 drivers
v0x600000b943f0_0 .net "word_mxu_w", 7 0, L_0x6000008da800;  1 drivers
v0x600000b94480_0 .net "word_vpu", 7 0, L_0x6000008da9e0;  1 drivers
E_0x600002cb4c00/0 .event anyedge, v0x600000bea760_0, v0x600000be8f30_0, v0x600000be9440_0, v0x600000be9950_0;
E_0x600002cb4c00/1 .event anyedge, v0x600000be9e60_0, v0x600000bea5b0_0, v0x600000bea9a0_0, v0x600000bea490_0;
E_0x600002cb4c00 .event/or E_0x600002cb4c00/0, E_0x600002cb4c00/1;
E_0x600002cb4c80/0 .event anyedge, v0x600000bebc30_0, v0x600000bebb10_0, v0x600000bebba0_0, v0x600000bebcc0_0;
E_0x600002cb4c80/1 .event anyedge, v0x600000beba80_0, v0x600000beb180_0, v0x600000b943f0_0, v0x600000beb060_0;
E_0x600002cb4c80/2 .event anyedge, v0x600000b942d0_0, v0x600000beb0f0_0, v0x600000b94360_0, v0x600000beb690_0;
E_0x600002cb4c80/3 .event anyedge, v0x600000beb210_0, v0x600000b94480_0, v0x600000b94120_0, v0x600000b941b0_0;
E_0x600002cb4c80/4 .event anyedge, v0x600000b94000_0, v0x600000beafd0_0, v0x600000b94240_0, v0x600000bf50e0_0;
E_0x600002cb4c80/5 .event anyedge, v0x600000bf5200_0, v0x600000bf4f30_0;
E_0x600002cb4c80 .event/or E_0x600002cb4c80/0, E_0x600002cb4c80/1, E_0x600002cb4c80/2, E_0x600002cb4c80/3, E_0x600002cb4c80/4, E_0x600002cb4c80/5;
E_0x600002cb4cc0/0 .event anyedge, v0x600000beb960_0, v0x600000bea6d0_0, v0x600000beb450_0, v0x600000bea520_0;
E_0x600002cb4cc0/1 .event anyedge, v0x600000beb720_0, v0x600000bea640_0, v0x600000b941b0_0, v0x600000b94000_0;
E_0x600002cb4cc0/2 .event anyedge, v0x600000bea910_0, v0x600000bf5200_0, v0x600000bf4f30_0, v0x600000bea400_0;
E_0x600002cb4cc0 .event/or E_0x600002cb4cc0/0, E_0x600002cb4cc0/1, E_0x600002cb4cc0/2;
L_0x6000008d9fe0 .part v0x600000beaac0_0, 0, 1;
L_0x6000008da080 .part v0x600000bea880_0, 0, 1;
L_0x6000008da120 .part v0x600000beaac0_0, 1, 1;
L_0x6000008da1c0 .part v0x600000bea880_0, 1, 1;
L_0x6000008da260 .part v0x600000beaac0_0, 2, 1;
L_0x6000008da300 .part v0x600000bea880_0, 2, 1;
L_0x6000008da3a0 .part v0x600000beaac0_0, 3, 1;
L_0x6000008da440 .part v0x600000bea880_0, 3, 1;
L_0x6000008da4e0 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_bank, 2, L_0x6000008df700 (v0x600000bea0a0_0) S_0x14279b1b0;
L_0x6000008da580 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_bank, 2, L_0x6000008df980 (v0x600000bea0a0_0) S_0x14279b1b0;
L_0x6000008da620 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_bank, 2, L_0x6000008dfc00 (v0x600000bea0a0_0) S_0x14279b1b0;
L_0x6000008da6c0 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_bank, 2, v0x600000b95710_0 (v0x600000bea0a0_0) S_0x14279b1b0;
L_0x6000008da760 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_bank, 2, v0x600000bf4e10_0 (v0x600000bea0a0_0) S_0x14279b1b0;
L_0x6000008da800 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_word, 8, L_0x6000008df700 (v0x600000bea1c0_0) S_0x14279b320;
L_0x6000008da8a0 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_word, 8, L_0x6000008df980 (v0x600000bea1c0_0) S_0x14279b320;
L_0x6000008da940 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_word, 8, L_0x6000008dfc00 (v0x600000bea1c0_0) S_0x14279b320;
L_0x6000008da9e0 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_word, 8, v0x600000b95710_0 (v0x600000bea1c0_0) S_0x14279b320;
L_0x6000008daa80 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_word, 8, v0x600000bf4e10_0 (v0x600000bea1c0_0) S_0x14279b320;
L_0x6000008dab20 .part/v v0x600000beb180_0, L_0x6000008da4e0, 1;
L_0x6000008dac60 .part/v v0x600000beb060_0, L_0x6000008da580, 1;
L_0x6000008dad00 .part/v v0x600000beb0f0_0, L_0x6000008da620, 1;
L_0x6000008dabc0 .part/v v0x600000beb210_0, L_0x6000008da6c0, 1;
L_0x6000008dada0 .part/v v0x600000beafd0_0, L_0x6000008da760, 1;
S_0x14276a9e0 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x14279a8b0;
 .timescale 0 0;
P_0x600002cb4d00 .param/l "i" 1 9 184, +C4<00>;
S_0x14276ab50 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14276a9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000017c9f80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000017c9fc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600000bea370_0 .array/port v0x600000bea370, 0;
v0x600000be8cf0_0 .net "addr", 7 0, v0x600000bea370_0;  1 drivers
v0x600000be8d80_0 .net "clk", 0 0, v0x600000b938d0_0;  alias, 1 drivers
v0x600000be8e10_0 .var/i "i", 31 0;
v0x600000be8ea0 .array "mem", 255 0, 255 0;
v0x600000be8f30_0 .var "rdata", 255 0;
v0x600000be8fc0_0 .net "re", 0 0, L_0x6000008da080;  1 drivers
v0x600000beaa30_0 .array/port v0x600000beaa30, 0;
v0x600000be9050_0 .net "wdata", 255 0, v0x600000beaa30_0;  1 drivers
v0x600000be90e0_0 .net "we", 0 0, L_0x6000008d9fe0;  1 drivers
E_0x600002cb4e00 .event posedge, v0x600000bf4090_0;
S_0x14276acc0 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x14279a8b0;
 .timescale 0 0;
P_0x600002cb4e80 .param/l "i" 1 9 184, +C4<01>;
S_0x14276ae30 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14276acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000017caf80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000017cafc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600000bea370_1 .array/port v0x600000bea370, 1;
v0x600000be9200_0 .net "addr", 7 0, v0x600000bea370_1;  1 drivers
v0x600000be9290_0 .net "clk", 0 0, v0x600000b938d0_0;  alias, 1 drivers
v0x600000be9320_0 .var/i "i", 31 0;
v0x600000be93b0 .array "mem", 255 0, 255 0;
v0x600000be9440_0 .var "rdata", 255 0;
v0x600000be94d0_0 .net "re", 0 0, L_0x6000008da1c0;  1 drivers
v0x600000beaa30_1 .array/port v0x600000beaa30, 1;
v0x600000be9560_0 .net "wdata", 255 0, v0x600000beaa30_1;  1 drivers
v0x600000be95f0_0 .net "we", 0 0, L_0x6000008da120;  1 drivers
S_0x1427a0e40 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x14279a8b0;
 .timescale 0 0;
P_0x600002cb4fc0 .param/l "i" 1 9 184, +C4<010>;
S_0x1427a0fb0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1427a0e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000017cb000 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000017cb040 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600000bea370_2 .array/port v0x600000bea370, 2;
v0x600000be9710_0 .net "addr", 7 0, v0x600000bea370_2;  1 drivers
v0x600000be97a0_0 .net "clk", 0 0, v0x600000b938d0_0;  alias, 1 drivers
v0x600000be9830_0 .var/i "i", 31 0;
v0x600000be98c0 .array "mem", 255 0, 255 0;
v0x600000be9950_0 .var "rdata", 255 0;
v0x600000be99e0_0 .net "re", 0 0, L_0x6000008da300;  1 drivers
v0x600000beaa30_2 .array/port v0x600000beaa30, 2;
v0x600000be9a70_0 .net "wdata", 255 0, v0x600000beaa30_2;  1 drivers
v0x600000be9b00_0 .net "we", 0 0, L_0x6000008da260;  1 drivers
S_0x1427a1120 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x14279a8b0;
 .timescale 0 0;
P_0x600002cb5100 .param/l "i" 1 9 184, +C4<011>;
S_0x14279b040 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1427a1120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000017cb080 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000017cb0c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600000bea370_3 .array/port v0x600000bea370, 3;
v0x600000be9c20_0 .net "addr", 7 0, v0x600000bea370_3;  1 drivers
v0x600000be9cb0_0 .net "clk", 0 0, v0x600000b938d0_0;  alias, 1 drivers
v0x600000be9d40_0 .var/i "i", 31 0;
v0x600000be9dd0 .array "mem", 255 0, 255 0;
v0x600000be9e60_0 .var "rdata", 255 0;
v0x600000be9ef0_0 .net "re", 0 0, L_0x6000008da440;  1 drivers
v0x600000beaa30_3 .array/port v0x600000beaa30, 3;
v0x600000be9f80_0 .net "wdata", 255 0, v0x600000beaa30_3;  1 drivers
v0x600000bea010_0 .net "we", 0 0, L_0x6000008da3a0;  1 drivers
S_0x14279b1b0 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x14279a8b0;
 .timescale 0 0;
v0x600000bea0a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x14279b1b0
TD_tb_tpc.dut.sram_inst.get_bank ;
    %load/vec4 v0x600000bea0a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600000bea0a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x14279b320 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x14279a8b0;
 .timescale 0 0;
v0x600000bea1c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x14279b320
TD_tb_tpc.dut.sram_inst.get_word ;
    %load/vec4 v0x600000bea1c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x14279b690 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x1427aa380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x14300e800 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x14300e840 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x14300e880 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x14300e8c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x14300e900 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x14300e940 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x14300e980 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x14300e9c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x14300ea00 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x14300ea40 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x14300ea80 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x14300eac0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x14300eb00 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x14300eb40 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x14300eb80 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x14300ebc0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x14300ec00 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x14300ec40 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x14300ec80 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x14300ecc0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x14300ed00 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x14300ed40 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x14300ed80 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x14300edc0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x14300ee00 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x14300ee40 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x14300ee80 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x14300eec0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x14300ef00 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x6000012cc230 .functor BUFZ 256, L_0x6000008d97c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000012cc2a0 .functor BUFZ 256, L_0x6000008d9900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000012cc310 .functor BUFZ 1, v0x600000b94ea0_0, C4<0>, C4<0>, C4<0>;
L_0x6000012cc3f0 .functor BUFZ 256, v0x600000b95a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000012cc460 .functor BUFZ 1, v0x600000b95b90_0, C4<0>, C4<0>, C4<0>;
L_0x6000012cc4d0 .functor BUFZ 1, v0x600000b958c0_0, C4<0>, C4<0>, C4<0>;
v0x600000b94510_0 .net *"_ivl_48", 255 0, L_0x6000008d97c0;  1 drivers
v0x600000b945a0_0 .net *"_ivl_50", 6 0, L_0x6000008d9860;  1 drivers
L_0x14809a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000b94630_0 .net *"_ivl_53", 1 0, L_0x14809a848;  1 drivers
v0x600000b946c0_0 .net *"_ivl_56", 255 0, L_0x6000008d9900;  1 drivers
v0x600000b94750_0 .net *"_ivl_58", 6 0, L_0x6000008d99a0;  1 drivers
L_0x14809a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000b947e0_0 .net *"_ivl_61", 1 0, L_0x14809a890;  1 drivers
L_0x14809a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000b94870_0 .net/2u *"_ivl_64", 2 0, L_0x14809a8d8;  1 drivers
v0x600000b94900_0 .var "addr_reg", 19 0;
v0x600000b94990_0 .var "alu_result", 255 0;
v0x600000b94a20_0 .net "clk", 0 0, v0x600000b938d0_0;  alias, 1 drivers
v0x600000b94ab0_0 .net "cmd", 127 0, v0x600000bf0240_0;  alias, 1 drivers
v0x600000b94b40_0 .net "cmd_done", 0 0, L_0x6000012cc310;  alias, 1 drivers
v0x600000b94bd0_0 .net "cmd_ready", 0 0, L_0x6000008d9a40;  alias, 1 drivers
v0x600000b94c60_0 .var "cmd_reg", 127 0;
v0x600000b94cf0_0 .net "cmd_valid", 0 0, L_0x6000012c1030;  alias, 1 drivers
v0x600000b94d80_0 .net "count", 15 0, L_0x6000008d9720;  1 drivers
v0x600000b94e10_0 .var "count_reg", 15 0;
v0x600000b94ea0_0 .var "done_reg", 0 0;
v0x600000b94f30_0 .var "elem_count", 15 0;
v0x600000b94fc0_0 .net "imm", 15 0, L_0x6000008d95e0;  1 drivers
v0x600000b95050_0 .var "imm_reg", 15 0;
v0x600000b950e0_0 .var/i "lane", 31 0;
v0x600000b95170 .array "lane_a", 15 0;
v0x600000b95170_0 .net v0x600000b95170 0, 15 0, L_0x6000008dff20; 1 drivers
v0x600000b95170_1 .net v0x600000b95170 1, 15 0, L_0x6000008d8000; 1 drivers
v0x600000b95170_2 .net v0x600000b95170 2, 15 0, L_0x6000008d8140; 1 drivers
v0x600000b95170_3 .net v0x600000b95170 3, 15 0, L_0x6000008d8280; 1 drivers
v0x600000b95170_4 .net v0x600000b95170 4, 15 0, L_0x6000008d83c0; 1 drivers
v0x600000b95170_5 .net v0x600000b95170 5, 15 0, L_0x6000008d8500; 1 drivers
v0x600000b95170_6 .net v0x600000b95170 6, 15 0, L_0x6000008d8640; 1 drivers
v0x600000b95170_7 .net v0x600000b95170 7, 15 0, L_0x6000008d8780; 1 drivers
v0x600000b95170_8 .net v0x600000b95170 8, 15 0, L_0x6000008d88c0; 1 drivers
v0x600000b95170_9 .net v0x600000b95170 9, 15 0, L_0x6000008d8a00; 1 drivers
v0x600000b95170_10 .net v0x600000b95170 10, 15 0, L_0x6000008d8be0; 1 drivers
v0x600000b95170_11 .net v0x600000b95170 11, 15 0, L_0x6000008d8c80; 1 drivers
v0x600000b95170_12 .net v0x600000b95170 12, 15 0, L_0x6000008d8dc0; 1 drivers
v0x600000b95170_13 .net v0x600000b95170 13, 15 0, L_0x6000008d8f00; 1 drivers
v0x600000b95170_14 .net v0x600000b95170 14, 15 0, L_0x6000008d9040; 1 drivers
v0x600000b95170_15 .net v0x600000b95170 15, 15 0, L_0x6000008d9180; 1 drivers
v0x600000b95200 .array "lane_b", 15 0;
v0x600000b95200_0 .net v0x600000b95200 0, 15 0, L_0x6000008d7f20; 1 drivers
v0x600000b95200_1 .net v0x600000b95200 1, 15 0, L_0x6000008d80a0; 1 drivers
v0x600000b95200_2 .net v0x600000b95200 2, 15 0, L_0x6000008d81e0; 1 drivers
v0x600000b95200_3 .net v0x600000b95200 3, 15 0, L_0x6000008d8320; 1 drivers
v0x600000b95200_4 .net v0x600000b95200 4, 15 0, L_0x6000008d8460; 1 drivers
v0x600000b95200_5 .net v0x600000b95200 5, 15 0, L_0x6000008d85a0; 1 drivers
v0x600000b95200_6 .net v0x600000b95200 6, 15 0, L_0x6000008d86e0; 1 drivers
v0x600000b95200_7 .net v0x600000b95200 7, 15 0, L_0x6000008d8820; 1 drivers
v0x600000b95200_8 .net v0x600000b95200 8, 15 0, L_0x6000008d8960; 1 drivers
v0x600000b95200_9 .net v0x600000b95200 9, 15 0, L_0x6000008d8b40; 1 drivers
v0x600000b95200_10 .net v0x600000b95200 10, 15 0, L_0x6000008d8aa0; 1 drivers
v0x600000b95200_11 .net v0x600000b95200 11, 15 0, L_0x6000008d8d20; 1 drivers
v0x600000b95200_12 .net v0x600000b95200 12, 15 0, L_0x6000008d8e60; 1 drivers
v0x600000b95200_13 .net v0x600000b95200 13, 15 0, L_0x6000008d8fa0; 1 drivers
v0x600000b95200_14 .net v0x600000b95200 14, 15 0, L_0x6000008d90e0; 1 drivers
v0x600000b95200_15 .net v0x600000b95200 15, 15 0, L_0x6000008d9220; 1 drivers
v0x600000b95290 .array "lane_result", 15 0, 15 0;
v0x600000b95320_0 .net "mem_addr", 19 0, L_0x6000008d9680;  1 drivers
v0x600000b953b0_0 .var "mem_addr_reg", 19 0;
v0x600000b95440_0 .net "opcode", 7 0, L_0x6000008d92c0;  1 drivers
v0x600000b954d0_0 .var "reduce_result", 15 0;
v0x600000b95560 .array "reduce_tree", 79 0, 15 0;
v0x600000b955f0_0 .net "rst_n", 0 0, v0x600000b9c000_0;  alias, 1 drivers
v0x600000b95680_0 .net "sram_addr", 19 0, v0x600000b95710_0;  alias, 1 drivers
v0x600000b95710_0 .var "sram_addr_reg", 19 0;
v0x600000b957a0_0 .net "sram_rdata", 255 0, L_0x6000012cccb0;  alias, 1 drivers
v0x600000b95830_0 .net "sram_re", 0 0, L_0x6000012cc4d0;  alias, 1 drivers
v0x600000b958c0_0 .var "sram_re_reg", 0 0;
v0x600000b95950_0 .net "sram_ready", 0 0, L_0x6000008dabc0;  alias, 1 drivers
v0x600000b959e0_0 .net "sram_wdata", 255 0, L_0x6000012cc3f0;  alias, 1 drivers
v0x600000b95a70_0 .var "sram_wdata_reg", 255 0;
v0x600000b95b00_0 .net "sram_we", 0 0, L_0x6000012cc460;  alias, 1 drivers
v0x600000b95b90_0 .var "sram_we_reg", 0 0;
v0x600000b95c20_0 .var/i "stage", 31 0;
v0x600000b95cb0_0 .var "state", 2 0;
v0x600000b95d40_0 .net "subop", 7 0, L_0x6000008d9360;  1 drivers
v0x600000b95dd0_0 .var "subop_reg", 7 0;
v0x600000b95e60_0 .net "vd", 4 0, L_0x6000008d9400;  1 drivers
v0x600000b95ef0_0 .var "vd_reg", 4 0;
v0x600000b95f80 .array "vrf", 31 0, 255 0;
v0x600000b96010_0 .net "vs1", 4 0, L_0x6000008d94a0;  1 drivers
v0x600000b960a0_0 .net "vs1_data", 255 0, L_0x6000012cc230;  1 drivers
v0x600000b96130_0 .var "vs1_reg", 4 0;
v0x600000b961c0_0 .net "vs2", 4 0, L_0x6000008d9540;  1 drivers
v0x600000b96250_0 .net "vs2_data", 255 0, L_0x6000012cc2a0;  1 drivers
v0x600000b962e0_0 .var "vs2_reg", 4 0;
E_0x600002cb5a00/0 .event anyedge, v0x600000b95170_0, v0x600000b95170_1, v0x600000b95170_2, v0x600000b95170_3;
E_0x600002cb5a00/1 .event anyedge, v0x600000b95170_4, v0x600000b95170_5, v0x600000b95170_6, v0x600000b95170_7;
E_0x600002cb5a00/2 .event anyedge, v0x600000b95170_8, v0x600000b95170_9, v0x600000b95170_10, v0x600000b95170_11;
E_0x600002cb5a00/3 .event anyedge, v0x600000b95170_12, v0x600000b95170_13, v0x600000b95170_14, v0x600000b95170_15;
v0x600000b95560_0 .array/port v0x600000b95560, 0;
v0x600000b95560_1 .array/port v0x600000b95560, 1;
v0x600000b95560_2 .array/port v0x600000b95560, 2;
E_0x600002cb5a00/4 .event anyedge, v0x600000b95dd0_0, v0x600000b95560_0, v0x600000b95560_1, v0x600000b95560_2;
v0x600000b95560_3 .array/port v0x600000b95560, 3;
v0x600000b95560_4 .array/port v0x600000b95560, 4;
v0x600000b95560_5 .array/port v0x600000b95560, 5;
v0x600000b95560_6 .array/port v0x600000b95560, 6;
E_0x600002cb5a00/5 .event anyedge, v0x600000b95560_3, v0x600000b95560_4, v0x600000b95560_5, v0x600000b95560_6;
v0x600000b95560_7 .array/port v0x600000b95560, 7;
v0x600000b95560_8 .array/port v0x600000b95560, 8;
v0x600000b95560_9 .array/port v0x600000b95560, 9;
v0x600000b95560_10 .array/port v0x600000b95560, 10;
E_0x600002cb5a00/6 .event anyedge, v0x600000b95560_7, v0x600000b95560_8, v0x600000b95560_9, v0x600000b95560_10;
v0x600000b95560_11 .array/port v0x600000b95560, 11;
v0x600000b95560_12 .array/port v0x600000b95560, 12;
v0x600000b95560_13 .array/port v0x600000b95560, 13;
v0x600000b95560_14 .array/port v0x600000b95560, 14;
E_0x600002cb5a00/7 .event anyedge, v0x600000b95560_11, v0x600000b95560_12, v0x600000b95560_13, v0x600000b95560_14;
v0x600000b95560_15 .array/port v0x600000b95560, 15;
v0x600000b95560_16 .array/port v0x600000b95560, 16;
v0x600000b95560_17 .array/port v0x600000b95560, 17;
v0x600000b95560_18 .array/port v0x600000b95560, 18;
E_0x600002cb5a00/8 .event anyedge, v0x600000b95560_15, v0x600000b95560_16, v0x600000b95560_17, v0x600000b95560_18;
v0x600000b95560_19 .array/port v0x600000b95560, 19;
v0x600000b95560_20 .array/port v0x600000b95560, 20;
v0x600000b95560_21 .array/port v0x600000b95560, 21;
v0x600000b95560_22 .array/port v0x600000b95560, 22;
E_0x600002cb5a00/9 .event anyedge, v0x600000b95560_19, v0x600000b95560_20, v0x600000b95560_21, v0x600000b95560_22;
v0x600000b95560_23 .array/port v0x600000b95560, 23;
v0x600000b95560_24 .array/port v0x600000b95560, 24;
v0x600000b95560_25 .array/port v0x600000b95560, 25;
v0x600000b95560_26 .array/port v0x600000b95560, 26;
E_0x600002cb5a00/10 .event anyedge, v0x600000b95560_23, v0x600000b95560_24, v0x600000b95560_25, v0x600000b95560_26;
v0x600000b95560_27 .array/port v0x600000b95560, 27;
v0x600000b95560_28 .array/port v0x600000b95560, 28;
v0x600000b95560_29 .array/port v0x600000b95560, 29;
v0x600000b95560_30 .array/port v0x600000b95560, 30;
E_0x600002cb5a00/11 .event anyedge, v0x600000b95560_27, v0x600000b95560_28, v0x600000b95560_29, v0x600000b95560_30;
v0x600000b95560_31 .array/port v0x600000b95560, 31;
v0x600000b95560_32 .array/port v0x600000b95560, 32;
v0x600000b95560_33 .array/port v0x600000b95560, 33;
v0x600000b95560_34 .array/port v0x600000b95560, 34;
E_0x600002cb5a00/12 .event anyedge, v0x600000b95560_31, v0x600000b95560_32, v0x600000b95560_33, v0x600000b95560_34;
v0x600000b95560_35 .array/port v0x600000b95560, 35;
v0x600000b95560_36 .array/port v0x600000b95560, 36;
v0x600000b95560_37 .array/port v0x600000b95560, 37;
v0x600000b95560_38 .array/port v0x600000b95560, 38;
E_0x600002cb5a00/13 .event anyedge, v0x600000b95560_35, v0x600000b95560_36, v0x600000b95560_37, v0x600000b95560_38;
v0x600000b95560_39 .array/port v0x600000b95560, 39;
v0x600000b95560_40 .array/port v0x600000b95560, 40;
v0x600000b95560_41 .array/port v0x600000b95560, 41;
v0x600000b95560_42 .array/port v0x600000b95560, 42;
E_0x600002cb5a00/14 .event anyedge, v0x600000b95560_39, v0x600000b95560_40, v0x600000b95560_41, v0x600000b95560_42;
v0x600000b95560_43 .array/port v0x600000b95560, 43;
v0x600000b95560_44 .array/port v0x600000b95560, 44;
v0x600000b95560_45 .array/port v0x600000b95560, 45;
v0x600000b95560_46 .array/port v0x600000b95560, 46;
E_0x600002cb5a00/15 .event anyedge, v0x600000b95560_43, v0x600000b95560_44, v0x600000b95560_45, v0x600000b95560_46;
v0x600000b95560_47 .array/port v0x600000b95560, 47;
v0x600000b95560_48 .array/port v0x600000b95560, 48;
v0x600000b95560_49 .array/port v0x600000b95560, 49;
v0x600000b95560_50 .array/port v0x600000b95560, 50;
E_0x600002cb5a00/16 .event anyedge, v0x600000b95560_47, v0x600000b95560_48, v0x600000b95560_49, v0x600000b95560_50;
v0x600000b95560_51 .array/port v0x600000b95560, 51;
v0x600000b95560_52 .array/port v0x600000b95560, 52;
v0x600000b95560_53 .array/port v0x600000b95560, 53;
v0x600000b95560_54 .array/port v0x600000b95560, 54;
E_0x600002cb5a00/17 .event anyedge, v0x600000b95560_51, v0x600000b95560_52, v0x600000b95560_53, v0x600000b95560_54;
v0x600000b95560_55 .array/port v0x600000b95560, 55;
v0x600000b95560_56 .array/port v0x600000b95560, 56;
v0x600000b95560_57 .array/port v0x600000b95560, 57;
v0x600000b95560_58 .array/port v0x600000b95560, 58;
E_0x600002cb5a00/18 .event anyedge, v0x600000b95560_55, v0x600000b95560_56, v0x600000b95560_57, v0x600000b95560_58;
v0x600000b95560_59 .array/port v0x600000b95560, 59;
v0x600000b95560_60 .array/port v0x600000b95560, 60;
v0x600000b95560_61 .array/port v0x600000b95560, 61;
v0x600000b95560_62 .array/port v0x600000b95560, 62;
E_0x600002cb5a00/19 .event anyedge, v0x600000b95560_59, v0x600000b95560_60, v0x600000b95560_61, v0x600000b95560_62;
v0x600000b95560_63 .array/port v0x600000b95560, 63;
v0x600000b95560_64 .array/port v0x600000b95560, 64;
v0x600000b95560_65 .array/port v0x600000b95560, 65;
v0x600000b95560_66 .array/port v0x600000b95560, 66;
E_0x600002cb5a00/20 .event anyedge, v0x600000b95560_63, v0x600000b95560_64, v0x600000b95560_65, v0x600000b95560_66;
v0x600000b95560_67 .array/port v0x600000b95560, 67;
v0x600000b95560_68 .array/port v0x600000b95560, 68;
v0x600000b95560_69 .array/port v0x600000b95560, 69;
v0x600000b95560_70 .array/port v0x600000b95560, 70;
E_0x600002cb5a00/21 .event anyedge, v0x600000b95560_67, v0x600000b95560_68, v0x600000b95560_69, v0x600000b95560_70;
v0x600000b95560_71 .array/port v0x600000b95560, 71;
v0x600000b95560_72 .array/port v0x600000b95560, 72;
v0x600000b95560_73 .array/port v0x600000b95560, 73;
v0x600000b95560_74 .array/port v0x600000b95560, 74;
E_0x600002cb5a00/22 .event anyedge, v0x600000b95560_71, v0x600000b95560_72, v0x600000b95560_73, v0x600000b95560_74;
v0x600000b95560_75 .array/port v0x600000b95560, 75;
v0x600000b95560_76 .array/port v0x600000b95560, 76;
v0x600000b95560_77 .array/port v0x600000b95560, 77;
v0x600000b95560_78 .array/port v0x600000b95560, 78;
E_0x600002cb5a00/23 .event anyedge, v0x600000b95560_75, v0x600000b95560_76, v0x600000b95560_77, v0x600000b95560_78;
v0x600000b95560_79 .array/port v0x600000b95560, 79;
E_0x600002cb5a00/24 .event anyedge, v0x600000b95560_79;
E_0x600002cb5a00 .event/or E_0x600002cb5a00/0, E_0x600002cb5a00/1, E_0x600002cb5a00/2, E_0x600002cb5a00/3, E_0x600002cb5a00/4, E_0x600002cb5a00/5, E_0x600002cb5a00/6, E_0x600002cb5a00/7, E_0x600002cb5a00/8, E_0x600002cb5a00/9, E_0x600002cb5a00/10, E_0x600002cb5a00/11, E_0x600002cb5a00/12, E_0x600002cb5a00/13, E_0x600002cb5a00/14, E_0x600002cb5a00/15, E_0x600002cb5a00/16, E_0x600002cb5a00/17, E_0x600002cb5a00/18, E_0x600002cb5a00/19, E_0x600002cb5a00/20, E_0x600002cb5a00/21, E_0x600002cb5a00/22, E_0x600002cb5a00/23, E_0x600002cb5a00/24;
L_0x6000008dff20 .part L_0x6000012cc230, 0, 16;
L_0x6000008d7f20 .part L_0x6000012cc2a0, 0, 16;
L_0x6000008d8000 .part L_0x6000012cc230, 16, 16;
L_0x6000008d80a0 .part L_0x6000012cc2a0, 16, 16;
L_0x6000008d8140 .part L_0x6000012cc230, 32, 16;
L_0x6000008d81e0 .part L_0x6000012cc2a0, 32, 16;
L_0x6000008d8280 .part L_0x6000012cc230, 48, 16;
L_0x6000008d8320 .part L_0x6000012cc2a0, 48, 16;
L_0x6000008d83c0 .part L_0x6000012cc230, 64, 16;
L_0x6000008d8460 .part L_0x6000012cc2a0, 64, 16;
L_0x6000008d8500 .part L_0x6000012cc230, 80, 16;
L_0x6000008d85a0 .part L_0x6000012cc2a0, 80, 16;
L_0x6000008d8640 .part L_0x6000012cc230, 96, 16;
L_0x6000008d86e0 .part L_0x6000012cc2a0, 96, 16;
L_0x6000008d8780 .part L_0x6000012cc230, 112, 16;
L_0x6000008d8820 .part L_0x6000012cc2a0, 112, 16;
L_0x6000008d88c0 .part L_0x6000012cc230, 128, 16;
L_0x6000008d8960 .part L_0x6000012cc2a0, 128, 16;
L_0x6000008d8a00 .part L_0x6000012cc230, 144, 16;
L_0x6000008d8b40 .part L_0x6000012cc2a0, 144, 16;
L_0x6000008d8be0 .part L_0x6000012cc230, 160, 16;
L_0x6000008d8aa0 .part L_0x6000012cc2a0, 160, 16;
L_0x6000008d8c80 .part L_0x6000012cc230, 176, 16;
L_0x6000008d8d20 .part L_0x6000012cc2a0, 176, 16;
L_0x6000008d8dc0 .part L_0x6000012cc230, 192, 16;
L_0x6000008d8e60 .part L_0x6000012cc2a0, 192, 16;
L_0x6000008d8f00 .part L_0x6000012cc230, 208, 16;
L_0x6000008d8fa0 .part L_0x6000012cc2a0, 208, 16;
L_0x6000008d9040 .part L_0x6000012cc230, 224, 16;
L_0x6000008d90e0 .part L_0x6000012cc2a0, 224, 16;
L_0x6000008d9180 .part L_0x6000012cc230, 240, 16;
L_0x6000008d9220 .part L_0x6000012cc2a0, 240, 16;
L_0x6000008d92c0 .part v0x600000bf0240_0, 120, 8;
L_0x6000008d9360 .part v0x600000bf0240_0, 112, 8;
L_0x6000008d9400 .part v0x600000bf0240_0, 107, 5;
L_0x6000008d94a0 .part v0x600000bf0240_0, 102, 5;
L_0x6000008d9540 .part v0x600000bf0240_0, 97, 5;
L_0x6000008d95e0 .part v0x600000bf0240_0, 32, 16;
L_0x6000008d9680 .part v0x600000bf0240_0, 76, 20;
L_0x6000008d9720 .part v0x600000bf0240_0, 48, 16;
L_0x6000008d97c0 .array/port v0x600000b95f80, L_0x6000008d9860;
L_0x6000008d9860 .concat [ 5 2 0 0], v0x600000b96130_0, L_0x14809a848;
L_0x6000008d9900 .array/port v0x600000b95f80, L_0x6000008d99a0;
L_0x6000008d99a0 .concat [ 5 2 0 0], v0x600000b962e0_0, L_0x14809a890;
L_0x6000008d9a40 .cmp/eq 3, v0x600000b95cb0_0, L_0x14809a8d8;
S_0x14279bb10 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x14279b690;
 .timescale 0 0;
P_0x600002cb5a40 .param/l "i" 1 10 137, +C4<00>;
v0x600000b95290_0 .array/port v0x600000b95290, 0;
v0x600000b95290_1 .array/port v0x600000b95290, 1;
v0x600000b95290_2 .array/port v0x600000b95290, 2;
v0x600000b95290_3 .array/port v0x600000b95290, 3;
E_0x600002cb5ac0/0 .event anyedge, v0x600000b95290_0, v0x600000b95290_1, v0x600000b95290_2, v0x600000b95290_3;
v0x600000b95290_4 .array/port v0x600000b95290, 4;
v0x600000b95290_5 .array/port v0x600000b95290, 5;
v0x600000b95290_6 .array/port v0x600000b95290, 6;
v0x600000b95290_7 .array/port v0x600000b95290, 7;
E_0x600002cb5ac0/1 .event anyedge, v0x600000b95290_4, v0x600000b95290_5, v0x600000b95290_6, v0x600000b95290_7;
v0x600000b95290_8 .array/port v0x600000b95290, 8;
v0x600000b95290_9 .array/port v0x600000b95290, 9;
v0x600000b95290_10 .array/port v0x600000b95290, 10;
v0x600000b95290_11 .array/port v0x600000b95290, 11;
E_0x600002cb5ac0/2 .event anyedge, v0x600000b95290_8, v0x600000b95290_9, v0x600000b95290_10, v0x600000b95290_11;
v0x600000b95290_12 .array/port v0x600000b95290, 12;
v0x600000b95290_13 .array/port v0x600000b95290, 13;
v0x600000b95290_14 .array/port v0x600000b95290, 14;
v0x600000b95290_15 .array/port v0x600000b95290, 15;
E_0x600002cb5ac0/3 .event anyedge, v0x600000b95290_12, v0x600000b95290_13, v0x600000b95290_14, v0x600000b95290_15;
E_0x600002cb5ac0 .event/or E_0x600002cb5ac0/0, E_0x600002cb5ac0/1, E_0x600002cb5ac0/2, E_0x600002cb5ac0/3;
E_0x600002cb5b00/0 .event anyedge, v0x600000b95dd0_0, v0x600000b95170_0, v0x600000b95170_1, v0x600000b95170_2;
E_0x600002cb5b00/1 .event anyedge, v0x600000b95170_3, v0x600000b95170_4, v0x600000b95170_5, v0x600000b95170_6;
E_0x600002cb5b00/2 .event anyedge, v0x600000b95170_7, v0x600000b95170_8, v0x600000b95170_9, v0x600000b95170_10;
E_0x600002cb5b00/3 .event anyedge, v0x600000b95170_11, v0x600000b95170_12, v0x600000b95170_13, v0x600000b95170_14;
E_0x600002cb5b00/4 .event anyedge, v0x600000b95170_15, v0x600000b95200_0, v0x600000b95200_1, v0x600000b95200_2;
E_0x600002cb5b00/5 .event anyedge, v0x600000b95200_3, v0x600000b95200_4, v0x600000b95200_5, v0x600000b95200_6;
E_0x600002cb5b00/6 .event anyedge, v0x600000b95200_7, v0x600000b95200_8, v0x600000b95200_9, v0x600000b95200_10;
E_0x600002cb5b00/7 .event anyedge, v0x600000b95200_11, v0x600000b95200_12, v0x600000b95200_13, v0x600000b95200_14;
E_0x600002cb5b00/8 .event anyedge, v0x600000b95200_15, v0x600000b95050_0;
E_0x600002cb5b00 .event/or E_0x600002cb5b00/0, E_0x600002cb5b00/1, E_0x600002cb5b00/2, E_0x600002cb5b00/3, E_0x600002cb5b00/4, E_0x600002cb5b00/5, E_0x600002cb5b00/6, E_0x600002cb5b00/7, E_0x600002cb5b00/8;
S_0x14279bc80 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x14279b690;
 .timescale 0 0;
P_0x600002cb5b40 .param/l "i" 1 10 137, +C4<01>;
S_0x14279bdf0 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x14279b690;
 .timescale 0 0;
P_0x600002cb5bc0 .param/l "i" 1 10 137, +C4<010>;
S_0x14279bf60 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x14279b690;
 .timescale 0 0;
P_0x600002cb5c40 .param/l "i" 1 10 137, +C4<011>;
S_0x14279c0d0 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x14279b690;
 .timescale 0 0;
P_0x600002cb5d00 .param/l "i" 1 10 137, +C4<0100>;
S_0x14279c240 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x14279b690;
 .timescale 0 0;
P_0x600002cb5d80 .param/l "i" 1 10 137, +C4<0101>;
S_0x14279c3b0 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x14279b690;
 .timescale 0 0;
P_0x600002cb5e00 .param/l "i" 1 10 137, +C4<0110>;
S_0x14279c520 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x14279b690;
 .timescale 0 0;
P_0x600002cb5e80 .param/l "i" 1 10 137, +C4<0111>;
S_0x14279c690 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x14279b690;
 .timescale 0 0;
P_0x600002cb5cc0 .param/l "i" 1 10 137, +C4<01000>;
S_0x14279c800 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x14279b690;
 .timescale 0 0;
P_0x600002cb5f40 .param/l "i" 1 10 137, +C4<01001>;
S_0x14279c970 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x14279b690;
 .timescale 0 0;
P_0x600002cb5fc0 .param/l "i" 1 10 137, +C4<01010>;
S_0x14279cae0 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x14279b690;
 .timescale 0 0;
P_0x600002cb6040 .param/l "i" 1 10 137, +C4<01011>;
S_0x14279cc50 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x14279b690;
 .timescale 0 0;
P_0x600002cb60c0 .param/l "i" 1 10 137, +C4<01100>;
S_0x14279cdc0 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x14279b690;
 .timescale 0 0;
P_0x600002cb6140 .param/l "i" 1 10 137, +C4<01101>;
S_0x14279cf30 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x14279b690;
 .timescale 0 0;
P_0x600002cb61c0 .param/l "i" 1 10 137, +C4<01110>;
S_0x14279d0a0 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x14279b690;
 .timescale 0 0;
P_0x600002cb6240 .param/l "i" 1 10 137, +C4<01111>;
S_0x14279d690 .scope task, "load_instr" "load_instr" 3 70, 3 70 0, S_0x1427a81c0;
 .timescale -9 -12;
v0x600000b92c70_0 .var "addr", 11 0;
v0x600000b92d00_0 .var "instr", 127 0;
E_0x600002cb67c0 .event negedge, v0x600000bf4090_0;
TD_tb_tpc.load_instr ;
    %wait E_0x600002cb67c0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x600000b92c70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600000b93a80_0, 0, 20;
    %pushi/vec4 0, 0, 128;
    %load/vec4 v0x600000b92d00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600000b93b10_0, 0, 256;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000b93ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000b93cc0_0, 0, 1;
    %wait E_0x600002cb4e00;
T_2.0 ;
    %load/vec4 v0x600000b93c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_2.1, 8;
    %wait E_0x600002cb4e00;
    %jmp T_2.0;
T_2.1 ;
    %wait E_0x600002cb67c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000b93cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000b93ba0_0, 0, 1;
    %end;
S_0x14279d800 .scope task, "run_tpc" "run_tpc" 3 87, 3 87 0, S_0x1427a81c0;
 .timescale -9 -12;
v0x600000b92d90_0 .var "pc", 19 0;
TD_tb_tpc.run_tpc ;
    %wait E_0x600002cb67c0;
    %load/vec4 v0x600000b92d90_0;
    %store/vec4 v0x600000b9c480_0, 0, 20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000b9c3f0_0, 0, 1;
    %wait E_0x600002cb4e00;
    %wait E_0x600002cb67c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000b9c3f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b9c1b0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600000b9c2d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x600000b9c1b0_0;
    %cmpi/s 200, 0, 32;
    %flag_get/vec4 5;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz T_3.3, 8;
    %wait E_0x600002cb4e00;
    %load/vec4 v0x600000b9c1b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b9c1b0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x1427659b0;
T_4 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000bf7ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bf7a80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bf7b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bf79f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600000bf7690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600000bf7a80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x600000bf7a80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600000bf7a80_0, 0;
T_4.2 ;
    %load/vec4 v0x600000bf02d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600000bf7b10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %load/vec4 v0x600000bf7b10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600000bf7b10_0, 0;
T_4.5 ;
    %load/vec4 v0x600000bf69a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600000bf79f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x600000bf79f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600000bf79f0_0, 0;
T_4.8 ;
    %load/vec4 v0x600000bf7840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.13, 9;
    %load/vec4 v0x600000bf7720_0;
    %and;
T_4.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %load/vec4 v0x600000bf7a80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600000bf7a80_0, 0;
T_4.11 ;
    %load/vec4 v0x600000bf0480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.16, 9;
    %load/vec4 v0x600000bf0360_0;
    %and;
T_4.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0x600000bf7b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600000bf7b10_0, 0;
T_4.14 ;
    %load/vec4 v0x600000bf6b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.19, 9;
    %load/vec4 v0x600000bf6a30_0;
    %and;
T_4.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %load/vec4 v0x600000bf79f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600000bf79f0_0, 0;
T_4.17 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1427659b0;
T_5 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000bf7ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000bf7d50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000bf7960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000bf7210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000bf73c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000bf6f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bf70f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000bf7600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bf7840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000bf0240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bf0480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000bf6910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bf6b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bf6c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bf6d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bf0090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bf66d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bf6760_0, 0;
    %fork t_1, S_0x14276bbf0;
    %jmp t_0;
    .scope S_0x14276bbf0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000bf5440_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600000bf5440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600000bf5440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bf7450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600000bf5440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bf7330, 0, 4;
    %load/vec4 v0x600000bf5440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bf5440_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x1427659b0;
t_0 %join;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600000bf7840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0x600000bf7720_0;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bf7840_0, 0;
T_5.4 ;
    %load/vec4 v0x600000bf0480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.9, 9;
    %load/vec4 v0x600000bf0360_0;
    %and;
T_5.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bf0480_0, 0;
T_5.7 ;
    %load/vec4 v0x600000bf6b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.12, 9;
    %load/vec4 v0x600000bf6a30_0;
    %and;
T_5.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bf6b50_0, 0;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bf6c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bf70f0_0, 0;
    %load/vec4 v0x600000bf7d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000bf7d50_0, 0;
    %jmp T_5.24;
T_5.13 ;
    %load/vec4 v0x600000bf7c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.25, 8;
    %load/vec4 v0x600000bf7cc0_0;
    %assign/vec4 v0x600000bf7960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000bf73c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bf6d90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000bf7d50_0, 0;
T_5.25 ;
    %jmp T_5.24;
T_5.14 ;
    %load/vec4 v0x600000bf7960_0;
    %assign/vec4 v0x600000bf6f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000bf70f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600000bf7d50_0, 0;
    %jmp T_5.24;
T_5.15 ;
    %load/vec4 v0x600000bf7180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.27, 8;
    %load/vec4 v0x600000bf6fd0_0;
    %assign/vec4 v0x600000bf7210_0, 0;
    %load/vec4 v0x600000bf6fd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600000bf66d0_0, 0;
    %load/vec4 v0x600000bf6fd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600000bf6760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600000bf7d50_0, 0;
T_5.27 ;
    %jmp T_5.24;
T_5.16 ;
    %load/vec4 v0x600000bf66d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_5.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_5.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_5.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_5.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_5.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_5.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000bf6d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600000bf7d50_0, 0;
    %jmp T_5.39;
T_5.29 ;
    %load/vec4 v0x600000bf7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000bf7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000bf7d50_0, 0;
    %jmp T_5.39;
T_5.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600000bf7d50_0, 0;
    %jmp T_5.39;
T_5.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600000bf7d50_0, 0;
    %jmp T_5.39;
T_5.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600000bf7d50_0, 0;
    %jmp T_5.39;
T_5.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600000bf7d50_0, 0;
    %jmp T_5.39;
T_5.34 ;
    %load/vec4 v0x600000bf73c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_5.40, 5;
    %load/vec4 v0x600000bf7960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600000bf73c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bf7450, 0, 4;
    %load/vec4 v0x600000bf7210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600000bf73c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bf7330, 0, 4;
    %load/vec4 v0x600000bf73c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600000bf73c0_0, 0;
    %load/vec4 v0x600000bf7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000bf7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000bf7d50_0, 0;
    %jmp T_5.41;
T_5.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000bf6d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600000bf7d50_0, 0;
T_5.41 ;
    %jmp T_5.39;
T_5.35 ;
    %load/vec4 v0x600000bf73c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.42, 5;
    %load/vec4 v0x600000bf73c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000bf7330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.44, 5;
    %load/vec4 v0x600000bf73c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000bf7330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600000bf73c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bf7330, 0, 4;
    %load/vec4 v0x600000bf73c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000bf7450, 4;
    %assign/vec4 v0x600000bf7960_0, 0;
    %jmp T_5.45;
T_5.44 ;
    %load/vec4 v0x600000bf73c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600000bf73c0_0, 0;
    %load/vec4 v0x600000bf7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000bf7960_0, 0;
T_5.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000bf7d50_0, 0;
    %jmp T_5.43;
T_5.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000bf6d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600000bf7d50_0, 0;
T_5.43 ;
    %jmp T_5.39;
T_5.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000bf0090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600000bf7d50_0, 0;
    %jmp T_5.39;
T_5.37 ;
    %load/vec4 v0x600000bf6520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000bf6c70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600000bf7d50_0, 0;
T_5.46 ;
    %jmp T_5.39;
T_5.39 ;
    %pop/vec4 1;
    %jmp T_5.24;
T_5.17 ;
    %load/vec4 v0x600000bf6520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600000bf7d50_0, 0;
T_5.48 ;
    %jmp T_5.24;
T_5.18 ;
    %load/vec4 v0x600000bf66d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.52, 6;
    %load/vec4 v0x600000bf7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000bf7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000bf7d50_0, 0;
    %jmp T_5.54;
T_5.50 ;
    %load/vec4 v0x600000bf7210_0;
    %assign/vec4 v0x600000bf7600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000bf7840_0, 0;
    %load/vec4 v0x600000bf7720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.55, 8;
    %load/vec4 v0x600000bf7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000bf7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000bf7d50_0, 0;
T_5.55 ;
    %jmp T_5.54;
T_5.51 ;
    %load/vec4 v0x600000bf7210_0;
    %assign/vec4 v0x600000bf0240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000bf0480_0, 0;
    %load/vec4 v0x600000bf0360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.57, 8;
    %load/vec4 v0x600000bf7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000bf7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000bf7d50_0, 0;
T_5.57 ;
    %jmp T_5.54;
T_5.52 ;
    %load/vec4 v0x600000bf7210_0;
    %assign/vec4 v0x600000bf6910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000bf6b50_0, 0;
    %load/vec4 v0x600000bf6a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.59, 8;
    %load/vec4 v0x600000bf7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000bf7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000bf7d50_0, 0;
T_5.59 ;
    %jmp T_5.54;
T_5.54 ;
    %pop/vec4 1;
    %jmp T_5.24;
T_5.19 ;
    %load/vec4 v0x600000bf6760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_5.64, 6;
    %load/vec4 v0x600000bf7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000bf7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000bf7d50_0, 0;
    %jmp T_5.66;
T_5.61 ;
    %load/vec4 v0x600000bf74e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.67, 8;
    %load/vec4 v0x600000bf7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000bf7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000bf7d50_0, 0;
T_5.67 ;
    %jmp T_5.66;
T_5.62 ;
    %load/vec4 v0x600000bf0120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.69, 8;
    %load/vec4 v0x600000bf7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000bf7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000bf7d50_0, 0;
T_5.69 ;
    %jmp T_5.66;
T_5.63 ;
    %load/vec4 v0x600000bf67f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.71, 8;
    %load/vec4 v0x600000bf7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000bf7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000bf7d50_0, 0;
T_5.71 ;
    %jmp T_5.66;
T_5.64 ;
    %load/vec4 v0x600000bf6520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.73, 8;
    %load/vec4 v0x600000bf7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000bf7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000bf7d50_0, 0;
T_5.73 ;
    %jmp T_5.66;
T_5.66 ;
    %pop/vec4 1;
    %jmp T_5.24;
T_5.20 ;
    %load/vec4 v0x600000bf7e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bf0090_0, 0;
    %load/vec4 v0x600000bf7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000bf7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000bf7d50_0, 0;
T_5.75 ;
    %jmp T_5.24;
T_5.21 ;
    %load/vec4 v0x600000bf7c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.77, 8;
    %load/vec4 v0x600000bf7cc0_0;
    %assign/vec4 v0x600000bf7960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000bf73c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bf6c70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000bf7d50_0, 0;
T_5.77 ;
    %jmp T_5.24;
T_5.22 ;
    %load/vec4 v0x600000bf7c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bf6d90_0, 0;
    %load/vec4 v0x600000bf7cc0_0;
    %assign/vec4 v0x600000bf7960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000bf73c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000bf7d50_0, 0;
T_5.79 ;
    %jmp T_5.24;
T_5.24 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14277b930;
T_6 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000be86c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bf0870_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600000be8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000be87e0, 4;
    %assign/vec4 v0x600000bf0870_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x142776c90;
T_7 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000be86c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000bf0ab0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600000bf0ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600000bf0ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bf0a20, 0, 4;
    %load/vec4 v0x600000bf0ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bf0ab0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bf0b40_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600000be8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000be87e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bf0a20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000bf0ab0_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600000bf0ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600000bf0ab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000bf0a20, 4;
    %ix/getv/s 3, v0x600000bf0ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bf0a20, 0, 4;
    %load/vec4 v0x600000bf0ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bf0ab0_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bf0a20, 4;
    %assign/vec4 v0x600000bf0b40_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x142771ff0;
T_8 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000be86c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000bf0d80_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x600000bf0d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600000bf0d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bf0cf0, 0, 4;
    %load/vec4 v0x600000bf0d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bf0d80_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bf0e10_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600000be8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000be87e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bf0cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000bf0d80_0, 0, 32;
T_8.6 ;
    %load/vec4 v0x600000bf0d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.7, 5;
    %load/vec4 v0x600000bf0d80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000bf0cf0, 4;
    %ix/getv/s 3, v0x600000bf0d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bf0cf0, 0, 4;
    %load/vec4 v0x600000bf0d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bf0d80_0, 0, 32;
    %jmp T_8.6;
T_8.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bf0cf0, 4;
    %assign/vec4 v0x600000bf0e10_0, 0;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14276d350;
T_9 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000be86c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000bf1050_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x600000bf1050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600000bf1050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bf0fc0, 0, 4;
    %load/vec4 v0x600000bf1050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bf1050_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bf10e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600000be8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000be87e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bf0fc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000bf1050_0, 0, 32;
T_9.6 ;
    %load/vec4 v0x600000bf1050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_9.7, 5;
    %load/vec4 v0x600000bf1050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000bf0fc0, 4;
    %ix/getv/s 3, v0x600000bf1050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bf0fc0, 0, 4;
    %load/vec4 v0x600000bf1050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bf1050_0, 0, 32;
    %jmp T_9.6;
T_9.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bf0fc0, 4;
    %assign/vec4 v0x600000bf10e0_0, 0;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x142719540;
T_10 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000bf1b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bf1d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bf1680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bf15f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000bf1b00_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600000bf18c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600000bf1cb0_0;
    %assign/vec4 v0x600000bf1d40_0, 0;
T_10.2 ;
    %load/vec4 v0x600000bf1830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600000bf1560_0;
    %assign/vec4 v0x600000bf1680_0, 0;
    %load/vec4 v0x600000bf1680_0;
    %assign/vec4 v0x600000bf15f0_0, 0;
    %load/vec4 v0x600000bf1710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600000bf19e0_0;
    %assign/vec4 v0x600000bf1b00_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x600000bf1a70_0;
    %load/vec4 v0x600000bf19e0_0;
    %add;
    %assign/vec4 v0x600000bf1b00_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x14271b9a0;
T_11 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000bf30f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bf32a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bf2be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bf2b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000bf3060_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600000bf2e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600000bf3210_0;
    %assign/vec4 v0x600000bf32a0_0, 0;
T_11.2 ;
    %load/vec4 v0x600000bf2d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x600000bf2ac0_0;
    %assign/vec4 v0x600000bf2be0_0, 0;
    %load/vec4 v0x600000bf2be0_0;
    %assign/vec4 v0x600000bf2b50_0, 0;
    %load/vec4 v0x600000bf2c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600000bf2f40_0;
    %assign/vec4 v0x600000bf3060_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600000bf2fd0_0;
    %load/vec4 v0x600000bf2f40_0;
    %add;
    %assign/vec4 v0x600000bf3060_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x14270f840;
T_12 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000bfc6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bfc870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bfc1b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bfc120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000bfc630_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600000bfc3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600000bfc7e0_0;
    %assign/vec4 v0x600000bfc870_0, 0;
T_12.2 ;
    %load/vec4 v0x600000bfc360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600000bfc090_0;
    %assign/vec4 v0x600000bfc1b0_0, 0;
    %load/vec4 v0x600000bfc1b0_0;
    %assign/vec4 v0x600000bfc120_0, 0;
    %load/vec4 v0x600000bfc240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600000bfc510_0;
    %assign/vec4 v0x600000bfc630_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600000bfc5a0_0;
    %load/vec4 v0x600000bfc510_0;
    %add;
    %assign/vec4 v0x600000bfc630_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x142704410;
T_13 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000bfdc20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bfddd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bfd710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bfd680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000bfdb90_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600000bfd950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600000bfdd40_0;
    %assign/vec4 v0x600000bfddd0_0, 0;
T_13.2 ;
    %load/vec4 v0x600000bfd8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600000bfd5f0_0;
    %assign/vec4 v0x600000bfd710_0, 0;
    %load/vec4 v0x600000bfd710_0;
    %assign/vec4 v0x600000bfd680_0, 0;
    %load/vec4 v0x600000bfd7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x600000bfda70_0;
    %assign/vec4 v0x600000bfdb90_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600000bfdb00_0;
    %load/vec4 v0x600000bfda70_0;
    %add;
    %assign/vec4 v0x600000bfdb90_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x142715b70;
T_14 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000bff180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bff330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bfec70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bfebe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000bff0f0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600000bfeeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600000bff2a0_0;
    %assign/vec4 v0x600000bff330_0, 0;
T_14.2 ;
    %load/vec4 v0x600000bfee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600000bfeb50_0;
    %assign/vec4 v0x600000bfec70_0, 0;
    %load/vec4 v0x600000bfec70_0;
    %assign/vec4 v0x600000bfebe0_0, 0;
    %load/vec4 v0x600000bfed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600000bfefd0_0;
    %assign/vec4 v0x600000bff0f0_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600000bff060_0;
    %load/vec4 v0x600000bfefd0_0;
    %add;
    %assign/vec4 v0x600000bff0f0_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x142797e30;
T_15 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000bf8750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bf8900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bf8240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bf81b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000bf86c0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600000bf8480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600000bf8870_0;
    %assign/vec4 v0x600000bf8900_0, 0;
T_15.2 ;
    %load/vec4 v0x600000bf83f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600000bf8120_0;
    %assign/vec4 v0x600000bf8240_0, 0;
    %load/vec4 v0x600000bf8240_0;
    %assign/vec4 v0x600000bf81b0_0, 0;
    %load/vec4 v0x600000bf82d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600000bf85a0_0;
    %assign/vec4 v0x600000bf86c0_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x600000bf8630_0;
    %load/vec4 v0x600000bf85a0_0;
    %add;
    %assign/vec4 v0x600000bf86c0_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x142792470;
T_16 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000bf9cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bf9e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bf97a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bf9710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000bf9c20_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600000bf99e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600000bf9dd0_0;
    %assign/vec4 v0x600000bf9e60_0, 0;
T_16.2 ;
    %load/vec4 v0x600000bf9950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x600000bf9680_0;
    %assign/vec4 v0x600000bf97a0_0, 0;
    %load/vec4 v0x600000bf97a0_0;
    %assign/vec4 v0x600000bf9710_0, 0;
    %load/vec4 v0x600000bf9830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600000bf9b00_0;
    %assign/vec4 v0x600000bf9c20_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x600000bf9b90_0;
    %load/vec4 v0x600000bf9b00_0;
    %add;
    %assign/vec4 v0x600000bf9c20_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x14278fe20;
T_17 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000bfb210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bfb3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bfad00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bfac70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000bfb180_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600000bfaf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600000bfb330_0;
    %assign/vec4 v0x600000bfb3c0_0, 0;
T_17.2 ;
    %load/vec4 v0x600000bfaeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600000bfabe0_0;
    %assign/vec4 v0x600000bfad00_0, 0;
    %load/vec4 v0x600000bfad00_0;
    %assign/vec4 v0x600000bfac70_0, 0;
    %load/vec4 v0x600000bfad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600000bfb060_0;
    %assign/vec4 v0x600000bfb180_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600000bfb0f0_0;
    %load/vec4 v0x600000bfb060_0;
    %add;
    %assign/vec4 v0x600000bfb180_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x14278b010;
T_18 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000be47e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000be4990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000be42d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000be4240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000be4750_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600000be4510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600000be4900_0;
    %assign/vec4 v0x600000be4990_0, 0;
T_18.2 ;
    %load/vec4 v0x600000be4480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600000be41b0_0;
    %assign/vec4 v0x600000be42d0_0, 0;
    %load/vec4 v0x600000be42d0_0;
    %assign/vec4 v0x600000be4240_0, 0;
    %load/vec4 v0x600000be4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600000be4630_0;
    %assign/vec4 v0x600000be4750_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600000be46c0_0;
    %load/vec4 v0x600000be4630_0;
    %add;
    %assign/vec4 v0x600000be4750_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1427889c0;
T_19 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000be5d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000be5ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000be5830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000be57a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000be5cb0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600000be5a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600000be5e60_0;
    %assign/vec4 v0x600000be5ef0_0, 0;
T_19.2 ;
    %load/vec4 v0x600000be59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600000be5710_0;
    %assign/vec4 v0x600000be5830_0, 0;
    %load/vec4 v0x600000be5830_0;
    %assign/vec4 v0x600000be57a0_0, 0;
    %load/vec4 v0x600000be58c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600000be5b90_0;
    %assign/vec4 v0x600000be5cb0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600000be5c20_0;
    %load/vec4 v0x600000be5b90_0;
    %add;
    %assign/vec4 v0x600000be5cb0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x142786370;
T_20 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000be72a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000be7450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000be6d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000be6d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000be7210_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600000be6fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600000be73c0_0;
    %assign/vec4 v0x600000be7450_0, 0;
T_20.2 ;
    %load/vec4 v0x600000be6f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x600000be6c70_0;
    %assign/vec4 v0x600000be6d90_0, 0;
    %load/vec4 v0x600000be6d90_0;
    %assign/vec4 v0x600000be6d00_0, 0;
    %load/vec4 v0x600000be6e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600000be70f0_0;
    %assign/vec4 v0x600000be7210_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600000be7180_0;
    %load/vec4 v0x600000be70f0_0;
    %add;
    %assign/vec4 v0x600000be7210_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x142783d20;
T_21 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000be0870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000be0a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000be0360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000be02d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000be07e0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600000be05a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600000be0990_0;
    %assign/vec4 v0x600000be0a20_0, 0;
T_21.2 ;
    %load/vec4 v0x600000be0510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600000be0240_0;
    %assign/vec4 v0x600000be0360_0, 0;
    %load/vec4 v0x600000be0360_0;
    %assign/vec4 v0x600000be02d0_0, 0;
    %load/vec4 v0x600000be03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600000be06c0_0;
    %assign/vec4 v0x600000be07e0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600000be0750_0;
    %load/vec4 v0x600000be06c0_0;
    %add;
    %assign/vec4 v0x600000be07e0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x142781840;
T_22 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000be1dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000be1f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000be18c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000be1830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000be1d40_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600000be1b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600000be1ef0_0;
    %assign/vec4 v0x600000be1f80_0, 0;
T_22.2 ;
    %load/vec4 v0x600000be1a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600000be17a0_0;
    %assign/vec4 v0x600000be18c0_0, 0;
    %load/vec4 v0x600000be18c0_0;
    %assign/vec4 v0x600000be1830_0, 0;
    %load/vec4 v0x600000be1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600000be1c20_0;
    %assign/vec4 v0x600000be1d40_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600000be1cb0_0;
    %load/vec4 v0x600000be1c20_0;
    %add;
    %assign/vec4 v0x600000be1d40_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x14277f1f0;
T_23 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000be3330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000be34e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000be2e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000be2d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000be32a0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600000be3060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600000be3450_0;
    %assign/vec4 v0x600000be34e0_0, 0;
T_23.2 ;
    %load/vec4 v0x600000be2fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600000be2d00_0;
    %assign/vec4 v0x600000be2e20_0, 0;
    %load/vec4 v0x600000be2e20_0;
    %assign/vec4 v0x600000be2d90_0, 0;
    %load/vec4 v0x600000be2eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600000be3180_0;
    %assign/vec4 v0x600000be32a0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600000be3210_0;
    %load/vec4 v0x600000be3180_0;
    %add;
    %assign/vec4 v0x600000be32a0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x14277cba0;
T_24 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000bec900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000becab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bec3f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bec360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000bec870_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600000bec630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x600000beca20_0;
    %assign/vec4 v0x600000becab0_0, 0;
T_24.2 ;
    %load/vec4 v0x600000bec5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x600000bec2d0_0;
    %assign/vec4 v0x600000bec3f0_0, 0;
    %load/vec4 v0x600000bec3f0_0;
    %assign/vec4 v0x600000bec360_0, 0;
    %load/vec4 v0x600000bec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v0x600000bec750_0;
    %assign/vec4 v0x600000bec870_0, 0;
    %jmp T_24.7;
T_24.6 ;
    %load/vec4 v0x600000bec7e0_0;
    %load/vec4 v0x600000bec750_0;
    %add;
    %assign/vec4 v0x600000bec870_0, 0;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1427758b0;
T_25 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000bede60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bee010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bed950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bed8c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000beddd0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600000bedb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x600000bedf80_0;
    %assign/vec4 v0x600000bee010_0, 0;
T_25.2 ;
    %load/vec4 v0x600000bedb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x600000bed830_0;
    %assign/vec4 v0x600000bed950_0, 0;
    %load/vec4 v0x600000bed950_0;
    %assign/vec4 v0x600000bed8c0_0, 0;
    %load/vec4 v0x600000bed9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v0x600000bedcb0_0;
    %assign/vec4 v0x600000beddd0_0, 0;
    %jmp T_25.7;
T_25.6 ;
    %load/vec4 v0x600000bedd40_0;
    %load/vec4 v0x600000bedcb0_0;
    %add;
    %assign/vec4 v0x600000beddd0_0, 0;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x14278ebb0;
T_26 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000be86c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000bf05a0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x600000bf05a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600000bf05a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bf0510, 0, 4;
    %load/vec4 v0x600000bf05a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bf05a0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600000be8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000be83f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bf0510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000bf05a0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x600000bf05a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x600000bf05a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000bf0510, 4;
    %ix/getv/s 3, v0x600000bf05a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bf0510, 0, 4;
    %load/vec4 v0x600000bf05a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bf05a0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x142789f10;
T_27 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000be86c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000bf06c0_0, 0, 32;
T_27.2 ;
    %load/vec4 v0x600000bf06c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_27.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600000bf06c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bf0630, 0, 4;
    %load/vec4 v0x600000bf06c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bf06c0_0, 0, 32;
    %jmp T_27.2;
T_27.3 ;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600000be8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000be83f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bf0630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000bf06c0_0, 0, 32;
T_27.6 ;
    %load/vec4 v0x600000bf06c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_27.7, 5;
    %load/vec4 v0x600000bf06c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000bf0630, 4;
    %ix/getv/s 3, v0x600000bf06c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bf0630, 0, 4;
    %load/vec4 v0x600000bf06c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bf06c0_0, 0, 32;
    %jmp T_27.6;
T_27.7 ;
T_27.4 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x142785270;
T_28 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000be86c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000bf07e0_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x600000bf07e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600000bf07e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bf0750, 0, 4;
    %load/vec4 v0x600000bf07e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bf07e0_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x600000be8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000be83f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bf0750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000bf07e0_0, 0, 32;
T_28.6 ;
    %load/vec4 v0x600000bf07e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_28.7, 5;
    %load/vec4 v0x600000bf07e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000bf0750, 4;
    %ix/getv/s 3, v0x600000bf07e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bf0750, 0, 4;
    %load/vec4 v0x600000bf07e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bf07e0_0, 0, 32;
    %jmp T_28.6;
T_28.7 ;
T_28.4 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x142795a50;
T_29 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000be86c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000be8990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000be8090_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x600000be8a20_0;
    %assign/vec4 v0x600000be8990_0, 0;
    %load/vec4 v0x600000be8120_0;
    %assign/vec4 v0x600000be8090_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x142795a50;
T_30 ;
    %wait E_0x600002c8a8c0;
    %load/vec4 v0x600000be8990_0;
    %store/vec4 v0x600000be8a20_0, 0, 3;
    %load/vec4 v0x600000be8090_0;
    %store/vec4 v0x600000be8120_0, 0, 16;
    %load/vec4 v0x600000be8990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %jmp T_30.5;
T_30.0 ;
    %load/vec4 v0x600000be8900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v0x600000be8bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_30.9, 8;
T_30.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_30.9, 8;
 ; End of false expr.
    %blend;
T_30.9;
    %store/vec4 v0x600000be8a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000be8120_0, 0, 16;
T_30.6 ;
    %jmp T_30.5;
T_30.1 ;
    %load/vec4 v0x600000be8bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600000be8a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000be8120_0, 0, 16;
T_30.10 ;
    %jmp T_30.5;
T_30.2 ;
    %load/vec4 v0x600000be8090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600000be8120_0, 0, 16;
    %load/vec4 v0x600000befe70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600000be8090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_30.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600000be8a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000be8120_0, 0, 16;
T_30.12 ;
    %jmp T_30.5;
T_30.3 ;
    %load/vec4 v0x600000be8090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600000be8120_0, 0, 16;
    %load/vec4 v0x600000be82d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600000be8090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_30.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600000be8a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000be8120_0, 0, 16;
T_30.14 ;
    %jmp T_30.5;
T_30.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600000be8a20_0, 0, 3;
    %jmp T_30.5;
T_30.5 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x14279bb10;
T_31 ;
    %wait E_0x600002cb5b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %load/vec4 v0x600000b95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600000b95050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x14279bb10;
T_32 ;
    %wait E_0x600002cb5ac0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000b94990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x14279bc80;
T_33 ;
    %wait E_0x600002cb5b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %load/vec4 v0x600000b95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600000b95050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x14279bc80;
T_34 ;
    %wait E_0x600002cb5ac0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000b94990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x14279bdf0;
T_35 ;
    %wait E_0x600002cb5b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %load/vec4 v0x600000b95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600000b95050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x14279bdf0;
T_36 ;
    %wait E_0x600002cb5ac0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000b94990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x14279bf60;
T_37 ;
    %wait E_0x600002cb5b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %load/vec4 v0x600000b95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600000b95050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x14279bf60;
T_38 ;
    %wait E_0x600002cb5ac0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000b94990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x14279c0d0;
T_39 ;
    %wait E_0x600002cb5b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %load/vec4 v0x600000b95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600000b95050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x14279c0d0;
T_40 ;
    %wait E_0x600002cb5ac0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000b94990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x14279c240;
T_41 ;
    %wait E_0x600002cb5b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %load/vec4 v0x600000b95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600000b95050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x14279c240;
T_42 ;
    %wait E_0x600002cb5ac0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000b94990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x14279c3b0;
T_43 ;
    %wait E_0x600002cb5b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %load/vec4 v0x600000b95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600000b95050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x14279c3b0;
T_44 ;
    %wait E_0x600002cb5ac0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000b94990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x14279c520;
T_45 ;
    %wait E_0x600002cb5b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %load/vec4 v0x600000b95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600000b95050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x14279c520;
T_46 ;
    %wait E_0x600002cb5ac0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000b94990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x14279c690;
T_47 ;
    %wait E_0x600002cb5b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %load/vec4 v0x600000b95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600000b95050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x14279c690;
T_48 ;
    %wait E_0x600002cb5ac0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000b94990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x14279c800;
T_49 ;
    %wait E_0x600002cb5b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %load/vec4 v0x600000b95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600000b95050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x14279c800;
T_50 ;
    %wait E_0x600002cb5ac0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000b94990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x14279c970;
T_51 ;
    %wait E_0x600002cb5b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %load/vec4 v0x600000b95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600000b95050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x14279c970;
T_52 ;
    %wait E_0x600002cb5ac0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000b94990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x14279cae0;
T_53 ;
    %wait E_0x600002cb5b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %load/vec4 v0x600000b95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600000b95050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x14279cae0;
T_54 ;
    %wait E_0x600002cb5ac0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000b94990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x14279cc50;
T_55 ;
    %wait E_0x600002cb5b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %load/vec4 v0x600000b95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600000b95050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x14279cc50;
T_56 ;
    %wait E_0x600002cb5ac0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000b94990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x14279cdc0;
T_57 ;
    %wait E_0x600002cb5b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %load/vec4 v0x600000b95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600000b95050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x14279cdc0;
T_58 ;
    %wait E_0x600002cb5ac0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000b94990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x14279cf30;
T_59 ;
    %wait E_0x600002cb5b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %load/vec4 v0x600000b95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600000b95050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x14279cf30;
T_60 ;
    %wait E_0x600002cb5ac0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000b94990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x14279d0a0;
T_61 ;
    %wait E_0x600002cb5b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %load/vec4 v0x600000b95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_61.9;
T_61.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_61.9;
T_61.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_61.9;
T_61.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_61.9;
T_61.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_61.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_61.11, 8;
T_61.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_61.11, 8;
 ; End of false expr.
    %blend;
T_61.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_61.9;
T_61.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_61.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_61.13, 8;
T_61.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %jmp/0 T_61.13, 8;
 ; End of false expr.
    %blend;
T_61.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_61.9;
T_61.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_61.9;
T_61.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_61.9;
T_61.7 ;
    %load/vec4 v0x600000b95050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b95290, 4, 0;
    %jmp T_61.9;
T_61.9 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x14279d0a0;
T_62 ;
    %wait E_0x600002cb5ac0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000b94990_0, 4, 16;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x14279b690;
T_63 ;
    %wait E_0x600002cb5a00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b950e0_0, 0, 32;
T_63.0 ;
    %load/vec4 v0x600000b950e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_63.1, 5;
    %ix/getv/s 4, v0x600000b950e0_0;
    %load/vec4a v0x600000b95170, 4;
    %ix/getv/s 4, v0x600000b950e0_0;
    %store/vec4a v0x600000b95560, 4, 0;
    %load/vec4 v0x600000b950e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b950e0_0, 0, 32;
    %jmp T_63.0;
T_63.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000b95c20_0, 0, 32;
T_63.2 ;
    %load/vec4 v0x600000b95c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_63.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b950e0_0, 0, 32;
T_63.4 ;
    %load/vec4 v0x600000b950e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600000b95c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_63.5, 5;
    %load/vec4 v0x600000b95dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %load/vec4 v0x600000b95c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000b950e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b95560, 4;
    %load/vec4 v0x600000b95c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000b950e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000b95560, 4, 0;
    %jmp T_63.10;
T_63.6 ;
    %load/vec4 v0x600000b95c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000b950e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b95560, 4;
    %load/vec4 v0x600000b95c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000b950e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b95560, 4;
    %add;
    %load/vec4 v0x600000b95c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000b950e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000b95560, 4, 0;
    %jmp T_63.10;
T_63.7 ;
    %load/vec4 v0x600000b95c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000b950e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b95560, 4;
    %load/vec4 v0x600000b95c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000b950e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b95560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_63.11, 8;
    %load/vec4 v0x600000b95c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000b950e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b95560, 4;
    %jmp/1 T_63.12, 8;
T_63.11 ; End of true expr.
    %load/vec4 v0x600000b95c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000b950e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b95560, 4;
    %jmp/0 T_63.12, 8;
 ; End of false expr.
    %blend;
T_63.12;
    %load/vec4 v0x600000b95c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000b950e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000b95560, 4, 0;
    %jmp T_63.10;
T_63.8 ;
    %load/vec4 v0x600000b95c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000b950e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b95560, 4;
    %load/vec4 v0x600000b95c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000b950e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b95560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_63.13, 8;
    %load/vec4 v0x600000b95c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000b950e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b95560, 4;
    %jmp/1 T_63.14, 8;
T_63.13 ; End of true expr.
    %load/vec4 v0x600000b95c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000b950e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b95560, 4;
    %jmp/0 T_63.14, 8;
 ; End of false expr.
    %blend;
T_63.14;
    %load/vec4 v0x600000b95c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000b950e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000b95560, 4, 0;
    %jmp T_63.10;
T_63.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600000b950e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b950e0_0, 0, 32;
    %jmp T_63.4;
T_63.5 ;
    %load/vec4 v0x600000b95c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b95c20_0, 0, 32;
    %jmp T_63.2;
T_63.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b95560, 4;
    %store/vec4 v0x600000b954d0_0, 0, 16;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x14279b690;
T_64 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000b955f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000b95cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000b94c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000b94f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000b94900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b95b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b958c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b94ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b95dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000b95ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000b96130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000b962e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000b95050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000b953b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000b94e10_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b95b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b958c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b94ea0_0, 0;
    %load/vec4 v0x600000b95cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_64.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_64.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_64.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_64.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_64.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_64.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_64.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000b95cb0_0, 0;
    %jmp T_64.10;
T_64.2 ;
    %load/vec4 v0x600000b94cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.11, 8;
    %load/vec4 v0x600000b94ab0_0;
    %assign/vec4 v0x600000b94c60_0, 0;
    %load/vec4 v0x600000b95d40_0;
    %assign/vec4 v0x600000b95dd0_0, 0;
    %load/vec4 v0x600000b95e60_0;
    %assign/vec4 v0x600000b95ef0_0, 0;
    %load/vec4 v0x600000b96010_0;
    %assign/vec4 v0x600000b96130_0, 0;
    %load/vec4 v0x600000b961c0_0;
    %assign/vec4 v0x600000b962e0_0, 0;
    %load/vec4 v0x600000b94fc0_0;
    %assign/vec4 v0x600000b95050_0, 0;
    %load/vec4 v0x600000b95320_0;
    %assign/vec4 v0x600000b953b0_0, 0;
    %load/vec4 v0x600000b94d80_0;
    %assign/vec4 v0x600000b94e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600000b95cb0_0, 0;
T_64.11 ;
    %jmp T_64.10;
T_64.3 ;
    %load/vec4 v0x600000b94e10_0;
    %assign/vec4 v0x600000b94f30_0, 0;
    %load/vec4 v0x600000b953b0_0;
    %assign/vec4 v0x600000b94900_0, 0;
    %load/vec4 v0x600000b95dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_64.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_64.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_64.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_64.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_64.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600000b95cb0_0, 0;
    %jmp T_64.19;
T_64.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000b958c0_0, 0;
    %load/vec4 v0x600000b953b0_0;
    %assign/vec4 v0x600000b95710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600000b95cb0_0, 0;
    %jmp T_64.19;
T_64.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000b95b90_0, 0;
    %load/vec4 v0x600000b953b0_0;
    %assign/vec4 v0x600000b95710_0, 0;
    %load/vec4 v0x600000b960a0_0;
    %assign/vec4 v0x600000b95a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600000b95cb0_0, 0;
    %jmp T_64.19;
T_64.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000b95cb0_0, 0;
    %jmp T_64.19;
T_64.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000b95cb0_0, 0;
    %jmp T_64.19;
T_64.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000b95cb0_0, 0;
    %jmp T_64.19;
T_64.19 ;
    %pop/vec4 1;
    %jmp T_64.10;
T_64.4 ;
    %load/vec4 v0x600000b94990_0;
    %load/vec4 v0x600000b95ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b95f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600000b95cb0_0, 0;
    %jmp T_64.10;
T_64.5 ;
    %load/vec4 v0x600000b95950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.20, 8;
    %load/vec4 v0x600000b95dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_64.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600000b95cb0_0, 0;
    %jmp T_64.23;
T_64.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600000b95cb0_0, 0;
T_64.23 ;
T_64.20 ;
    %jmp T_64.10;
T_64.6 ;
    %load/vec4 v0x600000b957a0_0;
    %load/vec4 v0x600000b95ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b95f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600000b95cb0_0, 0;
    %jmp T_64.10;
T_64.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600000b954d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000b95ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b95f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600000b95cb0_0, 0;
    %jmp T_64.10;
T_64.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000b94ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000b95cb0_0, 0;
    %jmp T_64.10;
T_64.10 ;
    %pop/vec4 1;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x14279ac40;
T_65 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000bf4cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000bf5320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bf4b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000bf4bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000bf4360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000bf4c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000bf43f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000bf47e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000bf4ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600000bf4630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600000bf46c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000bf4900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000bf4990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600000bf4480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000bf4e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600000bf5170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bf5290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bf4fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600000bcb450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600000bcb060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bcb570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bcb180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bcb720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bcb330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600000bcbcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bcbde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bcc6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bcbb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bf4510_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bf5290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bf4fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bf4510_0, 0;
    %load/vec4 v0x600000bf5320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_65.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_65.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_65.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_65.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_65.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_65.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_65.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_65.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_65.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_65.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_65.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_65.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_65.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_65.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000bf5320_0, 0;
    %jmp T_65.17;
T_65.2 ;
    %load/vec4 v0x600000bf42d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.18, 8;
    %load/vec4 v0x600000bf53b0_0;
    %assign/vec4 v0x600000bf4b40_0, 0;
    %load/vec4 v0x600000bf45a0_0;
    %assign/vec4 v0x600000bf4630_0, 0;
    %load/vec4 v0x600000bf4870_0;
    %assign/vec4 v0x600000bf4900_0, 0;
    %load/vec4 v0x600000bf4000_0;
    %assign/vec4 v0x600000bf4c60_0, 0;
    %load/vec4 v0x600000bcc630_0;
    %assign/vec4 v0x600000bf43f0_0, 0;
    %load/vec4 v0x600000bf4750_0;
    %assign/vec4 v0x600000bf47e0_0, 0;
    %load/vec4 v0x600000bf4a20_0;
    %assign/vec4 v0x600000bf4ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000bf5320_0, 0;
T_65.18 ;
    %jmp T_65.17;
T_65.3 ;
    %load/vec4 v0x600000bf4630_0;
    %assign/vec4 v0x600000bf46c0_0, 0;
    %load/vec4 v0x600000bf4900_0;
    %assign/vec4 v0x600000bf4990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000bf4bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000bf4360_0, 0;
    %load/vec4 v0x600000bf4b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_65.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_65.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600000bf5320_0, 0;
    %jmp T_65.23;
T_65.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600000bf5320_0, 0;
    %jmp T_65.23;
T_65.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600000bf5320_0, 0;
    %jmp T_65.23;
T_65.23 ;
    %pop/vec4 1;
    %jmp T_65.17;
T_65.4 ;
    %load/vec4 v0x600000bf46c0_0;
    %assign/vec4 v0x600000bcb060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bcb180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000bcb330_0, 0;
    %load/vec4 v0x600000bcb210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.26, 9;
    %load/vec4 v0x600000bcb330_0;
    %and;
T_65.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bcb330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000bcbb10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600000bf5320_0, 0;
T_65.24 ;
    %jmp T_65.17;
T_65.5 ;
    %load/vec4 v0x600000bcbba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.29, 9;
    %load/vec4 v0x600000bcbb10_0;
    %and;
T_65.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.27, 8;
    %load/vec4 v0x600000bcb960_0;
    %assign/vec4 v0x600000bf4480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bcbb10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600000bf5320_0, 0;
T_65.27 ;
    %jmp T_65.17;
T_65.6 ;
    %load/vec4 v0x600000bf4990_0;
    %assign/vec4 v0x600000bf4e10_0, 0;
    %load/vec4 v0x600000bf4480_0;
    %assign/vec4 v0x600000bf5170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000bf5290_0, 0;
    %load/vec4 v0x600000bf5050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600000bf5320_0, 0;
T_65.30 ;
    %jmp T_65.17;
T_65.7 ;
    %load/vec4 v0x600000bf4990_0;
    %assign/vec4 v0x600000bf4e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000bf4fc0_0, 0;
    %load/vec4 v0x600000bf5050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600000bf5320_0, 0;
T_65.32 ;
    %jmp T_65.17;
T_65.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600000bf5320_0, 0;
    %jmp T_65.17;
T_65.9 ;
    %load/vec4 v0x600000bf4ea0_0;
    %assign/vec4 v0x600000bf4480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600000bf5320_0, 0;
    %jmp T_65.17;
T_65.10 ;
    %load/vec4 v0x600000bf46c0_0;
    %assign/vec4 v0x600000bcb450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bcb570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000bcb720_0, 0;
    %load/vec4 v0x600000bcb600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.36, 9;
    %load/vec4 v0x600000bcb720_0;
    %and;
T_65.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bcb720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600000bf5320_0, 0;
T_65.34 ;
    %jmp T_65.17;
T_65.11 ;
    %load/vec4 v0x600000bf4480_0;
    %assign/vec4 v0x600000bcbcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000bcbde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000bcc6c0_0, 0;
    %load/vec4 v0x600000bcbe70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.39, 9;
    %load/vec4 v0x600000bcc6c0_0;
    %and;
T_65.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bcc6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bcbde0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600000bf5320_0, 0;
T_65.37 ;
    %jmp T_65.17;
T_65.12 ;
    %load/vec4 v0x600000bcb8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600000bf5320_0, 0;
T_65.40 ;
    %jmp T_65.17;
T_65.13 ;
    %load/vec4 v0x600000bf4360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600000bf4360_0, 0;
    %load/vec4 v0x600000bf46c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600000bf46c0_0, 0;
    %load/vec4 v0x600000bf4990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600000bf4990_0, 0;
    %load/vec4 v0x600000bf43f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600000bf4360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_65.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600000bf5320_0, 0;
    %jmp T_65.43;
T_65.42 ;
    %load/vec4 v0x600000bf4b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_65.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_65.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600000bf5320_0, 0;
    %jmp T_65.47;
T_65.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600000bf5320_0, 0;
    %jmp T_65.47;
T_65.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600000bf5320_0, 0;
    %jmp T_65.47;
T_65.47 ;
    %pop/vec4 1;
T_65.43 ;
    %jmp T_65.17;
T_65.14 ;
    %load/vec4 v0x600000bf4bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600000bf4bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000bf4360_0, 0;
    %load/vec4 v0x600000bf4c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600000bf4bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_65.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600000bf5320_0, 0;
    %jmp T_65.49;
T_65.48 ;
    %load/vec4 v0x600000bf4630_0;
    %load/vec4 v0x600000bf4bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600000bf47e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600000bf46c0_0, 0;
    %load/vec4 v0x600000bf4900_0;
    %load/vec4 v0x600000bf4bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600000bf4ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600000bf4990_0, 0;
    %load/vec4 v0x600000bf4b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_65.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_65.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600000bf5320_0, 0;
    %jmp T_65.53;
T_65.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600000bf5320_0, 0;
    %jmp T_65.53;
T_65.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600000bf5320_0, 0;
    %jmp T_65.53;
T_65.53 ;
    %pop/vec4 1;
T_65.49 ;
    %jmp T_65.17;
T_65.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000bf4510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000bf5320_0, 0;
    %jmp T_65.17;
T_65.17 ;
    %pop/vec4 1;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x14276ab50;
T_66 ;
    %wait E_0x600002cb4e00;
    %load/vec4 v0x600000be90e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600000be9050_0;
    %load/vec4 v0x600000be8cf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000be8ea0, 0, 4;
T_66.0 ;
    %load/vec4 v0x600000be8fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600000be8cf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600000be8ea0, 4;
    %assign/vec4 v0x600000be8f30_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x14276ab50;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000be8e10_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600000be8e10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000be8e10_0;
    %store/vec4a v0x600000be8ea0, 4, 0;
    %load/vec4 v0x600000be8e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000be8e10_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x14276ae30;
T_68 ;
    %wait E_0x600002cb4e00;
    %load/vec4 v0x600000be95f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600000be9560_0;
    %load/vec4 v0x600000be9200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000be93b0, 0, 4;
T_68.0 ;
    %load/vec4 v0x600000be94d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600000be9200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600000be93b0, 4;
    %assign/vec4 v0x600000be9440_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x14276ae30;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000be9320_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600000be9320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000be9320_0;
    %store/vec4a v0x600000be93b0, 4, 0;
    %load/vec4 v0x600000be9320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000be9320_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x1427a0fb0;
T_70 ;
    %wait E_0x600002cb4e00;
    %load/vec4 v0x600000be9b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600000be9a70_0;
    %load/vec4 v0x600000be9710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000be98c0, 0, 4;
T_70.0 ;
    %load/vec4 v0x600000be99e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600000be9710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600000be98c0, 4;
    %assign/vec4 v0x600000be9950_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x1427a0fb0;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000be9830_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600000be9830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000be9830_0;
    %store/vec4a v0x600000be98c0, 4, 0;
    %load/vec4 v0x600000be9830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000be9830_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x14279b040;
T_72 ;
    %wait E_0x600002cb4e00;
    %load/vec4 v0x600000bea010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %load/vec4 v0x600000be9f80_0;
    %load/vec4 v0x600000be9c20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000be9dd0, 0, 4;
T_72.0 ;
    %load/vec4 v0x600000be9ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0x600000be9c20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600000be9dd0, 4;
    %assign/vec4 v0x600000be9e60_0, 0;
T_72.2 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x14279b040;
T_73 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000be9d40_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600000be9d40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_73.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000be9d40_0;
    %store/vec4a v0x600000be9dd0, 4, 0;
    %load/vec4 v0x600000be9d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000be9d40_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %end;
    .thread T_73;
    .scope S_0x14279a8b0;
T_74 ;
    %wait E_0x600002cb4cc0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000bea2e0_0, 0, 32;
T_74.0 ;
    %load/vec4 v0x600000bea2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_74.1, 5;
    %load/vec4 v0x600000beb960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_74.2, 8;
    %load/vec4 v0x600000bea6d0_0;
    %pad/u 32;
    %load/vec4 v0x600000bea2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.2;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4 v0x600000bebc30_0, 4, 1;
    %load/vec4 v0x600000beb450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_74.3, 8;
    %load/vec4 v0x600000bea520_0;
    %pad/u 32;
    %load/vec4 v0x600000bea2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.3;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4 v0x600000bebb10_0, 4, 1;
    %load/vec4 v0x600000beb720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_74.4, 8;
    %load/vec4 v0x600000bea640_0;
    %pad/u 32;
    %load/vec4 v0x600000bea2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.4;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4 v0x600000bebba0_0, 4, 1;
    %load/vec4 v0x600000b941b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_74.6, 8;
    %load/vec4 v0x600000b94000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_74.6;
    %flag_get/vec4 8;
    %jmp/0 T_74.5, 8;
    %load/vec4 v0x600000bea910_0;
    %pad/u 32;
    %load/vec4 v0x600000bea2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.5;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4 v0x600000bebcc0_0, 4, 1;
    %load/vec4 v0x600000beaf40_0;
    %flag_set/vec4 8;
    %jmp/1 T_74.8, 8;
    %load/vec4 v0x600000bead90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_74.8;
    %flag_get/vec4 8;
    %jmp/0 T_74.7, 8;
    %load/vec4 v0x600000bea400_0;
    %pad/u 32;
    %load/vec4 v0x600000bea2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.7;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4 v0x600000beba80_0, 4, 1;
    %load/vec4 v0x600000bea2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bea2e0_0, 0, 32;
    %jmp T_74.0;
T_74.1 ;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x14279a8b0;
T_75 ;
    %wait E_0x600002cb4c80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000bea2e0_0, 0, 32;
T_75.0 ;
    %load/vec4 v0x600000bea2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_75.1, 5;
    %load/vec4 v0x600000bebc30_0;
    %load/vec4 v0x600000bea2e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4 v0x600000beb180_0, 4, 1;
    %load/vec4 v0x600000bebb10_0;
    %load/vec4 v0x600000bea2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_75.2, 8;
    %load/vec4 v0x600000bebc30_0;
    %load/vec4 v0x600000bea2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.2;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4 v0x600000beb060_0, 4, 1;
    %load/vec4 v0x600000bebba0_0;
    %load/vec4 v0x600000bea2e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_75.4, 9;
    %load/vec4 v0x600000bebc30_0;
    %load/vec4 v0x600000bea2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_75.3, 8;
    %load/vec4 v0x600000bebb10_0;
    %load/vec4 v0x600000bea2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.3;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4 v0x600000beb0f0_0, 4, 1;
    %load/vec4 v0x600000bebcc0_0;
    %load/vec4 v0x600000bea2e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_75.7, 10;
    %load/vec4 v0x600000bebc30_0;
    %load/vec4 v0x600000bea2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_75.6, 9;
    %load/vec4 v0x600000bebb10_0;
    %load/vec4 v0x600000bea2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_75.5, 8;
    %load/vec4 v0x600000bebba0_0;
    %load/vec4 v0x600000bea2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.5;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4 v0x600000beb210_0, 4, 1;
    %load/vec4 v0x600000beba80_0;
    %load/vec4 v0x600000bea2e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_75.11, 11;
    %load/vec4 v0x600000bebc30_0;
    %load/vec4 v0x600000bea2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_75.10, 10;
    %load/vec4 v0x600000bebb10_0;
    %load/vec4 v0x600000bea2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_75.9, 9;
    %load/vec4 v0x600000bebba0_0;
    %load/vec4 v0x600000bea2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_75.8, 8;
    %load/vec4 v0x600000bebcc0_0;
    %load/vec4 v0x600000bea2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.8;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4 v0x600000beafd0_0, 4, 1;
    %load/vec4 v0x600000beb180_0;
    %load/vec4 v0x600000bea2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.12, 8;
    %load/vec4 v0x600000b943f0_0;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4a v0x600000bea370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4a v0x600000beaa30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4 v0x600000beaac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4 v0x600000bea880_0, 4, 1;
    %jmp T_75.13;
T_75.12 ;
    %load/vec4 v0x600000beb060_0;
    %load/vec4 v0x600000bea2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.14, 8;
    %load/vec4 v0x600000b942d0_0;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4a v0x600000bea370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4a v0x600000beaa30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4 v0x600000beaac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4 v0x600000bea880_0, 4, 1;
    %jmp T_75.15;
T_75.14 ;
    %load/vec4 v0x600000beb0f0_0;
    %load/vec4 v0x600000bea2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.16, 8;
    %load/vec4 v0x600000b94360_0;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4a v0x600000bea370, 4, 0;
    %load/vec4 v0x600000beb690_0;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4a v0x600000beaa30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4 v0x600000beaac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4 v0x600000bea880_0, 4, 1;
    %jmp T_75.17;
T_75.16 ;
    %load/vec4 v0x600000beb210_0;
    %load/vec4 v0x600000bea2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.18, 8;
    %load/vec4 v0x600000b94480_0;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4a v0x600000bea370, 4, 0;
    %load/vec4 v0x600000b94120_0;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4a v0x600000beaa30, 4, 0;
    %load/vec4 v0x600000b941b0_0;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4 v0x600000beaac0_0, 4, 1;
    %load/vec4 v0x600000b94000_0;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4 v0x600000bea880_0, 4, 1;
    %jmp T_75.19;
T_75.18 ;
    %load/vec4 v0x600000beafd0_0;
    %load/vec4 v0x600000bea2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.20, 8;
    %load/vec4 v0x600000b94240_0;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4a v0x600000bea370, 4, 0;
    %load/vec4 v0x600000beaeb0_0;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4a v0x600000beaa30, 4, 0;
    %load/vec4 v0x600000beaf40_0;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4 v0x600000beaac0_0, 4, 1;
    %load/vec4 v0x600000bead90_0;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4 v0x600000bea880_0, 4, 1;
    %jmp T_75.21;
T_75.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4a v0x600000bea370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4a v0x600000beaa30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4 v0x600000beaac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600000bea2e0_0;
    %store/vec4 v0x600000bea880_0, 4, 1;
T_75.21 ;
T_75.19 ;
T_75.17 ;
T_75.15 ;
T_75.13 ;
    %load/vec4 v0x600000bea2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bea2e0_0, 0, 32;
    %jmp T_75.0;
T_75.1 ;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x14279a8b0;
T_76 ;
    %wait E_0x600002cb4e00;
    %load/vec4 v0x600000bea6d0_0;
    %assign/vec4 v0x600000bea760_0, 0;
    %load/vec4 v0x600000bea520_0;
    %assign/vec4 v0x600000bea5b0_0, 0;
    %load/vec4 v0x600000bea910_0;
    %assign/vec4 v0x600000bea9a0_0, 0;
    %load/vec4 v0x600000bea400_0;
    %assign/vec4 v0x600000bea490_0, 0;
    %jmp T_76;
    .thread T_76;
    .scope S_0x14279a8b0;
T_77 ;
    %wait E_0x600002cb4c00;
    %load/vec4 v0x600000bea760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000bea7f0, 4;
    %store/vec4 v0x600000beb8d0_0, 0, 256;
    %load/vec4 v0x600000bea5b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000bea7f0, 4;
    %store/vec4 v0x600000beb3c0_0, 0, 256;
    %load/vec4 v0x600000bea9a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000bea7f0, 4;
    %store/vec4 v0x600000bebf00_0, 0, 256;
    %load/vec4 v0x600000bea490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000bea7f0, 4;
    %store/vec4 v0x600000bead00_0, 0, 256;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x1427aa380;
T_78 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000b92010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000b90360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b903f0_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600000b906c0_0;
    %assign/vec4 v0x600000b903f0_0, 0;
    %load/vec4 v0x600000b906c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %load/vec4 v0x600000b905a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600000b902d0, 4;
    %assign/vec4 v0x600000b90360_0, 0;
T_78.2 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x1427aa380;
T_79 ;
    %wait E_0x600002cb4e00;
    %load/vec4 v0x600000b91d40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.3, 10;
    %load/vec4 v0x600000b91cb0_0;
    %and;
T_79.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.2, 9;
    %load/vec4 v0x600000b91c20_0;
    %and;
T_79.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %load/vec4 v0x600000b91b90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600000b91b00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b902d0, 0, 4;
T_79.0 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x1427aa380;
T_80 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000b92010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b92be0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000b92b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b970f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b97180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b91680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000b97060_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x600000b91710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600000b92be0_0, 0;
    %load/vec4 v0x600000b90e10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600000b92b50_0, 0;
    %load/vec4 v0x600000b91710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600000b970f0_0, 0;
    %load/vec4 v0x600000b970f0_0;
    %assign/vec4 v0x600000b97180_0, 0;
    %load/vec4 v0x600000b915f0_0;
    %assign/vec4 v0x600000b91680_0, 0;
    %load/vec4 v0x600000b90ab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600000b97060_0, 0;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x1427aa380;
T_81 ;
    %wait E_0x600002c89fc0;
    %load/vec4 v0x600000b92010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000b91710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000b90ea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000b913b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000b90e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b915f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000b91440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b90f30_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b915f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b90f30_0, 0;
    %load/vec4 v0x600000b92370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_81.5, 10;
    %load/vec4 v0x600000b91200_0;
    %and;
T_81.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_81.4, 9;
    %load/vec4 v0x600000b91710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_81.6, 4;
    %load/vec4 v0x600000b91710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_81.6;
    %and;
T_81.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %load/vec4 v0x600000b913b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600000b913b0_0, 0;
T_81.2 ;
    %load/vec4 v0x600000b91710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_81.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_81.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_81.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_81.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_81.11, 6;
    %jmp T_81.12;
T_81.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000b91440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000b913b0_0, 0;
    %load/vec4 v0x600000b90870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b91440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000b90e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600000b91710_0, 0;
T_81.13 ;
    %jmp T_81.12;
T_81.8 ;
    %load/vec4 v0x600000b919e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.15, 8;
    %load/vec4 v0x600000b90e10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600000b90e10_0, 0;
    %load/vec4 v0x600000b90e10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_81.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000b915f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000b90ea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600000b91710_0, 0;
T_81.17 ;
T_81.15 ;
    %jmp T_81.12;
T_81.9 ;
    %load/vec4 v0x600000b90bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.19, 8;
    %load/vec4 v0x600000b90ea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600000b90ea0_0, 0;
T_81.19 ;
    %load/vec4 v0x600000b92250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600000b91710_0, 0;
T_81.21 ;
    %jmp T_81.12;
T_81.10 ;
    %load/vec4 v0x600000b913b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_81.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000b91710_0, 0;
T_81.23 ;
    %jmp T_81.12;
T_81.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000b90f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000b91710_0, 0;
    %jmp T_81.12;
T_81.12 ;
    %pop/vec4 1;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x1427a81c0;
T_82 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000b938d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000b9c000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000b9c3f0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600000b9c480_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000b939f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000b9c090_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600000b93b10_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600000b93a80_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000b93cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000b93ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000b93e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000b93180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000b92f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000b937b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000b933c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000b93600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000b934e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000b93330_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600000b93450_0, 0, 256;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b93960_0, 0, 32;
    %end;
    .thread T_82, $init;
    .scope S_0x1427a81c0;
T_83 ;
    %delay 5000, 0;
    %load/vec4 v0x600000b938d0_0;
    %inv;
    %store/vec4 v0x600000b938d0_0, 0, 1;
    %jmp T_83;
    .thread T_83;
    .scope S_0x1427a81c0;
T_84 ;
    %vpi_call/w 3 105 "$display", "\000" {0 0 0};
    %vpi_call/w 3 106 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 107 "$display", "\342\225\221           TPC Integration Testbench                        \342\225\221" {0 0 0};
    %vpi_call/w 3 108 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000b9c000_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 3 113 "$display", "\000" {0 0 0};
    %vpi_call/w 3 114 "$display", "[TEST 1] Reset State" {0 0 0};
    %load/vec4 v0x600000b9c240_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_84.4, 11;
    %load/vec4 v0x600000b9c2d0_0;
    %nor/r;
    %and;
T_84.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_84.3, 10;
    %load/vec4 v0x600000b9c360_0;
    %nor/r;
    %and;
T_84.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.2, 9;
    %load/vec4 v0x600000b93c30_0;
    %and;
T_84.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %vpi_call/w 3 115 "$display", "  PASS: TPC idle" {0 0 0};
    %jmp T_84.1;
T_84.0 ;
    %vpi_call/w 3 116 "$display", "  FAIL" {0 0 0};
    %load/vec4 v0x600000b93960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b93960_0, 0, 32;
T_84.1 ;
    %vpi_call/w 3 119 "$display", "\000" {0 0 0};
    %vpi_call/w 3 120 "$display", "[TEST 2] Load Instructions via NoC" {0 0 0};
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x600000b92c70_0, 0, 12;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x600000b92d00_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x14279d690;
    %join;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x600000b92c70_0, 0, 12;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x600000b92d00_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x14279d690;
    %join;
    %pushi/vec4 2, 0, 12;
    %store/vec4 v0x600000b92c70_0, 0, 12;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %store/vec4 v0x600000b92d00_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x14279d690;
    %join;
    %vpi_call/w 3 124 "$display", "  PASS: 3 instructions loaded (NOP, NOP, HALT)" {0 0 0};
    %delay 50000, 0;
    %vpi_call/w 3 129 "$display", "\000" {0 0 0};
    %vpi_call/w 3 130 "$display", "[TEST 3] Execute NOP, NOP, HALT" {0 0 0};
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600000b92d90_0, 0, 20;
    %fork TD_tb_tpc.run_tpc, S_0x14279d800;
    %join;
    %load/vec4 v0x600000b9c2d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.7, 9;
    %load/vec4 v0x600000b9c360_0;
    %nor/r;
    %and;
T_84.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.5, 8;
    %vpi_call/w 3 132 "$display", "  PASS: Program completed (%0d cycles)", v0x600000b9c1b0_0 {0 0 0};
    %jmp T_84.6;
T_84.5 ;
    %vpi_call/w 3 133 "$display", "  FAIL: done=%b error=%b", v0x600000b9c2d0_0, v0x600000b9c360_0 {0 0 0};
    %load/vec4 v0x600000b93960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b93960_0, 0, 32;
T_84.6 ;
    %delay 100000, 0;
    %vpi_call/w 3 138 "$display", "\000" {0 0 0};
    %vpi_call/w 3 139 "$display", "[TEST 4] Busy During Execution" {0 0 0};
    %pushi/vec4 16, 0, 12;
    %store/vec4 v0x600000b92c70_0, 0, 12;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x600000b92d00_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x14279d690;
    %join;
    %pushi/vec4 17, 0, 12;
    %store/vec4 v0x600000b92c70_0, 0, 12;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x600000b92d00_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x14279d690;
    %join;
    %pushi/vec4 18, 0, 12;
    %store/vec4 v0x600000b92c70_0, 0, 12;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x600000b92d00_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x14279d690;
    %join;
    %pushi/vec4 19, 0, 12;
    %store/vec4 v0x600000b92c70_0, 0, 12;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %store/vec4 v0x600000b92d00_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x14279d690;
    %join;
    %wait E_0x600002cb67c0;
    %pushi/vec4 16, 0, 20;
    %store/vec4 v0x600000b9c480_0, 0, 20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000b9c3f0_0, 0, 1;
    %wait E_0x600002cb4e00;
    %wait E_0x600002cb67c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000b9c3f0_0, 0, 1;
    %delay 30000, 0;
    %load/vec4 v0x600000b9c240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.8, 8;
    %vpi_call/w 3 152 "$display", "  PASS: TPC busy during execution" {0 0 0};
    %jmp T_84.9;
T_84.8 ;
    %vpi_call/w 3 153 "$display", "  FAIL: not busy" {0 0 0};
    %load/vec4 v0x600000b93960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b93960_0, 0, 32;
T_84.9 ;
T_84.10 ;
    %load/vec4 v0x600000b9c2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_84.11, 8;
    %wait E_0x600002cb4e00;
    %jmp T_84.10;
T_84.11 ;
    %delay 100000, 0;
    %vpi_call/w 3 159 "$display", "\000" {0 0 0};
    %vpi_call/w 3 160 "$display", "[TEST 5] Multiple Programs" {0 0 0};
    %pushi/vec4 32, 0, 12;
    %store/vec4 v0x600000b92c70_0, 0, 12;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x600000b92d00_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x14279d690;
    %join;
    %pushi/vec4 33, 0, 12;
    %store/vec4 v0x600000b92c70_0, 0, 12;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %store/vec4 v0x600000b92d00_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x14279d690;
    %join;
    %pushi/vec4 32, 0, 20;
    %store/vec4 v0x600000b92d90_0, 0, 20;
    %fork TD_tb_tpc.run_tpc, S_0x14279d800;
    %join;
    %load/vec4 v0x600000b9c2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.12, 8;
    %vpi_call/w 3 164 "$display", "  PASS: Second program completed" {0 0 0};
    %jmp T_84.13;
T_84.12 ;
    %vpi_call/w 3 165 "$display", "  FAIL" {0 0 0};
    %load/vec4 v0x600000b93960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b93960_0, 0, 32;
T_84.13 ;
    %delay 100000, 0;
    %vpi_call/w 3 170 "$display", "\000" {0 0 0};
    %vpi_call/w 3 171 "$display", "[TEST 6] Error-Free Completion" {0 0 0};
    %load/vec4 v0x600000b9c360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.14, 8;
    %vpi_call/w 3 172 "$display", "  PASS: No errors" {0 0 0};
    %jmp T_84.15;
T_84.14 ;
    %vpi_call/w 3 173 "$display", "  FAIL: error flag set" {0 0 0};
    %load/vec4 v0x600000b93960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b93960_0, 0, 32;
T_84.15 ;
    %vpi_call/w 3 176 "$display", "\000" {0 0 0};
    %vpi_call/w 3 177 "$display", "\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220" {0 0 0};
    %vpi_call/w 3 178 "$display", "Tests: 6, Errors: %0d", v0x600000b93960_0 {0 0 0};
    %load/vec4 v0x600000b93960_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_84.16, 4;
    %vpi_call/w 3 179 "$display", ">>> ALL TESTS PASSED! <<<" {0 0 0};
    %jmp T_84.17;
T_84.16 ;
    %vpi_call/w 3 180 "$display", ">>> SOME TESTS FAILED <<<" {0 0 0};
T_84.17 ;
    %vpi_call/w 3 181 "$display", "\000" {0 0 0};
    %vpi_call/w 3 182 "$finish" {0 0 0};
    %end;
    .thread T_84;
    .scope S_0x1427a81c0;
T_85 ;
    %vpi_call/w 3 185 "$dumpfile", "tpc.vcd" {0 0 0};
    %vpi_call/w 3 185 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1427a81c0 {0 0 0};
    %end;
    .thread T_85;
    .scope S_0x1427a81c0;
T_86 ;
    %delay 100000000, 0;
    %vpi_call/w 3 186 "$display", "TIMEOUT!" {0 0 0};
    %vpi_call/w 3 186 "$finish" {0 0 0};
    %end;
    .thread T_86;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_tpc.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
