<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Control Signals</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Name</TH>
<TH>Location</TH>
<TH>Fan-Out</TH>
<TH>Usage</TH>
<TH>Global</TH>
<TH>Global Resource Used</TH>
<TH>Global Line Name</TH>
<TH>Enable Signal Source Name</TH>
</TR>
</thead><tbody><TR >
<TD >CLOCK_50</TD>
<TD >PIN_AJ16</TD>
<TD >3</TD>
<TD >Clock</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >CLOCK_50</TD>
<TD >PIN_AJ16</TD>
<TD >1617</TD>
<TD >Clock</TD>
<TD >yes</TD>
<TD >Global Clock</TD>
<TD >GCLK27</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >KEY[0]</TD>
<TD >PIN_AA26</TD>
<TD >10</TD>
<TD >Async. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >PCIE_PERST_N</TD>
<TD >PIN_A4</TD>
<TD >4</TD>
<TD >Async. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >PCIE_REFCLK_P</TD>
<TD >PIN_V15</TD>
<TD >1</TD>
<TD >Clock</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >FF_X22_Y54_N27</TD>
<TD >126</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >FF_X22_Y54_N27</TD>
<TD >531</TD>
<TD >Async. clear</TD>
<TD >yes</TD>
<TD >Global Clock</TD>
<TD >GCLK7</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >FF_X41_Y6_N21</TD>
<TD >7</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >FF_X41_Y6_N21</TD>
<TD >920</TD>
<TD >Async. clear, Async. load</TD>
<TD >yes</TD>
<TD >Global Clock</TD>
<TD >GCLK26</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >FF_X57_Y89_N5</TD>
<TD >637</TD>
<TD >Async. clear</TD>
<TD >yes</TD>
<TD >Global Clock</TD>
<TD >GCLK22</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|merged_reset~0</TD>
<TD >LCCOMB_X1_Y46_N16</TD>
<TD >6</TD>
<TD >Async. clear</TD>
<TD >yes</TD>
<TD >Global Clock</TD>
<TD >GCLK6</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >FF_X57_Y18_N9</TD>
<TD >84</TD>
<TD >Async. clear, Sync. clear, Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >FF_X64_Y28_N9</TD>
<TD >39</TD>
<TD >Sync. clear, Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >FF_X1_Y46_N15</TD>
<TD >953</TD>
<TD >Async. clear</TD>
<TD >yes</TD>
<TD >Global Clock</TD>
<TD >GCLK10</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1|wire_pll7_clk[1]</TD>
<TD >PLL_1</TD>
<TD >1564</TD>
<TD >Clock</TD>
<TD >yes</TD>
<TD >Global Clock</TD>
<TD >GCLK29</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1|wire_pll7_clk[2]</TD>
<TD >PLL_1</TD>
<TD >125</TD>
<TD >Clock</TD>
<TD >yes</TD>
<TD >Global Clock</TD>
<TD >GCLK28</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|write</TD>
<TD >LCCOMB_X13_Y22_N22</TD>
<TD >19</TD>
<TD >Clock enable, Write enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|always0~2</TD>
<TD >LCCOMB_X42_Y33_N14</TD>
<TD >26</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|always1~0</TD>
<TD >LCCOMB_X42_Y33_N26</TD>
<TD >26</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|always2~0</TD>
<TD >LCCOMB_X42_Y33_N12</TD>
<TD >26</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|always3~0</TD>
<TD >LCCOMB_X42_Y33_N18</TD>
<TD >26</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|always4~0</TD>
<TD >LCCOMB_X42_Y33_N24</TD>
<TD >26</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|always5~0</TD>
<TD >LCCOMB_X42_Y33_N2</TD>
<TD >26</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|always6~0</TD>
<TD >LCCOMB_X42_Y33_N0</TD>
<TD >26</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|always7~0</TD>
<TD >LCCOMB_X42_Y33_N30</TD>
<TD >26</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem_used[1]</TD>
<TD >FF_X42_Y33_N17</TD>
<TD >29</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem_used[7]~2</TD>
<TD >LCCOMB_X42_Y33_N10</TD>
<TD >7</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready~0</TD>
<TD >LCCOMB_X33_Y10_N22</TD>
<TD >34</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~376</TD>
<TD >LCCOMB_X32_Y6_N20</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~377</TD>
<TD >LCCOMB_X32_Y6_N2</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~378</TD>
<TD >LCCOMB_X32_Y6_N4</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~379</TD>
<TD >LCCOMB_X32_Y6_N14</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~380</TD>
<TD >LCCOMB_X32_Y6_N28</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~381</TD>
<TD >LCCOMB_X32_Y6_N18</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~382</TD>
<TD >LCCOMB_X32_Y6_N16</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~383</TD>
<TD >LCCOMB_X32_Y6_N26</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write</TD>
<TD >LCCOMB_X33_Y10_N6</TD>
<TD >13</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0</TD>
<TD >LCCOMB_X35_Y10_N24</TD>
<TD >28</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0</TD>
<TD >LCCOMB_X38_Y10_N26</TD>
<TD >28</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0</TD>
<TD >LCCOMB_X35_Y10_N0</TD>
<TD >28</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0</TD>
<TD >LCCOMB_X35_Y10_N2</TD>
<TD >28</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0</TD>
<TD >LCCOMB_X35_Y10_N8</TD>
<TD >28</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0</TD>
<TD >LCCOMB_X35_Y10_N18</TD>
<TD >28</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0</TD>
<TD >LCCOMB_X38_Y10_N2</TD>
<TD >28</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][85]</TD>
<TD >FF_X38_Y11_N31</TD>
<TD >4</TD>
<TD >Sync. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]</TD>
<TD >FF_X35_Y10_N13</TD>
<TD >32</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]~2</TD>
<TD >LCCOMB_X35_Y10_N26</TD>
<TD >6</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data~3</TD>
<TD >LCCOMB_X41_Y22_N0</TD>
<TD >45</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0</TD>
<TD >LCCOMB_X41_Y23_N8</TD>
<TD >76</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|take_in_data</TD>
<TD >LCCOMB_X34_Y10_N12</TD>
<TD >65</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0</TD>
<TD >LCCOMB_X40_Y21_N20</TD>
<TD >43</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd</TD>
<TD >LCCOMB_X41_Y31_N2</TD>
<TD >82</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd</TD>
<TD >LCCOMB_X45_Y32_N0</TD>
<TD >102</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd</TD>
<TD >LCCOMB_X39_Y20_N18</TD>
<TD >50</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd</TD>
<TD >LCCOMB_X40_Y17_N2</TD>
<TD >78</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_descriptor_read_agent|av_readdatavalid~0</TD>
<TD >LCCOMB_X30_Y26_N10</TD>
<TD >220</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_m_read_translator|address_register[16]~79</TD>
<TD >LCCOMB_X44_Y29_N14</TD>
<TD >32</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_m_read_translator|always4~0</TD>
<TD >LCCOMB_X44_Y29_N24</TD>
<TD >63</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_m_write_translator|address_register[18]~83</TD>
<TD >LCCOMB_X45_Y28_N4</TD>
<TD >38</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_m_write_translator|address_register[18]~84</TD>
<TD >LCCOMB_X45_Y28_N20</TD>
<TD >37</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~8</TD>
<TD >LCCOMB_X45_Y36_N26</TD>
<TD >10</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_txs_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~8</TD>
<TD >LCCOMB_X42_Y33_N20</TD>
<TD >14</TD>
<TD >Sync. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_txs_agent|comb~0</TD>
<TD >LCCOMB_X42_Y33_N6</TD>
<TD >19</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~14</TD>
<TD >LCCOMB_X40_Y10_N26</TD>
<TD >10</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~7</TD>
<TD >LCCOMB_X40_Y10_N24</TD>
<TD >24</TD>
<TD >Sync. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0</TD>
<TD >LCCOMB_X39_Y10_N26</TD>
<TD >13</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_m_read_limiter|pending_response_count[3]~8</TD>
<TD >LCCOMB_X45_Y29_N18</TD>
<TD >3</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_m_read_limiter|save_dest_id~0</TD>
<TD >LCCOMB_X44_Y29_N26</TD>
<TD >3</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[3]~8</TD>
<TD >LCCOMB_X49_Y18_N18</TD>
<TD >3</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|always9~0</TD>
<TD >LCCOMB_X34_Y10_N24</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_m_read_to_sdram_s1_cmd_width_adapter|address_reg~0</TD>
<TD >LCCOMB_X41_Y22_N2</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_m_read_to_sdram_s1_cmd_width_adapter|use_reg</TD>
<TD >FF_X41_Y20_N17</TD>
<TD >48</TD>
<TD >Clock enable, Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_m_write_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[2]~8</TD>
<TD >LCCOMB_X41_Y24_N26</TD>
<TD >68</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_m_write_to_sdram_s1_cmd_width_adapter|use_reg</TD>
<TD >FF_X41_Y24_N29</TD>
<TD >117</TD>
<TD >Clock enable, Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1</TD>
<TD >LCCOMB_X40_Y20_N12</TD>
<TD >4</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0</TD>
<TD >LCCOMB_X40_Y20_N10</TD>
<TD >6</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0</TD>
<TD >LCCOMB_X42_Y31_N24</TD>
<TD >4</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~0</TD>
<TD >LCCOMB_X41_Y31_N16</TD>
<TD >7</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|always0~4</TD>
<TD >LCCOMB_X26_Y50_N18</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|always0~0</TD>
<TD >LCCOMB_X24_Y50_N26</TD>
<TD >18</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[0][84]</TD>
<TD >FF_X24_Y50_N19</TD>
<TD >4</TD>
<TD >Sync. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|read~2</TD>
<TD >LCCOMB_X25_Y50_N28</TD>
<TD >14</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data</TD>
<TD >LCCOMB_X25_Y50_N30</TD>
<TD >64</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data</TD>
<TD >LCCOMB_X16_Y44_N12</TD>
<TD >90</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd</TD>
<TD >LCCOMB_X17_Y50_N20</TD>
<TD >46</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd</TD>
<TD >LCCOMB_X25_Y49_N8</TD>
<TD >39</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar1_0_translator|address_register[13]~10</TD>
<TD >LCCOMB_X15_Y44_N26</TD>
<TD >11</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar1_0_translator|address_register[13]~15</TD>
<TD >LCCOMB_X16_Y44_N10</TD>
<TD >12</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:custom_module_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~13</TD>
<TD >LCCOMB_X21_Y50_N0</TD>
<TD >9</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:custom_module_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6</TD>
<TD >LCCOMB_X24_Y50_N8</TD>
<TD >13</TD>
<TD >Sync. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:custom_module_avalon_slave_cmd_width_adapter|byte_cnt_reg[2]~7</TD>
<TD >LCCOMB_X17_Y49_N12</TD>
<TD >48</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:custom_module_avalon_slave_cmd_width_adapter|use_reg</TD>
<TD >FF_X17_Y50_N13</TD>
<TD >100</TD>
<TD >Clock enable, Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:custom_module_avalon_slave_rsp_width_adapter|always9~2</TD>
<TD >LCCOMB_X25_Y50_N2</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|always0~0</TD>
<TD >LCCOMB_X9_Y46_N30</TD>
<TD >16</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][84]</TD>
<TD >FF_X10_Y46_N17</TD>
<TD >4</TD>
<TD >Sync. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|always0~0</TD>
<TD >LCCOMB_X26_Y44_N22</TD>
<TD >16</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][84]</TD>
<TD >FF_X25_Y44_N25</TD>
<TD >4</TD>
<TD >Sync. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd</TD>
<TD >LCCOMB_X9_Y43_N4</TD>
<TD >43</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd</TD>
<TD >LCCOMB_X8_Y42_N24</TD>
<TD >52</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd</TD>
<TD >LCCOMB_X21_Y41_N10</TD>
<TD >43</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]</TD>
<TD >FF_X24_Y41_N31</TD>
<TD >41</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd</TD>
<TD >LCCOMB_X21_Y41_N20</TD>
<TD >37</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[26]~12</TD>
<TD >LCCOMB_X13_Y41_N20</TD>
<TD >20</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[26]~14</TD>
<TD >LCCOMB_X12_Y41_N0</TD>
<TD >19</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pcie_ip_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~13</TD>
<TD >LCCOMB_X10_Y48_N24</TD>
<TD >9</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pcie_ip_cra_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~8</TD>
<TD >LCCOMB_X10_Y46_N2</TD>
<TD >13</TD>
<TD >Sync. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pcie_ip_cra_agent|comb~0</TD>
<TD >LCCOMB_X9_Y46_N2</TD>
<TD >20</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pcie_ip_cra_agent|rp_valid</TD>
<TD >LCCOMB_X11_Y46_N10</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~13</TD>
<TD >LCCOMB_X29_Y44_N2</TD>
<TD >9</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6</TD>
<TD >LCCOMB_X26_Y44_N20</TD>
<TD >12</TD>
<TD >Sync. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sgdma_csr_agent|comb~0</TD>
<TD >LCCOMB_X25_Y44_N6</TD>
<TD >19</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sgdma_csr_agent|m0_read</TD>
<TD >LCCOMB_X22_Y42_N8</TD>
<TD >33</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sgdma_csr_agent|rp_valid</TD>
<TD >LCCOMB_X25_Y44_N10</TD>
<TD >34</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:pcie_ip_bar2_limiter|pending_response_count[1]~0</TD>
<TD >LCCOMB_X12_Y44_N2</TD>
<TD >2</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:pcie_ip_bar2_limiter|save_dest_id~1</TD>
<TD >LCCOMB_X10_Y41_N24</TD>
<TD >4</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[2]~0</TD>
<TD >LCCOMB_X9_Y42_N0</TD>
<TD >55</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|use_reg</TD>
<TD >FF_X9_Y43_N11</TD>
<TD >107</TD>
<TD >Clock enable, Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|byte_cnt_reg[2]~8</TD>
<TD >LCCOMB_X20_Y41_N30</TD>
<TD >47</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|use_reg</TD>
<TD >FF_X20_Y41_N15</TD>
<TD >99</TD>
<TD >Clock enable, Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]</TD>
<TD >FF_X5_Y24_N21</TD>
<TD >48</TD>
<TD >Async. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[4]~9</TD>
<TD >LCCOMB_X5_Y24_N4</TD>
<TD >7</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[2]</TD>
<TD >FF_X5_Y22_N17</TD>
<TD >10</TD>
<TD >Sync. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ws_tmr_eq_0~6</TD>
<TD >LCCOMB_X4_Y21_N30</TD>
<TD >21</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn</TD>
<TD >FF_X3_Y32_N3</TD>
<TD >3</TD>
<TD >Async. clear</TD>
<TD >yes</TD>
<TD >Global Clock</TD>
<TD >GCLK11</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|exits_r</TD>
<TD >FF_X3_Y32_N17</TD>
<TD >14</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr</TD>
<TD >FF_X5_Y24_N29</TD>
<TD >40</TD>
<TD >Async. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[4]~13</TD>
<TD >LCCOMB_X16_Y32_N22</TD>
<TD >11</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst</TD>
<TD >FF_X3_Y32_N25</TD>
<TD >57</TD>
<TD >Clock enable, Sync. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >FF_X3_Y32_N7</TD>
<TD >69</TD>
<TD >Async. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[26]~1</TD>
<TD >LCCOMB_X1_Y30_N4</TD>
<TD >36</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|Equal1~0</TD>
<TD >LCCOMB_X8_Y29_N0</TD>
<TD >33</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|Equal1~1</TD>
<TD >LCCOMB_X8_Y29_N30</TD>
<TD >25</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|Equal1~10</TD>
<TD >LCCOMB_X8_Y29_N22</TD>
<TD >16</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|Equal1~11</TD>
<TD >LCCOMB_X8_Y29_N16</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|Equal1~12</TD>
<TD >LCCOMB_X8_Y29_N28</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|Equal1~13</TD>
<TD >LCCOMB_X8_Y29_N26</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|Equal1~14</TD>
<TD >LCCOMB_X8_Y29_N12</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|Equal1~15</TD>
<TD >LCCOMB_X8_Y29_N2</TD>
<TD >16</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|Equal1~2</TD>
<TD >LCCOMB_X8_Y29_N4</TD>
<TD >58</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|Equal1~3</TD>
<TD >LCCOMB_X8_Y29_N6</TD>
<TD >42</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|Equal1~4</TD>
<TD >LCCOMB_X8_Y29_N24</TD>
<TD >22</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|Equal1~5</TD>
<TD >LCCOMB_X8_Y29_N18</TD>
<TD >52</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|Equal1~6</TD>
<TD >LCCOMB_X8_Y29_N20</TD>
<TD >24</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|Equal1~7</TD>
<TD >LCCOMB_X8_Y29_N10</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|Equal1~8</TD>
<TD >LCCOMB_X8_Y29_N8</TD>
<TD >24</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|Equal1~9</TD>
<TD >LCCOMB_X8_Y29_N14</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr</TD>
<TD >FF_X57_Y1_N9</TD>
<TD >437</TD>
<TD >Async. clear</TD>
<TD >yes</TD>
<TD >Global Clock</TD>
<TD >GCLK25</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|addr_decode_reg[4]</TD>
<TD >FF_X10_Y38_N23</TD>
<TD >25</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|always0~1</TD>
<TD >LCCOMB_X9_Y42_N4</TD>
<TD >12</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|avalon_state_reg.CRA_PIPE</TD>
<TD >FF_X9_Y42_N21</TD>
<TD >10</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[16]~0</TD>
<TD >LCCOMB_X9_Y36_N12</TD>
<TD >8</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[16]~0</TD>
<TD >LCCOMB_X10_Y36_N8</TD>
<TD >8</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[2]~1</TD>
<TD >LCCOMB_X9_Y36_N0</TD>
<TD >8</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[8]~2</TD>
<TD >LCCOMB_X9_Y36_N28</TD>
<TD >8</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|ram_write~0</TD>
<TD >LCCOMB_X9_Y38_N22</TD>
<TD >10</TD>
<TD >Write enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|ram_write~0</TD>
<TD >LCCOMB_X9_Y38_N30</TD>
<TD >10</TD>
<TD >Write enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|PndgRdHeader_o[56]</TD>
<TD >LCCOMB_X18_Y38_N2</TD>
<TD >14</TD>
<TD >Sync. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|always23~0</TD>
<TD >LCCOMB_X17_Y37_N14</TD>
<TD >6</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|chk_hdr_rise</TD>
<TD >LCCOMB_X17_Y37_N24</TD>
<TD >5</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr_previous[0][5]~15</TD>
<TD >LCCOMB_X12_Y37_N2</TD>
<TD >6</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr_previous[1][1]~13</TD>
<TD >LCCOMB_X12_Y37_N24</TD>
<TD >6</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr_previous[2][2]~11</TD>
<TD >LCCOMB_X12_Y37_N22</TD>
<TD >6</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr_previous[3][4]~17</TD>
<TD >LCCOMB_X15_Y37_N2</TD>
<TD >6</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr_previous[4][3]~6</TD>
<TD >LCCOMB_X11_Y38_N16</TD>
<TD >6</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr_previous[5][3]~2</TD>
<TD >LCCOMB_X13_Y38_N8</TD>
<TD >6</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr_previous[6][4]~4</TD>
<TD >LCCOMB_X11_Y38_N24</TD>
<TD >6</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr_previous[7][1]~8</TD>
<TD >LCCOMB_X13_Y38_N18</TD>
<TD >6</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[117]~0</TD>
<TD >LCCOMB_X16_Y40_N0</TD>
<TD >26</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[6]~9</TD>
<TD >LCCOMB_X17_Y38_N8</TD>
<TD >9</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[11]</TD>
<TD >FF_X15_Y39_N5</TD>
<TD >11</TD>
<TD >Clock enable, Write enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[14]</TD>
<TD >FF_X16_Y40_N13</TD>
<TD >24</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[1]</TD>
<TD >FF_X16_Y40_N25</TD>
<TD >61</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[2]</TD>
<TD >FF_X17_Y39_N17</TD>
<TD >10</TD>
<TD >Sync. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[6]</TD>
<TD >FF_X17_Y39_N31</TD>
<TD >29</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]</TD>
<TD >FF_X13_Y41_N17</TD>
<TD >45</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|_~10</TD>
<TD >LCCOMB_X6_Y41_N12</TD>
<TD >3</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|_~11</TD>
<TD >LCCOMB_X5_Y41_N16</TD>
<TD >4</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|valid_rreq~5</TD>
<TD >LCCOMB_X8_Y41_N6</TD>
<TD >15</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|valid_wreq</TD>
<TD >LCCOMB_X6_Y41_N30</TD>
<TD >14</TD>
<TD >Clock enable, Write enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[6]~1</TD>
<TD >LCCOMB_X18_Y32_N10</TD>
<TD >9</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|cpl_done</TD>
<TD >LCCOMB_X19_Y37_N12</TD>
<TD >16</TD>
<TD >Sync. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[3]~8</TD>
<TD >LCCOMB_X19_Y37_N16</TD>
<TD >6</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|_~4</TD>
<TD >LCCOMB_X18_Y37_N22</TD>
<TD >4</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|_~7</TD>
<TD >LCCOMB_X22_Y36_N18</TD>
<TD >3</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|q_b[15]</TD>
<TD >M9K_X23_Y35_N0</TD>
<TD >22</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|valid_rreq</TD>
<TD >LCCOMB_X22_Y36_N22</TD>
<TD >7</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|valid_wreq</TD>
<TD >LCCOMB_X18_Y37_N26</TD>
<TD >12</TD>
<TD >Clock enable, Write enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|adapter_fifo_write_cntr[4]~15</TD>
<TD >LCCOMB_X16_Y30_N20</TD>
<TD >5</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|always16~2</TD>
<TD >LCCOMB_X19_Y31_N20</TD>
<TD >13</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|always16~4</TD>
<TD >LCCOMB_X17_Y31_N8</TD>
<TD >9</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|always1~0</TD>
<TD >LCCOMB_X17_Y30_N12</TD>
<TD >62</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|always5~0</TD>
<TD >LCCOMB_X16_Y30_N14</TD>
<TD >5</TD>
<TD >Sync. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_dat_cntr[2]~6</TD>
<TD >LCCOMB_X16_Y29_N8</TD>
<TD >8</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|fifo_transmit</TD>
<TD >LCCOMB_X6_Y28_N22</TD>
<TD >65</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[33]~33</TD>
<TD >LCCOMB_X19_Y29_N22</TD>
<TD >22</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[33]~35</TD>
<TD >LCCOMB_X22_Y28_N2</TD>
<TD >16</TD>
<TD >Sync. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|outstanding_tag_cntr~0</TD>
<TD >LCCOMB_X15_Y29_N12</TD>
<TD >6</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|_~10</TD>
<TD >LCCOMB_X12_Y28_N14</TD>
<TD >4</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|_~8</TD>
<TD >LCCOMB_X9_Y28_N28</TD>
<TD >3</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|valid_rreq~0</TD>
<TD >LCCOMB_X6_Y28_N28</TD>
<TD >13</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|valid_wreq</TD>
<TD >LCCOMB_X12_Y28_N28</TD>
<TD >12</TD>
<TD >Clock enable, Write enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_eop_out_reg~0</TD>
<TD >LCCOMB_X6_Y28_N16</TD>
<TD >2</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|wr_dat_cntr[8]~25</TD>
<TD >LCCOMB_X16_Y29_N24</TD>
<TD >8</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|always15~0</TD>
<TD >LCCOMB_X33_Y32_N10</TD>
<TD >8</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|always16~0</TD>
<TD >LCCOMB_X33_Y32_N28</TD>
<TD >8</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|burst_counter[9]~12</TD>
<TD >LCCOMB_X33_Y32_N16</TD>
<TD >38</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|payload_byte_cntr[7]~12</TD>
<TD >LCCOMB_X28_Y33_N8</TD>
<TD >10</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|pendingrd_fifo_rdreq~0</TD>
<TD >LCCOMB_X51_Y35_N12</TD>
<TD >23</TD>
<TD >Clock enable, Sync. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|pendingrd_state[1]</TD>
<TD >FF_X51_Y35_N17</TD>
<TD >13</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[0]~31</TD>
<TD >LCCOMB_X33_Y34_N12</TD>
<TD >44</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|read_valid_counter[2]~28</TD>
<TD >LCCOMB_X47_Y34_N14</TD>
<TD >10</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|reads_cntr~11</TD>
<TD >LCCOMB_X39_Y32_N14</TD>
<TD >3</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|_~5</TD>
<TD >LCCOMB_X51_Y35_N20</TD>
<TD >3</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|_~6</TD>
<TD >LCCOMB_X47_Y34_N10</TD>
<TD >4</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|valid_wreq~4</TD>
<TD >LCCOMB_X47_Y34_N30</TD>
<TD >14</TD>
<TD >Clock enable, Write enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[0]</TD>
<TD >FF_X40_Y32_N15</TD>
<TD >95</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[1]</TD>
<TD >FF_X33_Y32_N27</TD>
<TD >38</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[3]</TD>
<TD >FF_X31_Y32_N7</TD>
<TD >17</TD>
<TD >Sync. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|CmdFifoWrReq_o~0</TD>
<TD >LCCOMB_X22_Y36_N0</TD>
<TD >57</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|Equal3~1</TD>
<TD >LCCOMB_X25_Y35_N18</TD>
<TD >13</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|always7~2</TD>
<TD >LCCOMB_X25_Y35_N8</TD>
<TD >10</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[12]~10</TD>
<TD >LCCOMB_X22_Y35_N22</TD>
<TD >7</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[12]~14</TD>
<TD >LCCOMB_X24_Y33_N18</TD>
<TD >6</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[4]~23</TD>
<TD >LCCOMB_X24_Y33_N22</TD>
<TD >5</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[3]~12</TD>
<TD >LCCOMB_X24_Y37_N0</TD>
<TD >8</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|txresp_state[2]</TD>
<TD >FF_X21_Y37_N5</TD>
<TD >26</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|txresp_state[4]</TD>
<TD >FF_X22_Y37_N13</TD>
<TD >49</TD>
<TD >Sync. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|txresp_state[8]</TD>
<TD >FF_X25_Y35_N17</TD>
<TD >13</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|_~8</TD>
<TD >LCCOMB_X17_Y32_N16</TD>
<TD >5</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|_~9</TD>
<TD >LCCOMB_X20_Y30_N22</TD>
<TD >6</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|valid_rreq</TD>
<TD >LCCOMB_X17_Y32_N24</TD>
<TD >7</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|valid_wreq</TD>
<TD >LCCOMB_X19_Y30_N8</TD>
<TD >16</TD>
<TD >Clock enable, Write enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|_~10</TD>
<TD >LCCOMB_X25_Y32_N8</TD>
<TD >4</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|_~8</TD>
<TD >LCCOMB_X17_Y29_N16</TD>
<TD >3</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|valid_rreq~2</TD>
<TD >LCCOMB_X17_Y29_N4</TD>
<TD >13</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|valid_wreq</TD>
<TD >LCCOMB_X24_Y32_N26</TD>
<TD >12</TD>
<TD >Clock enable, Write enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|_~1</TD>
<TD >LCCOMB_X21_Y29_N4</TD>
<TD >6</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|_~8</TD>
<TD >LCCOMB_X22_Y25_N10</TD>
<TD >5</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|valid_rreq~3</TD>
<TD >LCCOMB_X18_Y29_N8</TD>
<TD >15</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|valid_wreq</TD>
<TD >LCCOMB_X27_Y29_N4</TD>
<TD >19</TD>
<TD >Clock enable, Write enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr</TD>
<TD >FF_X1_Y45_N17</TD>
<TD >1394</TD>
<TD >Async. clear</TD>
<TD >yes</TD>
<TD >Global Clock</TD>
<TD >GCLK0</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rxm_read_data_valid</TD>
<TD >LCCOMB_X25_Y50_N24</TD>
<TD >10</TD>
<TD >Clock enable, Write enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|core_clk_out</TD>
<TD >PCIEHIP_X0_Y16_N5</TD>
<TD >5082</TD>
<TD >Clock</TD>
<TD >yes</TD>
<TD >Global Clock</TD>
<TD >GCLK3</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|Selector27~6</TD>
<TD >LCCOMB_X38_Y6_N16</TD>
<TD >2</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|Selector34~2</TD>
<TD >LCCOMB_X40_Y6_N2</TD>
<TD >2</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|WideOr16~0</TD>
<TD >LCCOMB_X39_Y5_N26</TD>
<TD >6</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|active_rnw~4</TD>
<TD >LCCOMB_X38_Y6_N4</TD>
<TD >61</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[60]~0</TD>
<TD >LCCOMB_X40_Y12_N14</TD>
<TD >61</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[60]~0</TD>
<TD >LCCOMB_X40_Y12_N0</TD>
<TD >61</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[3]~4</TD>
<TD >LCCOMB_X38_Y6_N26</TD>
<TD >12</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000010000</TD>
<TD >FF_X39_Y6_N11</TD>
<TD >75</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.001000000</TD>
<TD >FF_X40_Y6_N25</TD>
<TD >20</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe</TD>
<TD >DDIOOECELL_X15_Y0_N5</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_1</TD>
<TD >DDIOOECELL_X15_Y0_N12</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_10</TD>
<TD >DDIOOECELL_X26_Y0_N19</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_11</TD>
<TD >DDIOOECELL_X26_Y0_N12</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_12</TD>
<TD >DDIOOECELL_X37_Y0_N12</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_13</TD>
<TD >DDIOOECELL_X34_Y0_N19</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_14</TD>
<TD >DDIOOECELL_X34_Y0_N26</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_15</TD>
<TD >DDIOOECELL_X46_Y0_N26</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_16</TD>
<TD >DDIOOECELL_X30_Y0_N12</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_17</TD>
<TD >DDIOOECELL_X32_Y0_N19</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_18</TD>
<TD >DDIOOECELL_X32_Y0_N5</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_19</TD>
<TD >DDIOOECELL_X32_Y0_N12</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_2</TD>
<TD >DDIOOECELL_X5_Y0_N26</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_20</TD>
<TD >DDIOOECELL_X34_Y0_N5</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_21</TD>
<TD >DDIOOECELL_X34_Y0_N12</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_22</TD>
<TD >DDIOOECELL_X41_Y0_N26</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_23</TD>
<TD >DDIOOECELL_X41_Y0_N19</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_24</TD>
<TD >DDIOOECELL_X26_Y0_N5</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_25</TD>
<TD >DDIOOECELL_X44_Y0_N19</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_26</TD>
<TD >DDIOOECELL_X28_Y0_N12</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_27</TD>
<TD >DDIOOECELL_X41_Y0_N5</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_28</TD>
<TD >DDIOOECELL_X39_Y0_N19</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_29</TD>
<TD >DDIOOECELL_X24_Y0_N5</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_3</TD>
<TD >DDIOOECELL_X1_Y0_N19</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_30</TD>
<TD >DDIOOECELL_X24_Y0_N19</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_31</TD>
<TD >DDIOOECELL_X24_Y0_N12</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_4</TD>
<TD >DDIOOECELL_X1_Y0_N5</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_5</TD>
<TD >DDIOOECELL_X3_Y0_N12</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_6</TD>
<TD >DDIOOECELL_X3_Y0_N19</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_7</TD>
<TD >DDIOOECELL_X5_Y0_N19</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_8</TD>
<TD >DDIOOECELL_X37_Y0_N5</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_9</TD>
<TD >DDIOOECELL_X28_Y0_N19</TD>
<TD >1</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma|always2~0</TD>
<TD >LCCOMB_X30_Y40_N14</TD>
<TD >16</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma|control_reg_en~0</TD>
<TD >LCCOMB_X30_Y40_N0</TD>
<TD >34</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma|csr_readdata[13]~27</TD>
<TD >LCCOMB_X25_Y41_N30</TD>
<TD >27</TD>
<TD >Sync. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_pointer_lower_reg_en</TD>
<TD >LCCOMB_X30_Y41_N18</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_pointer_upper_reg_en</TD>
<TD >LCCOMB_X26_Y40_N8</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma|do_restart</TD>
<TD >FF_X30_Y40_N23</TD>
<TD >20</TD>
<TD >Sync. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|cntr_lch:cntr3|counter_reg_bit[1]~0</TD>
<TD >LCCOMB_X26_Y27_N0</TD>
<TD >2</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4</TD>
<TD >FF_X26_Y27_N11</TD>
<TD >1</TD>
<TD >Async. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|always10~1</TD>
<TD >LCCOMB_X30_Y40_N12</TD>
<TD >114</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg_en</TD>
<TD >LCCOMB_X34_Y36_N14</TD>
<TD >30</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_read</TD>
<TD >FF_X33_Y36_N17</TD>
<TD >75</TD>
<TD >Clock enable, Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|_~0</TD>
<TD >LCCOMB_X31_Y32_N2</TD>
<TD >1</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|valid_rreq</TD>
<TD >LCCOMB_X31_Y32_N12</TD>
<TD >7</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|valid_wreq</TD>
<TD >LCCOMB_X31_Y32_N20</TD>
<TD >14</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma|controlbitsfifo_rdreq</TD>
<TD >FF_X33_Y33_N29</TD>
<TD >24</TD>
<TD >Clock enable, Sync. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|_~3</TD>
<TD >LCCOMB_X38_Y31_N2</TD>
<TD >1</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|valid_rreq</TD>
<TD >LCCOMB_X38_Y31_N16</TD>
<TD >8</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|valid_wreq</TD>
<TD >LCCOMB_X38_Y31_N4</TD>
<TD >7</TD>
<TD >Clock enable, Write enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_grabber:the_amm_master_qsys_with_pcie_sgdma_command_grabber|command_valid</TD>
<TD >FF_X38_Y31_N25</TD>
<TD >80</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|_~0</TD>
<TD >LCCOMB_X32_Y36_N30</TD>
<TD >1</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|valid_rreq</TD>
<TD >LCCOMB_X32_Y36_N18</TD>
<TD >29</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|valid_wreq</TD>
<TD >LCCOMB_X32_Y36_N24</TD>
<TD >58</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|Equal2~1</TD>
<TD >LCCOMB_X48_Y28_N20</TD>
<TD >67</TD>
<TD >Clock enable, Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|m_read_address[12]~70</TD>
<TD >LCCOMB_X41_Y29_N28</TD>
<TD >26</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|m_read_state[2]</TD>
<TD >FF_X47_Y28_N13</TD>
<TD >9</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|m_read_state[2]~14</TD>
<TD >LCCOMB_X45_Y31_N0</TD>
<TD >4</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|m_read_state[6]</TD>
<TD >FF_X46_Y31_N23</TD>
<TD >7</TD>
<TD >Sync. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|read_posted~0</TD>
<TD >LCCOMB_X45_Y29_N30</TD>
<TD >11</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|received_data_counter[0]~2</TD>
<TD >LCCOMB_X48_Y28_N26</TD>
<TD >3</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|received_data_counter[6]~3</TD>
<TD >LCCOMB_X48_Y28_N30</TD>
<TD >13</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|remaining_transactions[14]~20</TD>
<TD >LCCOMB_X48_Y28_N16</TD>
<TD >16</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|transactions_in_queue[0]~16</TD>
<TD >LCCOMB_X46_Y29_N26</TD>
<TD >6</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|transactions_left_to_post[15]~2</TD>
<TD >LCCOMB_X48_Y30_N6</TD>
<TD >16</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|_~10</TD>
<TD >LCCOMB_X38_Y25_N26</TD>
<TD >5</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|_~9</TD>
<TD >LCCOMB_X38_Y24_N14</TD>
<TD >4</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|valid_rreq</TD>
<TD >LCCOMB_X38_Y24_N10</TD>
<TD >17</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|valid_wreq</TD>
<TD >LCCOMB_X38_Y25_N10</TD>
<TD >16</TD>
<TD >Clock enable, Write enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|source_stream_endofpacket_hold~1</TD>
<TD >LCCOMB_X39_Y26_N2</TD>
<TD >4</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|always9~2</TD>
<TD >LCCOMB_X45_Y27_N16</TD>
<TD >9</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|burst_counter[4]~10</TD>
<TD >LCCOMB_X46_Y27_N10</TD>
<TD >8</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[31]~84</TD>
<TD >LCCOMB_X44_Y26_N30</TD>
<TD >29</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address~83</TD>
<TD >LCCOMB_X44_Y30_N12</TD>
<TD >30</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_burstcount[6]~16</TD>
<TD >LCCOMB_X47_Y27_N26</TD>
<TD >8</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|_~13</TD>
<TD >LCCOMB_X38_Y26_N26</TD>
<TD >8</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|_~14</TD>
<TD >LCCOMB_X46_Y26_N2</TD>
<TD >9</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|pulse_ram_output~2</TD>
<TD >LCCOMB_X37_Y26_N0</TD>
<TD >14</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|valid_wreq</TD>
<TD >LCCOMB_X38_Y27_N30</TD>
<TD >30</TD>
<TD >Clock enable, Write enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|source_stream_empty_hold~1</TD>
<TD >LCCOMB_X37_Y27_N12</TD>
<TD >4</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|_~3</TD>
<TD >LCCOMB_X33_Y33_N16</TD>
<TD >1</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|valid_rreq</TD>
<TD >LCCOMB_X33_Y33_N8</TD>
<TD >6</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|valid_wreq</TD>
<TD >LCCOMB_X33_Y33_N12</TD>
<TD >5</TD>
<TD >Clock enable, Write enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|comb~0</TD>
<TD >LCCOMB_X34_Y36_N24</TD>
<TD >64</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|comb~1</TD>
<TD >LCCOMB_X44_Y28_N2</TD>
<TD >104</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|comb~2</TD>
<TD >LCCOMB_X45_Y29_N0</TD>
<TD >26</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|comb~3</TD>
<TD >LCCOMB_X31_Y36_N30</TD>
<TD >33</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n</TD>
<TD >FF_X1_Y45_N5</TD>
<TD >1420</TD>
<TD >Async. clear</TD>
<TD >yes</TD>
<TD >Global Clock</TD>
<TD >GCLK5</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|comb~0</TD>
<TD >LCCOMB_X60_Y23_N4</TD>
<TD >15</TD>
<TD >Clock enable, Write enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|comb~1</TD>
<TD >LCCOMB_X64_Y25_N6</TD>
<TD >18</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|fifo_write</TD>
<TD >LCCOMB_X50_Y12_N2</TD>
<TD >13</TD>
<TD >Clock enable, Write enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|pending_reads[3]~11</TD>
<TD >LCCOMB_X51_Y18_N2</TD>
<TD >3</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|pixel_address[13]~42</TD>
<TD >LCCOMB_X46_Y20_N12</TD>
<TD >19</TD>
<TD >Sync. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|pixel_address[13]~44</TD>
<TD >LCCOMB_X51_Y18_N24</TD>
<TD >19</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cntr_6e7:usedw_counter|_~0</TD>
<TD >LCCOMB_X50_Y18_N16</TD>
<TD >7</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cntr_pdb:rd_ptr_msb|_~0</TD>
<TD >LCCOMB_X54_Y18_N10</TD>
<TD >6</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cntr_qdb:wr_ptr|_~0</TD>
<TD >LCCOMB_X51_Y18_N4</TD>
<TD >7</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|rd_ptr_lsb~1</TD>
<TD >LCCOMB_X54_Y18_N16</TD>
<TD >1</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[28]~1</TD>
<TD >LCCOMB_X57_Y18_N6</TD>
<TD >26</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]~12</TD>
<TD >LCCOMB_X64_Y29_N24</TD>
<TD >10</TD>
<TD >Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]~20</TD>
<TD >LCCOMB_X64_Y29_N22</TD>
<TD >20</TD>
<TD >Clock enable, Sync. load</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|address[25]~1</TD>
<TD >LCCOMB_X40_Y21_N24</TD>
<TD >26</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[0][3]~27</TD>
<TD >LCCOMB_X22_Y54_N30</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[10][22]~17</TD>
<TD >LCCOMB_X21_Y52_N12</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[11][5]~20</TD>
<TD >LCCOMB_X26_Y54_N0</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[12][30]~31</TD>
<TD >LCCOMB_X21_Y52_N14</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[13][31]~29</TD>
<TD >LCCOMB_X21_Y55_N18</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[14][3]~30</TD>
<TD >LCCOMB_X21_Y52_N8</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[15][13]~32</TD>
<TD >LCCOMB_X22_Y54_N4</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[16][31]~11</TD>
<TD >LCCOMB_X22_Y54_N6</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[17][4]~7</TD>
<TD >LCCOMB_X26_Y54_N12</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[18][8]~10</TD>
<TD >LCCOMB_X21_Y52_N0</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[19][9]~6</TD>
<TD >LCCOMB_X26_Y54_N30</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[1][21]~26</TD>
<TD >LCCOMB_X26_Y54_N22</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[20][18]~9</TD>
<TD >LCCOMB_X21_Y52_N10</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[21][19]~5</TD>
<TD >LCCOMB_X21_Y55_N24</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[22][15]~12</TD>
<TD >LCCOMB_X21_Y52_N6</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[23][12]~8</TD>
<TD >LCCOMB_X22_Y54_N8</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[24][12]~3</TD>
<TD >LCCOMB_X22_Y54_N10</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[25][23]~15</TD>
<TD >LCCOMB_X26_Y54_N8</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[26][0]~2</TD>
<TD >LCCOMB_X21_Y52_N26</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[27][15]~14</TD>
<TD >LCCOMB_X26_Y54_N6</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[28][31]~1</TD>
<TD >LCCOMB_X21_Y52_N28</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[29][8]~13</TD>
<TD >LCCOMB_X21_Y55_N22</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[2][30]~25</TD>
<TD >LCCOMB_X21_Y52_N22</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[30][11]~4</TD>
<TD >LCCOMB_X21_Y52_N20</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[31][7]~16</TD>
<TD >LCCOMB_X22_Y54_N0</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[3][19]~28</TD>
<TD >LCCOMB_X26_Y54_N20</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[4][11]~23</TD>
<TD >LCCOMB_X21_Y52_N24</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[5][11]~21</TD>
<TD >LCCOMB_X21_Y55_N0</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[6][3]~22</TD>
<TD >LCCOMB_X21_Y52_N30</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[7][16]~24</TD>
<TD >LCCOMB_X22_Y54_N12</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[8][6]~19</TD>
<TD >LCCOMB_X22_Y54_N22</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[9][25]~18</TD>
<TD >LCCOMB_X26_Y54_N26</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[25]~1</TD>
<TD >LCCOMB_X25_Y55_N8</TD>
<TD >32</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
