{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623723651102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623723651102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 14 20:20:50 2021 " "Processing started: Mon Jun 14 20:20:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623723651102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723651102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto_cpu -c Proyecto_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto_cpu -c Proyecto_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723651102 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623723651484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623723651484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/text-module/font_romv.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/text-module/font_romv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Font_Romv " "Found entity 1: Font_Romv" {  } { { "VGA/text-module/Font_Romv.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/VGA/text-module/Font_Romv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/text-module/pixels.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/text-module/pixels.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pixels " "Found entity 1: Pixels" {  } { { "VGA/text-module/Pixels.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/VGA/text-module/Pixels.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656798 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "clk VGA.sv(4) " "Verilog HDL Module Declaration error at VGA.sv(4): port \"clk\" is declared more than once" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/VGA/VGA.sv" 4 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1623723656800 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "VGA VGA.sv(1) " "Ignored design unit \"VGA\" at VGA.sv(1) due to previous errors" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/VGA/VGA.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1623723656800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga.sv 0 0 " "Found 0 design units, including 0 entities, in source file vga/vga.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sincronizadorv.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sincronizadorv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sincronizadorV " "Found entity 1: sincronizadorV" {  } { { "VGA/sincronizadorV.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/VGA/sincronizadorV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sincronizadorh.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sincronizadorh.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sincronizadorH " "Found entity 1: sincronizadorH" {  } { { "VGA/sincronizadorH.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/VGA/sincronizadorH.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/controlador_color.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/controlador_color.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_color " "Found entity 1: controlador_color" {  } { { "VGA/controlador_color.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/VGA/controlador_color.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/clk_mitad_mhz.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/clk_mitad_mhz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_mitad_MHz " "Found entity 1: clk_mitad_MHz" {  } { { "VGA/clk_mitad_MHz.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/VGA/clk_mitad_MHz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656816 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Decoder.sv(28) " "Verilog HDL warning at Decoder.sv(28): extended using \"x\" or \"z\"" {  } { { "Decoder.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/Decoder.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1623723656823 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Decoder.sv(45) " "Verilog HDL warning at Decoder.sv(45): extended using \"x\" or \"z\"" {  } { { "Decoder.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/Decoder.sv" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1623723656824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/Register_File.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/Instruction_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file condition_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Condition_Logic " "Found entity 1: Condition_Logic" {  } { { "Condition_Logic.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/Condition_Logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sumador_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sumador_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_nb " "Found entity 1: sumador_nb" {  } { { "ALU/sumador_nb.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/ALU/sumador_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sumador_1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sumador_1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_1b " "Found entity 1: sumador_1b" {  } { { "ALU/sumador_1b.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/ALU/sumador_1b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shiftr.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/shiftr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftR " "Found entity 1: shiftR" {  } { { "ALU/shiftR.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/ALU/shiftR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shiftl.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/shiftl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftL " "Found entity 1: shiftL" {  } { { "ALU/shiftL.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/ALU/shiftL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/restador_nb_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/restador_nb_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_nb_test " "Found entity 1: restador_nb_test" {  } { { "ALU/restador_nb_test.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/ALU/restador_nb_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/restador_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/restador_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_nb " "Found entity 1: restador_nb" {  } { { "ALU/restador_nb.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/ALU/restador_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/negador_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/negador_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 negador_nb " "Found entity 1: negador_nb" {  } { { "ALU/negador_nb.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/ALU/negador_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/negador_1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/negador_1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 negador_1b " "Found entity 1: negador_1b" {  } { { "ALU/negador_1b.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/ALU/negador_1b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656876 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux ALU/Mux.sv " "Entity \"Mux\" obtained from \"ALU/Mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/ALU/Mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1623723656881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/ALU/Mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/multiplicador.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/multiplicador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "ALU/multiplicador.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/ALU/multiplicador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/modulo_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/modulo_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_nb " "Found entity 1: modulo_nb" {  } { { "ALU/modulo_nb.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/ALU/modulo_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flag_overflow.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flag_overflow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_overflow " "Found entity 1: flag_overflow" {  } { { "ALU/flag_overflow.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/ALU/flag_overflow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flag_negativo.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flag_negativo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_negativo " "Found entity 1: flag_negativo" {  } { { "ALU/flag_negativo.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/ALU/flag_negativo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flag_cero.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flag_cero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_cero " "Found entity 1: flag_cero" {  } { { "ALU/flag_cero.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/ALU/flag_cero.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flag_carry.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flag_carry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_carry " "Found entity 1: flag_carry" {  } { { "ALU/flag_carry.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/ALU/flag_carry.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/divisor_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/divisor_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_nb " "Found entity 1: divisor_nb" {  } { { "ALU/divisor_nb.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/ALU/divisor_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/decoc_1b_display_bin.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/decoc_1b_display_bin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoc_1b_display_bin " "Found entity 1: decoc_1b_display_bin" {  } { { "ALU/decoc_1b_display_bin.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/ALU/decoc_1b_display_bin.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/c_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/c_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c_xor " "Found entity 1: c_xor" {  } { { "ALU/c_xor.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/ALU/c_xor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/c_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/c_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c_or " "Found entity 1: c_or" {  } { { "ALU/c_or.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/ALU/c_or.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/c_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/c_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c_and " "Found entity 1: c_and" {  } { { "ALU/c_and.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/ALU/c_and.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_test " "Found entity 1: ALU_test" {  } { { "ALU/ALU_test.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/ALU/ALU_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu_4b_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu_4b_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_4b_display " "Found entity 1: Alu_4b_display" {  } { { "ALU/Alu_4b_display.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/ALU/Alu_4b_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/ALU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_management.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_management.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Management " "Found entity 1: Memory_Management" {  } { { "Memory_Management.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/Memory_Management.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Mux2_1.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/Mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656961 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Extender.sv(12) " "Verilog HDL warning at Extender.sv(12): extended using \"x\" or \"z\"" {  } { { "Extender.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/Extender.sv" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1623723656967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/Extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/memory_management_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test/memory_management_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Management_test " "Found entity 1: Memory_Management_test" {  } { { "test/Memory_Management_test.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/test/Memory_Management_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/extender_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test/extender_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extender_test " "Found entity 1: Extender_test" {  } { { "test/Extender_test.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/test/Extender_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_enable.sv 1 1 " "Found 1 design units, including 1 entities, in source file ff_enable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ff_enable " "Found entity 1: ff_enable" {  } { { "ff_enable.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/ff_enable.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc CPU.sv(5) " "Verilog HDL Declaration information at CPU.sv(5): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/CPU.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623723656985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file condition_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condition_check " "Found entity 1: condition_check" {  } { { "condition_check.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/condition_check.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723656990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723656990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/text-module/wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/text-module/wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper-Behavioral " "Found design unit 1: wrapper-Behavioral" {  } { { "VGA/text-module/wrapper.vhd" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/VGA/text-module/wrapper.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723657623 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "VGA/text-module/wrapper.vhd" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/VGA/text-module/wrapper.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723657623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723657623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/text-module/pixel_on_text2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/text-module/pixel_on_text2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pixel_On_Text2-Behavioral " "Found design unit 1: Pixel_On_Text2-Behavioral" {  } { { "VGA/text-module/Pixel_On_Text2.vhd" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/VGA/text-module/Pixel_On_Text2.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723657630 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pixel_On_Text2 " "Found entity 1: Pixel_On_Text2" {  } { { "VGA/text-module/Pixel_On_Text2.vhd" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/VGA/text-module/Pixel_On_Text2.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723657630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723657630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/text-module/pixel_on_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/text-module/pixel_on_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pixel_On_Text-Behavioral " "Found design unit 1: Pixel_On_Text-Behavioral" {  } { { "VGA/text-module/Pixel_On_Text.vhd" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/VGA/text-module/Pixel_On_Text.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723657636 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pixel_On_Text " "Found entity 1: Pixel_On_Text" {  } { { "VGA/text-module/Pixel_On_Text.vhd" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/VGA/text-module/Pixel_On_Text.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723657636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723657636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/text-module/font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/text-module/font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Font_Rom-Behavioral " "Found design unit 1: Font_Rom-Behavioral" {  } { { "VGA/text-module/Font_Rom.vhd" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/VGA/text-module/Font_Rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723657642 ""} { "Info" "ISGN_ENTITY_NAME" "1 Font_Rom " "Found entity 1: Font_Rom" {  } { { "VGA/text-module/Font_Rom.vhd" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/VGA/text-module/Font_Rom.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723657642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723657642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/text-module/commonpak.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vga/text-module/commonpak.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 commonPak " "Found design unit 1: commonPak" {  } { { "VGA/text-module/commonPak.vhd" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/VGA/text-module/commonPak.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723657647 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 commonPak-body " "Found design unit 2: commonPak-body" {  } { { "VGA/text-module/commonPak.vhd" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/VGA/text-module/commonPak.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723657647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723657647 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "clk3 CPU_VGA.sv(8) " "Verilog HDL error at CPU_VGA.sv(8): object clk3 declared in a list of port declarations cannot be redeclared within the module body" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/CPU_VGA.sv" 8 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1623723657648 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "CPU_VGA CPU_VGA.sv(1) " "Ignored design unit \"CPU_VGA\" at CPU_VGA.sv(1) due to previous errors" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/CPU_VGA.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1623723657648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_vga.sv 0 0 " "Found 0 design units, including 0 entities, in source file cpu_vga.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723657648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmov.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxmov.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxMOV " "Found entity 1: MuxMOV" {  } { { "MuxMOV.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/MuxMOV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723657652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723657652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_rotation.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_rotation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Imm_Rotation " "Found entity 1: Imm_Rotation" {  } { { "Imm_Rotation.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/Imm_Rotation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723657656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723657656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/cpu_vga_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test/cpu_vga_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_VGA_test " "Found entity 1: CPU_VGA_test" {  } { { "test/CPU_VGA_test.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/test/CPU_VGA_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723657657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723657657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_rom_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_rom_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_ROM_Test " "Found entity 1: VGA_ROM_Test" {  } { { "VGA_ROM_Test.sv" "" { Text "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/VGA_ROM_Test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623723657658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723657658 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/output_files/Proyecto_cpu.map.smsg " "Generated suppressed messages file C:/Users/braya/Desktop/taller de diseno/proyecto/Git_proyecto/CPU/verilog/output_files/Proyecto_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723657715 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623723657774 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 14 20:20:57 2021 " "Processing ended: Mon Jun 14 20:20:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623723657774 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623723657774 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623723657774 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723657774 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623723658367 ""}
