GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\ADC_module.v'
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_PSRAM.v'
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v'
Undeclared symbol 'adc_enable', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":135)
Undeclared symbol 'clk_ADC', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":149)
Undeclared symbol 'fifo_rd', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":164)
Undeclared symbol 'write_ended', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":167)
Undeclared symbol 'endcommand', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":170)
Undeclared symbol 'debug_2', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":174)
Undeclared symbol 'uart_rx', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":188)
Undeclared symbol 'flag_debug', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":204)
Undeclared symbol 'uart_tx', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":207)
Undeclared symbol 'read_cmp', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":230)
Undeclared symbol 'stop_PP', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":231)
Undeclared symbol 'adc_out', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":241)
Undeclared symbol 'adc_OTR', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":242)
Undeclared symbol 'fifo_wr', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":245)
Undeclared symbol 'fifo_full', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":259)
Undeclared symbol 'half_full', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":260)
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Sync_Debouncer.v'
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\UART.v'
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\fifo_adc.v'
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\gowin_rpll\gowin_rpll_27_to_60.v'
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\gowin_rpll_27_to_84.v'
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\ping_pong_buffer.v'
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\gowin_rpll\gowin_rpll_6.v'
Compiling module 'TOP'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":2)
WARN  (EX3780) : Using initial value of 'send_uart' since it is never assigned("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":321)
Compiling module 'gowin_rpll'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\gowin_rpll\gowin_rpll.v":9)
Compiling module 'psram'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_PSRAM.v":222)
Compiling module 'memory_driver'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_PSRAM.v":20)
Compiling module 'uart(BUFFER_LENGTH=11)'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\UART.v":26)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\UART.v":179)
Compiling module 'ping_pong_buffer'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\ping_pong_buffer.v":17)
Extracting RAM for identifier 'buffer_a'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\ping_pong_buffer.v":38)
Extracting RAM for identifier 'buffer_b'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\ping_pong_buffer.v":39)
Compiling module 'adc_module'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\ADC_module.v":1)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 12 for port 'adc_out'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":241)
Compiling module 'fifo_adc(DATA_WIDTH=12,FIFO_DEPTH=256)'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\fifo_adc.v":1)
Extracting RAM for identifier 'fifo_mem'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\fifo_adc.v":23)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\fifo_adc.v":56)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\fifo_adc.v":60)
Compiling module 'sync_debouncer'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Sync_Debouncer.v":1)
Compiling module 'sync'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Sync_Debouncer.v":33)
Compiling module 'debouncer'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Sync_Debouncer.v":56)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Sync_Debouncer.v":75)
Compiling module 'once'("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Sync_Debouncer.v":82)
WARN  (EX1998) : Net 'i[21]' does not have a driver("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":94)
WARN  (EX1998) : Net 'rst_PP' does not have a driver("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":114)
WARN  (EX1998) : Net 'en_write_PP' does not have a driver("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":115)
WARN  (EX1998) : Net 'en_read_PP' does not have a driver("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":116)
WARN  (EX1998) : Net 'read_clk_PP' does not have a driver("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":120)
WARN  (EX1998) : Net 'address_PP[22]' does not have a driver("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":122)
WARN  (EX1998) : Net 'write_clk_PP' does not have a driver("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":123)
WARN  (EX1998) : Net 'first_pong' does not have a driver("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":124)
WARN  (EX1998) : Net 'fifo_rst' does not have a driver("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":140)
WARN  (EX1998) : Net 'uart_rx' does not have a driver("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":188)
WARN  (EX1998) : Net 'adc_out' does not have a driver("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":241)
WARN  (EX1998) : Net 'adc_OTR' does not have a driver("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":242)
NOTE  (EX0101) : Current top module is "TOP"
WARN  (EX0211) : The output port "debug_2" of module "memory_driver" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_PSRAM.v":45)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input buttonA is unused("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":8)
WARN  (CV0017) : Inout mem_sio_1 is unused("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":11)
WARN  (CV0017) : Inout mem_sio_2 is unused("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":12)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "adc_module" instantiated to "ADC_submodule" is swept in optimizing("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":246)
WARN  (NL0002) : The module "ping_pong_buffer" instantiated to "PP_post_process" is swept in optimizing("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":232)
WARN  (NL0002) : The module "uart" instantiated to "UART1" is swept in optimizing("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":208)
WARN  (NL0002) : The module "sync_debouncer" instantiated to "debuttonA" is swept in optimizing("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Neo_TOP.v":292)
WARN  (NL0002) : The module "debouncer" instantiated to "deb_button" is swept in optimizing("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Sync_Debouncer.v":22)
WARN  (NL0002) : The module "sync" instantiated to "sync_button" is swept in optimizing("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Sync_Debouncer.v":15)
WARN  (NL0002) : The module "once" instantiated to "sync_button_debounced" is swept in optimizing("C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\src\Sync_Debouncer.v":29)
[95%] Generate netlist file "C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\impl\gwsynthesis\Neo_Acquisition.vg" completed
[100%] Generate report file "C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_expansion_test\impl\gwsynthesis\Neo_Acquisition_syn.rpt.html" completed
GowinSynthesis finish
