

================================================================
== Vitis HLS Report for 'AXIvideo2MultiPixStream'
================================================================
* Date:           Sun Jun 16 23:48:09 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  2.447 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        2|  2084406|  13.468 ns|  14.036 ms|    2|  2084406|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |               |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +---------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |- loop_height  |        0|  2084400|  10 ~ 1930|          -|          -|  0 ~ 1080|        no|
        +---------------+---------+---------+-----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%colorFormat_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %colorFormat_val"   --->   Operation 11 'read' 'colorFormat_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%WidthIn_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %WidthIn_val"   --->   Operation 12 'read' 'WidthIn_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%Height_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Height_val"   --->   Operation 13 'read' 'Height_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%enableInput_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %enableInput_val"   --->   Operation 14 'read' 'enableInput_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%axi_last_4_loc = alloca i64 1"   --->   Operation 15 'alloca' 'axi_last_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%axi_data_7_loc = alloca i64 1"   --->   Operation 16 'alloca' 'axi_data_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%eol_loc = alloca i64 1"   --->   Operation 17 'alloca' 'eol_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%axi_last_loc = alloca i64 1"   --->   Operation 18 'alloca' 'axi_last_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %colorFormat_val20_c5, i8 %colorFormat_val_read"   --->   Operation 19 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %enableInput_val15_c, i8 %enableInput_val_read"   --->   Operation 20 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %width_val7_c4, i16 %WidthIn_val_read"   --->   Operation 21 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %height_val4_c3, i16 %Height_val_read"   --->   Operation 22 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 23 [2/2] (0.00ns)   --->   "%rows = call i16 @reg<unsigned short>, i16 %Height_val_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:827]   --->   Operation 23 'call' 'rows' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "%cols = call i16 @reg<unsigned short>, i16 %WidthIn_val_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:828]   --->   Operation 24 'call' 'cols' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 25 [1/1] (0.76ns)   --->   "%icmp_ln834 = icmp_eq  i8 %enableInput_val_read, i8 0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:834]   --->   Operation 25 'icmp' 'icmp_ln834' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %colorFormat_val20_c5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %enableInput_val15_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width_val7_c4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height_val4_c3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %s_axis_video_V_data_V, i4 %s_axis_video_V_keep_V, i4 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, void @empty_28"   --->   Operation 30 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %srcYUV, void @empty_29, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_axis_video_V_data_V, i4 %s_axis_video_V_keep_V, i4 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/2] (0.00ns)   --->   "%rows = call i16 @reg<unsigned short>, i16 %Height_val_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:827]   --->   Operation 33 'call' 'rows' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln827 = trunc i16 %rows" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:827]   --->   Operation 34 'trunc' 'trunc_ln827' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (0.00ns)   --->   "%cols = call i16 @reg<unsigned short>, i16 %WidthIn_val_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:828]   --->   Operation 35 'call' 'cols' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln828 = trunc i16 %cols" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:828]   --->   Operation 36 'trunc' 'trunc_ln828' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln834 = br i1 %icmp_ln834, void %while.cond.preheader, void %if.end73" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:834]   --->   Operation 37 'br' 'br_ln834' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%axi_data_6 = alloca i32 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825]   --->   Operation 38 'alloca' 'axi_data_6' <Predicate = (!icmp_ln834)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:845]   --->   Operation 39 'alloca' 'i' <Predicate = (!icmp_ln834)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 40 'wait' 'empty' <Predicate = (!icmp_ln834)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (0.50ns)   --->   "%call_ln0 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start, i32 %s_axis_video_V_data_V, i4 %s_axis_video_V_keep_V, i4 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i30 %axi_data_6, i1 %axi_last_loc"   --->   Operation 41 'call' 'call_ln0' <Predicate = (!icmp_ln834)> <Delay = 0.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 42 [1/1] (0.76ns)   --->   "%cond = icmp_eq  i8 %colorFormat_val_read, i8 0"   --->   Operation 42 'icmp' 'cond' <Predicate = (!icmp_ln834)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln845 = store i11 0, i11 %i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:845]   --->   Operation 43 'store' 'store_ln845' <Predicate = (!icmp_ln834)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 0.85>
ST_3 : Operation 44 [1/2] (0.85ns)   --->   "%call_ln0 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start, i32 %s_axis_video_V_data_V, i4 %s_axis_video_V_keep_V, i4 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i30 %axi_data_6, i1 %axi_last_loc"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.08>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%axi_last_loc_load = load i1 %axi_last_loc"   --->   Operation 45 'load' 'axi_last_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_139 = wait i32 @_ssdm_op_Wait"   --->   Operation 46 'wait' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.79ns)   --->   "%cmp10402 = icmp_ne  i11 %trunc_ln828, i11 0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:828]   --->   Operation 47 'icmp' 'cmp10402' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.28ns)   --->   "%xor_ln897 = xor i1 %cmp10402, i1 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:897]   --->   Operation 48 'xor' 'xor_ln897' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.42ns)   --->   "%br_ln845 = br void %loop_width" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:845]   --->   Operation 49 'br' 'br_ln845' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%sof = phi i1 1, void %while.cond.preheader, i1 %and_ln897, void %loop_width.split" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:897]   --->   Operation 50 'phi' 'sof' <Predicate = (!icmp_ln834)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%axi_last_2 = phi i1 %axi_last_loc_load, void %while.cond.preheader, i1 %axi_last_4_loc_load, void %loop_width.split"   --->   Operation 51 'phi' 'axi_last_2' <Predicate = (!icmp_ln834)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%i_3 = load i11 %i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:845]   --->   Operation 52 'load' 'i_3' <Predicate = (!icmp_ln834)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.79ns)   --->   "%icmp_ln845 = icmp_eq  i11 %i_3, i11 %trunc_ln827" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:845]   --->   Operation 53 'icmp' 'icmp_ln845' <Predicate = (!icmp_ln834)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1080, i64 0"   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln834)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.79ns)   --->   "%i_4 = add i11 %i_3, i11 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:845]   --->   Operation 55 'add' 'i_4' <Predicate = (!icmp_ln834)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln845 = br i1 %icmp_ln845, void %loop_width.split, void %if.end73.loopexit" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:845]   --->   Operation 56 'br' 'br_ln845' <Predicate = (!icmp_ln834)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%axi_data_6_load = load i30 %axi_data_6"   --->   Operation 57 'load' 'axi_data_6_load' <Predicate = (!icmp_ln834 & !icmp_ln845)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%empty_140 = wait i32 @_ssdm_op_Wait"   --->   Operation 58 'wait' 'empty_140' <Predicate = (!icmp_ln834 & !icmp_ln845)> <Delay = 0.00>
ST_5 : Operation 59 [2/2] (1.30ns)   --->   "%call_ln897 = call void @AXIvideo2MultiPixStream_Pipeline_loop_width, i1 %sof, i1 %axi_last_2, i30 %axi_data_6_load, i11 %trunc_ln828, i1 %cond, i30 %srcYUV, i32 %s_axis_video_V_data_V, i4 %s_axis_video_V_keep_V, i4 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i1 %eol_loc, i30 %axi_data_7_loc" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:897]   --->   Operation 59 'call' 'call_ln897' <Predicate = (!icmp_ln834 & !icmp_ln845)> <Delay = 1.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 60 [1/1] (0.28ns)   --->   "%and_ln897 = and i1 %sof, i1 %xor_ln897" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:897]   --->   Operation 60 'and' 'and_ln897' <Predicate = (!icmp_ln834 & !icmp_ln845)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln845 = store i11 %i_4, i11 %i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:845]   --->   Operation 61 'store' 'store_ln845' <Predicate = (!icmp_ln834 & !icmp_ln845)> <Delay = 0.42>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end73"   --->   Operation 62 'br' 'br_ln0' <Predicate = (!icmp_ln834 & icmp_ln845)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln845) | (icmp_ln834)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.65>
ST_6 : Operation 64 [1/2] (1.65ns)   --->   "%call_ln897 = call void @AXIvideo2MultiPixStream_Pipeline_loop_width, i1 %sof, i1 %axi_last_2, i30 %axi_data_6_load, i11 %trunc_ln828, i1 %cond, i30 %srcYUV, i32 %s_axis_video_V_data_V, i4 %s_axis_video_V_keep_V, i4 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i1 %eol_loc, i30 %axi_data_7_loc" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:897]   --->   Operation 64 'call' 'call_ln897' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%empty_141 = wait i32 @_ssdm_op_Wait"   --->   Operation 65 'wait' 'empty_141' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.68>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%eol_loc_load = load i1 %eol_loc"   --->   Operation 66 'load' 'eol_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%axi_data_7_loc_load = load i30 %axi_data_7_loc"   --->   Operation 67 'load' 'axi_data_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.17ns)   --->   "%select_ln897 = select i1 %cmp10402, i1 %eol_loc_load, i1 %axi_last_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:897]   --->   Operation 68 'select' 'select_ln897' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%empty_142 = wait i32 @_ssdm_op_Wait"   --->   Operation 69 'wait' 'empty_142' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [2/2] (0.50ns)   --->   "%call_ln897 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol, i30 %axi_data_7_loc_load, i1 %select_ln897, i1 %eol_loc_load, i32 %s_axis_video_V_data_V, i4 %s_axis_video_V_keep_V, i4 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i30 %axi_data_6, i1 %axi_last_4_loc" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:897]   --->   Operation 70 'call' 'call_ln897' <Predicate = true> <Delay = 0.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.85>
ST_9 : Operation 71 [1/2] (0.85ns)   --->   "%call_ln897 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol, i30 %axi_data_7_loc_load, i1 %select_ln897, i1 %eol_loc_load, i32 %s_axis_video_V_data_V, i4 %s_axis_video_V_keep_V, i4 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i30 %axi_data_6, i1 %axi_last_4_loc" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:897]   --->   Operation 71 'call' 'call_ln897' <Predicate = true> <Delay = 0.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln845 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:845]   --->   Operation 72 'specloopname' 'specloopname_ln845' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%axi_last_4_loc_load = load i1 %axi_last_4_loc"   --->   Operation 73 'load' 'axi_last_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln845 = br void %loop_width" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:845]   --->   Operation 74 'br' 'br_ln845' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.734ns, clock uncertainty: 1.818ns.

 <State 1>: 1.838ns
The critical path consists of the following:
	wire read operation ('colorFormat_val_read') on port 'colorFormat_val' [17]  (0.000 ns)
	fifo write operation ('write_ln0') on port 'colorFormat_val20_c5' [26]  (1.838 ns)

 <State 2>: 0.765ns
The critical path consists of the following:
	'icmp' operation 1 bit ('cond') [50]  (0.765 ns)

 <State 3>: 0.854ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' [46]  (0.854 ns)

 <State 4>: 1.085ns
The critical path consists of the following:
	'icmp' operation 1 bit ('cmp10402', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:828) [49]  (0.798 ns)
	'xor' operation 1 bit ('xor_ln897', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:897) [51]  (0.287 ns)

 <State 5>: 2.102ns
The critical path consists of the following:
	'load' operation 11 bit ('i', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:845) on local variable 'i', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:845 [57]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln845', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:845) [58]  (0.798 ns)
	'call' operation 0 bit ('call_ln897', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:897) to 'AXIvideo2MultiPixStream_Pipeline_loop_width' [66]  (1.304 ns)

 <State 6>: 1.652ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln897', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:897) to 'AXIvideo2MultiPixStream_Pipeline_loop_width' [66]  (1.652 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.685ns
The critical path consists of the following:
	'load' operation 1 bit ('eol_loc_load') on local variable 'eol_loc' [67]  (0.000 ns)
	'select' operation 1 bit ('select_ln897', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:897) [70]  (0.179 ns)
	'call' operation 0 bit ('call_ln897', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:897) to 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' [72]  (0.506 ns)

 <State 9>: 0.854ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln897', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:897) to 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' [72]  (0.854 ns)

 <State 10>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
