#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Oct 17 13:08:40 2017
# Process ID: 10000
# Log file: F:/Verilog/Math_Project/U201514658/preject/vivado.log
# Journal file: F:/Verilog/Math_Project/U201514658/preject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Verilog/Math_Project/U201514658/preject/preject.xpr
open_hw
connect_hw_server
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
set_property PROGRAM.FILE {F:/Verilog/Math_Project/U201514658/preject/preject.runs/impl_1/Main.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/Verilog/Math_Project/U201514658/preject/preject.runs/impl_1/Main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
close_hw
remove_files -fileset sim_1 F:/Verilog/Math_Project/U201514658/preject/preject.srcs/sim_1/new/pattern_tb.v
launch_simulation -mode post-synthesis -type functional
source FSM_tb.tcl
close_sim
launch_simulation -mode post-synthesis -type functional
source FSM_tb.tcl
close_sim
launch_simulation -mode post-synthesis -type functional
source FSM_tb.tcl
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
close_sim
launch_simulation -mode post-synthesis -type functional
source FSM_tb.tcl
close_sim
