#!/bin/sh -h 
PYTHONHOME=/cad/synopsys/vcs/Q-2020.03-SP2/etc/search/pyh
export PYTHONHOME
PYTHONPATH=/cad/synopsys/vcs/Q-2020.03-SP2/linux64/lib/pylib27
export PYTHONPATH
LD_LIBRARY_PATH=/cad/synopsys/vcs/Q-2020.03-SP2/linux64/lib:/cad/synopsys/vcs/Q-2020.03-SP2/linux64/lib/pylib27
export LD_LIBRARY_PATH
/cad/synopsys/vcs/Q-2020.03-SP2/linux64/bin/vcsfind_create_index.exe  -z  "/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/8-synopsys-vcs-sim/simv.daidir/debug_dump/fsearch/./idents_MxM8o7.xml.gz" "/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/8-synopsys-vcs-sim/simv.daidir/debug_dump/fsearch/./idents_tapi.xml.gz" -o "/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/8-synopsys-vcs-sim/simv.daidir/debug_dump/fsearch/fsearch.db_tmp"
\mv "/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/8-synopsys-vcs-sim/simv.daidir/debug_dump/fsearch/fsearch.db_tmp" "/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/8-synopsys-vcs-sim/simv.daidir/debug_dump/fsearch/fsearch.db"
