////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.49d
//  \   \         Application: netgen
//  /   /         Filename: hdmi_out_translate.v
// /___/   /\     Timestamp: Fri May 10 14:21:10 2013
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -intstyle ise -insert_glbl true -w -dir netgen/translate -ofmt verilog -sim hdmi_out.ngd hdmi_out_translate.v 
// Device	: 6slx45csg324-2
// Input file	: hdmi_out.ngd
// Output file	: D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\devl\projnav\netgen\translate\hdmi_out_translate.v
// # of Modules	: 1
// Design Name	: hdmi_out
// Xilinx        : C:\Xilinx\14.4\ISE_DS\ISE\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module hdmi_out (
  PXLCLK_I, PXLCLK_2X_I, PXLCLK_10X_I, LOCKED_I, VFBC_CMD_IDLE, VFBC_CMD_FULL, VFBC_CMD_ALMOST_FULL, VFBC_RD_EMPTY, VFBC_RD_ALMOST_EMPTY, SPLB_Clk, 
SPLB_Rst, PLB_PAValid, PLB_SAValid, PLB_rdPrim, PLB_wrPrim, PLB_abort, PLB_busLock, PLB_RNW, PLB_lockErr, PLB_wrBurst, PLB_rdBurst, PLB_wrPendReq, 
PLB_rdPendReq, VFBC_CMD_CLK, VFBC_CMD_RESET, VFBC_CMD_WRITE, VFBC_CMD_END, VFBC_RD_CLK, VFBC_RD_RESET, VFBC_RD_FLUSH, VFBC_RD_READ, VFBC_RD_END_BURST
, Sl_addrAck, Sl_wait, Sl_rearbitrate, Sl_wrDAck, Sl_wrComp, Sl_wrBTerm, Sl_rdDAck, Sl_rdComp, Sl_rdBTerm, VFBC_RD_DATA, PLB_ABus, PLB_UABus, 
PLB_masterID, PLB_BE, PLB_MSize, PLB_size, PLB_type, PLB_wrDBus, PLB_wrPendPri, PLB_rdPendPri, PLB_reqPri, PLB_TAttribute, TMDS, TMDSB, VFBC_CMD_DATA
, Sl_SSize, Sl_rdDBus, Sl_rdWdAddr, Sl_MBusy, Sl_MWrErr, Sl_MRdErr, Sl_MIRQ
);
  input PXLCLK_I;
  input PXLCLK_2X_I;
  input PXLCLK_10X_I;
  input LOCKED_I;
  input VFBC_CMD_IDLE;
  input VFBC_CMD_FULL;
  input VFBC_CMD_ALMOST_FULL;
  input VFBC_RD_EMPTY;
  input VFBC_RD_ALMOST_EMPTY;
  input SPLB_Clk;
  input SPLB_Rst;
  input PLB_PAValid;
  input PLB_SAValid;
  input PLB_rdPrim;
  input PLB_wrPrim;
  input PLB_abort;
  input PLB_busLock;
  input PLB_RNW;
  input PLB_lockErr;
  input PLB_wrBurst;
  input PLB_rdBurst;
  input PLB_wrPendReq;
  input PLB_rdPendReq;
  output VFBC_CMD_CLK;
  output VFBC_CMD_RESET;
  output VFBC_CMD_WRITE;
  output VFBC_CMD_END;
  output VFBC_RD_CLK;
  output VFBC_RD_RESET;
  output VFBC_RD_FLUSH;
  output VFBC_RD_READ;
  output VFBC_RD_END_BURST;
  output Sl_addrAck;
  output Sl_wait;
  output Sl_rearbitrate;
  output Sl_wrDAck;
  output Sl_wrComp;
  output Sl_wrBTerm;
  output Sl_rdDAck;
  output Sl_rdComp;
  output Sl_rdBTerm;
  input [15 : 0] VFBC_RD_DATA;
  input [0 : 31] PLB_ABus;
  input [0 : 31] PLB_UABus;
  input [0 : 2] PLB_masterID;
  input [0 : 15] PLB_BE;
  input [0 : 1] PLB_MSize;
  input [0 : 3] PLB_size;
  input [0 : 2] PLB_type;
  input [0 : 127] PLB_wrDBus;
  input [0 : 1] PLB_wrPendPri;
  input [0 : 1] PLB_rdPendPri;
  input [0 : 1] PLB_reqPri;
  input [0 : 15] PLB_TAttribute;
  output [3 : 0] TMDS;
  output [3 : 0] TMDSB;
  output [31 : 0] VFBC_CMD_DATA;
  output [0 : 1] Sl_SSize;
  output [0 : 127] Sl_rdDBus;
  output [0 : 3] Sl_rdWdAddr;
  output [0 : 7] Sl_MBusy;
  output [0 : 7] Sl_MWrErr;
  output [0 : 7] Sl_MRdErr;
  output [0 : 7] Sl_MIRQ;
  wire VFBC_RD_DATA_15_IBUF_393;
  wire VFBC_RD_DATA_14_IBUF_394;
  wire VFBC_RD_DATA_13_IBUF_395;
  wire VFBC_RD_DATA_12_IBUF_396;
  wire VFBC_RD_DATA_11_IBUF_397;
  wire VFBC_RD_DATA_10_IBUF_398;
  wire VFBC_RD_DATA_9_IBUF_399;
  wire VFBC_RD_DATA_8_IBUF_400;
  wire VFBC_RD_DATA_7_IBUF_401;
  wire VFBC_RD_DATA_6_IBUF_402;
  wire VFBC_RD_DATA_5_IBUF_403;
  wire VFBC_RD_DATA_4_IBUF_404;
  wire VFBC_RD_DATA_3_IBUF_405;
  wire VFBC_RD_DATA_2_IBUF_406;
  wire VFBC_RD_DATA_1_IBUF_407;
  wire VFBC_RD_DATA_0_IBUF_408;
  wire PLB_ABus_26_IBUF_409;
  wire PLB_ABus_27_IBUF_410;
  wire PLB_ABus_28_IBUF_411;
  wire PLB_ABus_29_IBUF_412;
  wire PLB_masterID_0_IBUF_413;
  wire PLB_masterID_1_IBUF_414;
  wire PLB_masterID_2_IBUF_415;
  wire PLB_BE_0_IBUF_416;
  wire PLB_BE_1_IBUF_417;
  wire PLB_BE_2_IBUF_418;
  wire PLB_BE_3_IBUF_419;
  wire PLB_BE_4_IBUF_420;
  wire PLB_BE_5_IBUF_421;
  wire PLB_BE_6_IBUF_422;
  wire PLB_BE_7_IBUF_423;
  wire PLB_BE_8_IBUF_424;
  wire PLB_BE_9_IBUF_425;
  wire PLB_BE_10_IBUF_426;
  wire PLB_BE_11_IBUF_427;
  wire PLB_BE_12_IBUF_428;
  wire PLB_BE_13_IBUF_429;
  wire PLB_BE_14_IBUF_430;
  wire PLB_BE_15_IBUF_431;
  wire PLB_size_0_IBUF_432;
  wire PLB_size_1_IBUF_433;
  wire PLB_size_2_IBUF_434;
  wire PLB_size_3_IBUF_435;
  wire PLB_type_0_IBUF_436;
  wire PLB_type_1_IBUF_437;
  wire PLB_type_2_IBUF_438;
  wire PLB_wrDBus_0_IBUF_439;
  wire PLB_wrDBus_1_IBUF_440;
  wire PLB_wrDBus_2_IBUF_441;
  wire PLB_wrDBus_3_IBUF_442;
  wire PLB_wrDBus_4_IBUF_443;
  wire PLB_wrDBus_5_IBUF_444;
  wire PLB_wrDBus_6_IBUF_445;
  wire PLB_wrDBus_7_IBUF_446;
  wire PLB_wrDBus_8_IBUF_447;
  wire PLB_wrDBus_9_IBUF_448;
  wire PLB_wrDBus_10_IBUF_449;
  wire PLB_wrDBus_11_IBUF_450;
  wire PLB_wrDBus_12_IBUF_451;
  wire PLB_wrDBus_13_IBUF_452;
  wire PLB_wrDBus_14_IBUF_453;
  wire PLB_wrDBus_15_IBUF_454;
  wire PLB_wrDBus_16_IBUF_455;
  wire PLB_wrDBus_17_IBUF_456;
  wire PLB_wrDBus_18_IBUF_457;
  wire PLB_wrDBus_19_IBUF_458;
  wire PLB_wrDBus_20_IBUF_459;
  wire PLB_wrDBus_21_IBUF_460;
  wire PLB_wrDBus_22_IBUF_461;
  wire PLB_wrDBus_23_IBUF_462;
  wire PLB_wrDBus_24_IBUF_463;
  wire PLB_wrDBus_25_IBUF_464;
  wire PLB_wrDBus_26_IBUF_465;
  wire PLB_wrDBus_27_IBUF_466;
  wire PLB_wrDBus_28_IBUF_467;
  wire PLB_wrDBus_29_IBUF_468;
  wire PLB_wrDBus_30_IBUF_469;
  wire PLB_wrDBus_31_IBUF_470;
  wire PXLCLK_I_IBUF_BUFG_471;
  wire PXLCLK_2X_I_IBUF_BUFG_472;
  wire PXLCLK_10X_I_IBUF_BUFG_473;
  wire LOCKED_I_IBUF_474;
  wire SPLB_Clk_BUFGP;
  wire SPLB_Rst_IBUF_476;
  wire PLB_PAValid_IBUF_477;
  wire PLB_RNW_IBUF_478;
  wire \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[30] ;
  wire \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[29] ;
  wire \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[28] ;
  wire \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[27] ;
  wire \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[26] ;
  wire \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[25] ;
  wire \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[24] ;
  wire \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[23] ;
  wire \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[22] ;
  wire \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[21] ;
  wire \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[20] ;
  wire \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[19] ;
  wire \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[18] ;
  wire \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[17] ;
  wire \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[16] ;
  wire \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[15] ;
  wire \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[14] ;
  wire \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[13] ;
  wire \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[12] ;
  wire \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[11] ;
  wire \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[10] ;
  wire \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[9] ;
  wire \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[8] ;
  wire \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[7] ;
  wire \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[5] ;
  wire VFBC_CMD_RESET_OBUF_544;
  wire \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_write_i_545 ;
  wire \USER_LOGIC_I/hdmi_out_inst/vfbc_rd_reset_i_546 ;
  wire VFBC_RD_READ_OBUF_547;
  wire user_IP2Bus_RdAck;
  wire Sl_MRdErr_7_OBUF_589;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i_647 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_wrdack_i_648 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy_649 ;
  wire \USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ;
  wire \USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ;
  wire \USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o<0>1_656 ;
  wire \USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o<0>1 ;
  wire \USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ;
  wire \USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ;
  wire \USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ;
  wire \USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ;
  wire \USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ;
  wire \USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ;
  wire \USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ;
  wire \USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ;
  wire \USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ;
  wire \USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ;
  wire \USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ;
  wire \USER_LOGIC_I/slv_reg9[31]_Bus2IP_Data[31]_MUX_3085_o ;
  wire \USER_LOGIC_I/slv_reg8[31]_Bus2IP_Data[31]_MUX_3053_o ;
  wire \USER_LOGIC_I/slv_reg7[31]_Bus2IP_Data[31]_MUX_3021_o ;
  wire \USER_LOGIC_I/slv_reg5[31]_Bus2IP_Data[31]_MUX_2957_o ;
  wire \USER_LOGIC_I/slv_reg4[31]_Bus2IP_Data[31]_MUX_2925_o ;
  wire \USER_LOGIC_I/slv_reg3[31]_Bus2IP_Data[31]_MUX_2893_o ;
  wire \USER_LOGIC_I/slv_reg2[31]_Bus2IP_Data[31]_MUX_2861_o ;
  wire \USER_LOGIC_I/slv_reg1[31]_Bus2IP_Data[31]_MUX_2829_o ;
  wire \USER_LOGIC_I/slv_reg0[31]_Bus2IP_Data[31]_MUX_2797_o ;
  wire \USER_LOGIC_I/slv_reg9[30]_Bus2IP_Data[30]_MUX_3084_o ;
  wire \USER_LOGIC_I/slv_reg8[30]_Bus2IP_Data[30]_MUX_3052_o ;
  wire \USER_LOGIC_I/slv_reg7[30]_Bus2IP_Data[30]_MUX_3020_o ;
  wire \USER_LOGIC_I/slv_reg5[30]_Bus2IP_Data[30]_MUX_2956_o ;
  wire \USER_LOGIC_I/slv_reg4[30]_Bus2IP_Data[30]_MUX_2924_o ;
  wire \USER_LOGIC_I/slv_reg3[30]_Bus2IP_Data[30]_MUX_2892_o ;
  wire \USER_LOGIC_I/slv_reg2[30]_Bus2IP_Data[30]_MUX_2860_o ;
  wire \USER_LOGIC_I/slv_reg1[30]_Bus2IP_Data[30]_MUX_2828_o ;
  wire \USER_LOGIC_I/slv_reg0[30]_Bus2IP_Data[30]_MUX_2796_o ;
  wire \USER_LOGIC_I/slv_reg9[29]_Bus2IP_Data[29]_MUX_3083_o ;
  wire \USER_LOGIC_I/slv_reg8[29]_Bus2IP_Data[29]_MUX_3051_o ;
  wire \USER_LOGIC_I/slv_reg7[29]_Bus2IP_Data[29]_MUX_3019_o ;
  wire \USER_LOGIC_I/slv_reg5[29]_Bus2IP_Data[29]_MUX_2955_o ;
  wire \USER_LOGIC_I/slv_reg4[29]_Bus2IP_Data[29]_MUX_2923_o ;
  wire \USER_LOGIC_I/slv_reg3[29]_Bus2IP_Data[29]_MUX_2891_o ;
  wire \USER_LOGIC_I/slv_reg2[29]_Bus2IP_Data[29]_MUX_2859_o ;
  wire \USER_LOGIC_I/slv_reg1[29]_Bus2IP_Data[29]_MUX_2827_o ;
  wire \USER_LOGIC_I/slv_reg0[29]_Bus2IP_Data[29]_MUX_2795_o ;
  wire \USER_LOGIC_I/slv_reg9[28]_Bus2IP_Data[28]_MUX_3082_o ;
  wire \USER_LOGIC_I/slv_reg8[28]_Bus2IP_Data[28]_MUX_3050_o ;
  wire \USER_LOGIC_I/slv_reg7[28]_Bus2IP_Data[28]_MUX_3018_o ;
  wire \USER_LOGIC_I/slv_reg5[28]_Bus2IP_Data[28]_MUX_2954_o ;
  wire \USER_LOGIC_I/slv_reg4[28]_Bus2IP_Data[28]_MUX_2922_o ;
  wire \USER_LOGIC_I/slv_reg3[28]_Bus2IP_Data[28]_MUX_2890_o ;
  wire \USER_LOGIC_I/slv_reg2[28]_Bus2IP_Data[28]_MUX_2858_o ;
  wire \USER_LOGIC_I/slv_reg1[28]_Bus2IP_Data[28]_MUX_2826_o ;
  wire \USER_LOGIC_I/slv_reg0[28]_Bus2IP_Data[28]_MUX_2794_o ;
  wire \USER_LOGIC_I/slv_reg9[27]_Bus2IP_Data[27]_MUX_3081_o ;
  wire \USER_LOGIC_I/slv_reg8[27]_Bus2IP_Data[27]_MUX_3049_o ;
  wire \USER_LOGIC_I/slv_reg7[27]_Bus2IP_Data[27]_MUX_3017_o ;
  wire \USER_LOGIC_I/slv_reg5[27]_Bus2IP_Data[27]_MUX_2953_o ;
  wire \USER_LOGIC_I/slv_reg4[27]_Bus2IP_Data[27]_MUX_2921_o ;
  wire \USER_LOGIC_I/slv_reg3[27]_Bus2IP_Data[27]_MUX_2889_o ;
  wire \USER_LOGIC_I/slv_reg2[27]_Bus2IP_Data[27]_MUX_2857_o ;
  wire \USER_LOGIC_I/slv_reg1[27]_Bus2IP_Data[27]_MUX_2825_o ;
  wire \USER_LOGIC_I/slv_reg0[27]_Bus2IP_Data[27]_MUX_2793_o ;
  wire \USER_LOGIC_I/slv_reg9[26]_Bus2IP_Data[26]_MUX_3080_o ;
  wire \USER_LOGIC_I/slv_reg8[26]_Bus2IP_Data[26]_MUX_3048_o ;
  wire \USER_LOGIC_I/slv_reg7[26]_Bus2IP_Data[26]_MUX_3016_o ;
  wire \USER_LOGIC_I/slv_reg5[26]_Bus2IP_Data[26]_MUX_2952_o ;
  wire \USER_LOGIC_I/slv_reg4[26]_Bus2IP_Data[26]_MUX_2920_o ;
  wire \USER_LOGIC_I/slv_reg3[26]_Bus2IP_Data[26]_MUX_2888_o ;
  wire \USER_LOGIC_I/slv_reg2[26]_Bus2IP_Data[26]_MUX_2856_o ;
  wire \USER_LOGIC_I/slv_reg1[26]_Bus2IP_Data[26]_MUX_2824_o ;
  wire \USER_LOGIC_I/slv_reg0[26]_Bus2IP_Data[26]_MUX_2792_o ;
  wire \USER_LOGIC_I/slv_reg9[25]_Bus2IP_Data[25]_MUX_3079_o ;
  wire \USER_LOGIC_I/slv_reg8[25]_Bus2IP_Data[25]_MUX_3047_o ;
  wire \USER_LOGIC_I/slv_reg7[25]_Bus2IP_Data[25]_MUX_3015_o ;
  wire \USER_LOGIC_I/slv_reg5[25]_Bus2IP_Data[25]_MUX_2951_o ;
  wire \USER_LOGIC_I/slv_reg4[25]_Bus2IP_Data[25]_MUX_2919_o ;
  wire \USER_LOGIC_I/slv_reg3[25]_Bus2IP_Data[25]_MUX_2887_o ;
  wire \USER_LOGIC_I/slv_reg2[25]_Bus2IP_Data[25]_MUX_2855_o ;
  wire \USER_LOGIC_I/slv_reg1[25]_Bus2IP_Data[25]_MUX_2823_o ;
  wire \USER_LOGIC_I/slv_reg0[25]_Bus2IP_Data[25]_MUX_2791_o ;
  wire \USER_LOGIC_I/slv_reg9[24]_Bus2IP_Data[24]_MUX_3078_o ;
  wire \USER_LOGIC_I/slv_reg8[24]_Bus2IP_Data[24]_MUX_3046_o ;
  wire \USER_LOGIC_I/slv_reg7[24]_Bus2IP_Data[24]_MUX_3014_o ;
  wire \USER_LOGIC_I/slv_reg5[24]_Bus2IP_Data[24]_MUX_2950_o ;
  wire \USER_LOGIC_I/slv_reg4[24]_Bus2IP_Data[24]_MUX_2918_o ;
  wire \USER_LOGIC_I/slv_reg3[24]_Bus2IP_Data[24]_MUX_2886_o ;
  wire \USER_LOGIC_I/slv_reg2[24]_Bus2IP_Data[24]_MUX_2854_o ;
  wire \USER_LOGIC_I/slv_reg1[24]_Bus2IP_Data[24]_MUX_2822_o ;
  wire \USER_LOGIC_I/slv_reg0[24]_Bus2IP_Data[24]_MUX_2790_o ;
  wire \USER_LOGIC_I/slv_reg9[23]_Bus2IP_Data[23]_MUX_3077_o ;
  wire \USER_LOGIC_I/slv_reg8[23]_Bus2IP_Data[23]_MUX_3045_o ;
  wire \USER_LOGIC_I/slv_reg7[23]_Bus2IP_Data[23]_MUX_3013_o ;
  wire \USER_LOGIC_I/slv_reg5[23]_Bus2IP_Data[23]_MUX_2949_o ;
  wire \USER_LOGIC_I/slv_reg4[23]_Bus2IP_Data[23]_MUX_2917_o ;
  wire \USER_LOGIC_I/slv_reg3[23]_Bus2IP_Data[23]_MUX_2885_o ;
  wire \USER_LOGIC_I/slv_reg2[23]_Bus2IP_Data[23]_MUX_2853_o ;
  wire \USER_LOGIC_I/slv_reg1[23]_Bus2IP_Data[23]_MUX_2821_o ;
  wire \USER_LOGIC_I/slv_reg0[23]_Bus2IP_Data[23]_MUX_2789_o ;
  wire \USER_LOGIC_I/slv_reg9[22]_Bus2IP_Data[22]_MUX_3076_o ;
  wire \USER_LOGIC_I/slv_reg8[22]_Bus2IP_Data[22]_MUX_3044_o ;
  wire \USER_LOGIC_I/slv_reg7[22]_Bus2IP_Data[22]_MUX_3012_o ;
  wire \USER_LOGIC_I/slv_reg5[22]_Bus2IP_Data[22]_MUX_2948_o ;
  wire \USER_LOGIC_I/slv_reg4[22]_Bus2IP_Data[22]_MUX_2916_o ;
  wire \USER_LOGIC_I/slv_reg3[22]_Bus2IP_Data[22]_MUX_2884_o ;
  wire \USER_LOGIC_I/slv_reg2[22]_Bus2IP_Data[22]_MUX_2852_o ;
  wire \USER_LOGIC_I/slv_reg1[22]_Bus2IP_Data[22]_MUX_2820_o ;
  wire \USER_LOGIC_I/slv_reg0[22]_Bus2IP_Data[22]_MUX_2788_o ;
  wire \USER_LOGIC_I/slv_reg9[21]_Bus2IP_Data[21]_MUX_3075_o ;
  wire \USER_LOGIC_I/slv_reg8[21]_Bus2IP_Data[21]_MUX_3043_o ;
  wire \USER_LOGIC_I/slv_reg7[21]_Bus2IP_Data[21]_MUX_3011_o ;
  wire \USER_LOGIC_I/slv_reg5[21]_Bus2IP_Data[21]_MUX_2947_o ;
  wire \USER_LOGIC_I/slv_reg4[21]_Bus2IP_Data[21]_MUX_2915_o ;
  wire \USER_LOGIC_I/slv_reg3[21]_Bus2IP_Data[21]_MUX_2883_o ;
  wire \USER_LOGIC_I/slv_reg2[21]_Bus2IP_Data[21]_MUX_2851_o ;
  wire \USER_LOGIC_I/slv_reg1[21]_Bus2IP_Data[21]_MUX_2819_o ;
  wire \USER_LOGIC_I/slv_reg0[21]_Bus2IP_Data[21]_MUX_2787_o ;
  wire \USER_LOGIC_I/slv_reg9[20]_Bus2IP_Data[20]_MUX_3074_o ;
  wire \USER_LOGIC_I/slv_reg8[20]_Bus2IP_Data[20]_MUX_3042_o ;
  wire \USER_LOGIC_I/slv_reg7[20]_Bus2IP_Data[20]_MUX_3010_o ;
  wire \USER_LOGIC_I/slv_reg5[20]_Bus2IP_Data[20]_MUX_2946_o ;
  wire \USER_LOGIC_I/slv_reg4[20]_Bus2IP_Data[20]_MUX_2914_o ;
  wire \USER_LOGIC_I/slv_reg3[20]_Bus2IP_Data[20]_MUX_2882_o ;
  wire \USER_LOGIC_I/slv_reg2[20]_Bus2IP_Data[20]_MUX_2850_o ;
  wire \USER_LOGIC_I/slv_reg1[20]_Bus2IP_Data[20]_MUX_2818_o ;
  wire \USER_LOGIC_I/slv_reg0[20]_Bus2IP_Data[20]_MUX_2786_o ;
  wire \USER_LOGIC_I/slv_reg9[19]_Bus2IP_Data[19]_MUX_3073_o ;
  wire \USER_LOGIC_I/slv_reg8[19]_Bus2IP_Data[19]_MUX_3041_o ;
  wire \USER_LOGIC_I/slv_reg7[19]_Bus2IP_Data[19]_MUX_3009_o ;
  wire \USER_LOGIC_I/slv_reg5[19]_Bus2IP_Data[19]_MUX_2945_o ;
  wire \USER_LOGIC_I/slv_reg4[19]_Bus2IP_Data[19]_MUX_2913_o ;
  wire \USER_LOGIC_I/slv_reg3[19]_Bus2IP_Data[19]_MUX_2881_o ;
  wire \USER_LOGIC_I/slv_reg2[19]_Bus2IP_Data[19]_MUX_2849_o ;
  wire \USER_LOGIC_I/slv_reg1[19]_Bus2IP_Data[19]_MUX_2817_o ;
  wire \USER_LOGIC_I/slv_reg0[19]_Bus2IP_Data[19]_MUX_2785_o ;
  wire \USER_LOGIC_I/slv_reg9[18]_Bus2IP_Data[18]_MUX_3072_o ;
  wire \USER_LOGIC_I/slv_reg8[18]_Bus2IP_Data[18]_MUX_3040_o ;
  wire \USER_LOGIC_I/slv_reg7[18]_Bus2IP_Data[18]_MUX_3008_o ;
  wire \USER_LOGIC_I/slv_reg5[18]_Bus2IP_Data[18]_MUX_2944_o ;
  wire \USER_LOGIC_I/slv_reg4[18]_Bus2IP_Data[18]_MUX_2912_o ;
  wire \USER_LOGIC_I/slv_reg3[18]_Bus2IP_Data[18]_MUX_2880_o ;
  wire \USER_LOGIC_I/slv_reg2[18]_Bus2IP_Data[18]_MUX_2848_o ;
  wire \USER_LOGIC_I/slv_reg1[18]_Bus2IP_Data[18]_MUX_2816_o ;
  wire \USER_LOGIC_I/slv_reg0[18]_Bus2IP_Data[18]_MUX_2784_o ;
  wire \USER_LOGIC_I/slv_reg9[17]_Bus2IP_Data[17]_MUX_3071_o ;
  wire \USER_LOGIC_I/slv_reg8[17]_Bus2IP_Data[17]_MUX_3039_o ;
  wire \USER_LOGIC_I/slv_reg7[17]_Bus2IP_Data[17]_MUX_3007_o ;
  wire \USER_LOGIC_I/slv_reg5[17]_Bus2IP_Data[17]_MUX_2943_o ;
  wire \USER_LOGIC_I/slv_reg4[17]_Bus2IP_Data[17]_MUX_2911_o ;
  wire \USER_LOGIC_I/slv_reg3[17]_Bus2IP_Data[17]_MUX_2879_o ;
  wire \USER_LOGIC_I/slv_reg2[17]_Bus2IP_Data[17]_MUX_2847_o ;
  wire \USER_LOGIC_I/slv_reg1[17]_Bus2IP_Data[17]_MUX_2815_o ;
  wire \USER_LOGIC_I/slv_reg0[17]_Bus2IP_Data[17]_MUX_2783_o ;
  wire \USER_LOGIC_I/slv_reg9[16]_Bus2IP_Data[16]_MUX_3070_o ;
  wire \USER_LOGIC_I/slv_reg8[16]_Bus2IP_Data[16]_MUX_3038_o ;
  wire \USER_LOGIC_I/slv_reg7[16]_Bus2IP_Data[16]_MUX_3006_o ;
  wire \USER_LOGIC_I/slv_reg5[16]_Bus2IP_Data[16]_MUX_2942_o ;
  wire \USER_LOGIC_I/slv_reg4[16]_Bus2IP_Data[16]_MUX_2910_o ;
  wire \USER_LOGIC_I/slv_reg3[16]_Bus2IP_Data[16]_MUX_2878_o ;
  wire \USER_LOGIC_I/slv_reg2[16]_Bus2IP_Data[16]_MUX_2846_o ;
  wire \USER_LOGIC_I/slv_reg1[16]_Bus2IP_Data[16]_MUX_2814_o ;
  wire \USER_LOGIC_I/slv_reg0[16]_Bus2IP_Data[16]_MUX_2782_o ;
  wire \USER_LOGIC_I/slv_reg9[15]_Bus2IP_Data[15]_MUX_3069_o ;
  wire \USER_LOGIC_I/slv_reg8[15]_Bus2IP_Data[15]_MUX_3037_o ;
  wire \USER_LOGIC_I/slv_reg7[15]_Bus2IP_Data[15]_MUX_3005_o ;
  wire \USER_LOGIC_I/slv_reg5[15]_Bus2IP_Data[15]_MUX_2941_o ;
  wire \USER_LOGIC_I/slv_reg4[15]_Bus2IP_Data[15]_MUX_2909_o ;
  wire \USER_LOGIC_I/slv_reg3[15]_Bus2IP_Data[15]_MUX_2877_o ;
  wire \USER_LOGIC_I/slv_reg2[15]_Bus2IP_Data[15]_MUX_2845_o ;
  wire \USER_LOGIC_I/slv_reg1[15]_Bus2IP_Data[15]_MUX_2813_o ;
  wire \USER_LOGIC_I/slv_reg0[15]_Bus2IP_Data[15]_MUX_2781_o ;
  wire \USER_LOGIC_I/slv_reg9[14]_Bus2IP_Data[14]_MUX_3068_o ;
  wire \USER_LOGIC_I/slv_reg8[14]_Bus2IP_Data[14]_MUX_3036_o ;
  wire \USER_LOGIC_I/slv_reg7[14]_Bus2IP_Data[14]_MUX_3004_o ;
  wire \USER_LOGIC_I/slv_reg5[14]_Bus2IP_Data[14]_MUX_2940_o ;
  wire \USER_LOGIC_I/slv_reg4[14]_Bus2IP_Data[14]_MUX_2908_o ;
  wire \USER_LOGIC_I/slv_reg3[14]_Bus2IP_Data[14]_MUX_2876_o ;
  wire \USER_LOGIC_I/slv_reg2[14]_Bus2IP_Data[14]_MUX_2844_o ;
  wire \USER_LOGIC_I/slv_reg1[14]_Bus2IP_Data[14]_MUX_2812_o ;
  wire \USER_LOGIC_I/slv_reg0[14]_Bus2IP_Data[14]_MUX_2780_o ;
  wire \USER_LOGIC_I/slv_reg9[13]_Bus2IP_Data[13]_MUX_3067_o ;
  wire \USER_LOGIC_I/slv_reg8[13]_Bus2IP_Data[13]_MUX_3035_o ;
  wire \USER_LOGIC_I/slv_reg7[13]_Bus2IP_Data[13]_MUX_3003_o ;
  wire \USER_LOGIC_I/slv_reg5[13]_Bus2IP_Data[13]_MUX_2939_o ;
  wire \USER_LOGIC_I/slv_reg4[13]_Bus2IP_Data[13]_MUX_2907_o ;
  wire \USER_LOGIC_I/slv_reg3[13]_Bus2IP_Data[13]_MUX_2875_o ;
  wire \USER_LOGIC_I/slv_reg2[13]_Bus2IP_Data[13]_MUX_2843_o ;
  wire \USER_LOGIC_I/slv_reg1[13]_Bus2IP_Data[13]_MUX_2811_o ;
  wire \USER_LOGIC_I/slv_reg0[13]_Bus2IP_Data[13]_MUX_2779_o ;
  wire \USER_LOGIC_I/slv_reg9[12]_Bus2IP_Data[12]_MUX_3066_o ;
  wire \USER_LOGIC_I/slv_reg8[12]_Bus2IP_Data[12]_MUX_3034_o ;
  wire \USER_LOGIC_I/slv_reg7[12]_Bus2IP_Data[12]_MUX_3002_o ;
  wire \USER_LOGIC_I/slv_reg5[12]_Bus2IP_Data[12]_MUX_2938_o ;
  wire \USER_LOGIC_I/slv_reg4[12]_Bus2IP_Data[12]_MUX_2906_o ;
  wire \USER_LOGIC_I/slv_reg3[12]_Bus2IP_Data[12]_MUX_2874_o ;
  wire \USER_LOGIC_I/slv_reg2[12]_Bus2IP_Data[12]_MUX_2842_o ;
  wire \USER_LOGIC_I/slv_reg1[12]_Bus2IP_Data[12]_MUX_2810_o ;
  wire \USER_LOGIC_I/slv_reg0[12]_Bus2IP_Data[12]_MUX_2778_o ;
  wire \USER_LOGIC_I/slv_reg9[11]_Bus2IP_Data[11]_MUX_3065_o ;
  wire \USER_LOGIC_I/slv_reg8[11]_Bus2IP_Data[11]_MUX_3033_o ;
  wire \USER_LOGIC_I/slv_reg7[11]_Bus2IP_Data[11]_MUX_3001_o ;
  wire \USER_LOGIC_I/slv_reg5[11]_Bus2IP_Data[11]_MUX_2937_o ;
  wire \USER_LOGIC_I/slv_reg4[11]_Bus2IP_Data[11]_MUX_2905_o ;
  wire \USER_LOGIC_I/slv_reg3[11]_Bus2IP_Data[11]_MUX_2873_o ;
  wire \USER_LOGIC_I/slv_reg2[11]_Bus2IP_Data[11]_MUX_2841_o ;
  wire \USER_LOGIC_I/slv_reg1[11]_Bus2IP_Data[11]_MUX_2809_o ;
  wire \USER_LOGIC_I/slv_reg0[11]_Bus2IP_Data[11]_MUX_2777_o ;
  wire \USER_LOGIC_I/slv_reg9[10]_Bus2IP_Data[10]_MUX_3064_o ;
  wire \USER_LOGIC_I/slv_reg8[10]_Bus2IP_Data[10]_MUX_3032_o ;
  wire \USER_LOGIC_I/slv_reg7[10]_Bus2IP_Data[10]_MUX_3000_o ;
  wire \USER_LOGIC_I/slv_reg5[10]_Bus2IP_Data[10]_MUX_2936_o ;
  wire \USER_LOGIC_I/slv_reg4[10]_Bus2IP_Data[10]_MUX_2904_o ;
  wire \USER_LOGIC_I/slv_reg3[10]_Bus2IP_Data[10]_MUX_2872_o ;
  wire \USER_LOGIC_I/slv_reg2[10]_Bus2IP_Data[10]_MUX_2840_o ;
  wire \USER_LOGIC_I/slv_reg1[10]_Bus2IP_Data[10]_MUX_2808_o ;
  wire \USER_LOGIC_I/slv_reg0[10]_Bus2IP_Data[10]_MUX_2776_o ;
  wire \USER_LOGIC_I/slv_reg9[9]_Bus2IP_Data[9]_MUX_3063_o ;
  wire \USER_LOGIC_I/slv_reg8[9]_Bus2IP_Data[9]_MUX_3031_o ;
  wire \USER_LOGIC_I/slv_reg7[9]_Bus2IP_Data[9]_MUX_2999_o ;
  wire \USER_LOGIC_I/slv_reg5[9]_Bus2IP_Data[9]_MUX_2935_o ;
  wire \USER_LOGIC_I/slv_reg4[9]_Bus2IP_Data[9]_MUX_2903_o ;
  wire \USER_LOGIC_I/slv_reg3[9]_Bus2IP_Data[9]_MUX_2871_o ;
  wire \USER_LOGIC_I/slv_reg2[9]_Bus2IP_Data[9]_MUX_2839_o ;
  wire \USER_LOGIC_I/slv_reg1[9]_Bus2IP_Data[9]_MUX_2807_o ;
  wire \USER_LOGIC_I/slv_reg0[9]_Bus2IP_Data[9]_MUX_2775_o ;
  wire \USER_LOGIC_I/slv_reg9[8]_Bus2IP_Data[8]_MUX_3062_o ;
  wire \USER_LOGIC_I/slv_reg8[8]_Bus2IP_Data[8]_MUX_3030_o ;
  wire \USER_LOGIC_I/slv_reg7[8]_Bus2IP_Data[8]_MUX_2998_o ;
  wire \USER_LOGIC_I/slv_reg5[8]_Bus2IP_Data[8]_MUX_2934_o ;
  wire \USER_LOGIC_I/slv_reg4[8]_Bus2IP_Data[8]_MUX_2902_o ;
  wire \USER_LOGIC_I/slv_reg3[8]_Bus2IP_Data[8]_MUX_2870_o ;
  wire \USER_LOGIC_I/slv_reg2[8]_Bus2IP_Data[8]_MUX_2838_o ;
  wire \USER_LOGIC_I/slv_reg1[8]_Bus2IP_Data[8]_MUX_2806_o ;
  wire \USER_LOGIC_I/slv_reg0[8]_Bus2IP_Data[8]_MUX_2774_o ;
  wire \USER_LOGIC_I/slv_reg9[7]_Bus2IP_Data[7]_MUX_3061_o ;
  wire \USER_LOGIC_I/slv_reg8[7]_Bus2IP_Data[7]_MUX_3029_o ;
  wire \USER_LOGIC_I/slv_reg7[7]_Bus2IP_Data[7]_MUX_2997_o ;
  wire \USER_LOGIC_I/slv_reg5[7]_Bus2IP_Data[7]_MUX_2933_o ;
  wire \USER_LOGIC_I/slv_reg4[7]_Bus2IP_Data[7]_MUX_2901_o ;
  wire \USER_LOGIC_I/slv_reg3[7]_Bus2IP_Data[7]_MUX_2869_o ;
  wire \USER_LOGIC_I/slv_reg2[7]_Bus2IP_Data[7]_MUX_2837_o ;
  wire \USER_LOGIC_I/slv_reg1[7]_Bus2IP_Data[7]_MUX_2805_o ;
  wire \USER_LOGIC_I/slv_reg0[7]_Bus2IP_Data[7]_MUX_2773_o ;
  wire \USER_LOGIC_I/slv_reg9[6]_Bus2IP_Data[6]_MUX_3060_o ;
  wire \USER_LOGIC_I/slv_reg8[6]_Bus2IP_Data[6]_MUX_3028_o ;
  wire \USER_LOGIC_I/slv_reg7[6]_Bus2IP_Data[6]_MUX_2996_o ;
  wire \USER_LOGIC_I/slv_reg5[6]_Bus2IP_Data[6]_MUX_2932_o ;
  wire \USER_LOGIC_I/slv_reg4[6]_Bus2IP_Data[6]_MUX_2900_o ;
  wire \USER_LOGIC_I/slv_reg3[6]_Bus2IP_Data[6]_MUX_2868_o ;
  wire \USER_LOGIC_I/slv_reg2[6]_Bus2IP_Data[6]_MUX_2836_o ;
  wire \USER_LOGIC_I/slv_reg1[6]_Bus2IP_Data[6]_MUX_2804_o ;
  wire \USER_LOGIC_I/slv_reg0[6]_Bus2IP_Data[6]_MUX_2772_o ;
  wire \USER_LOGIC_I/slv_reg9[5]_Bus2IP_Data[5]_MUX_3059_o ;
  wire \USER_LOGIC_I/slv_reg8[5]_Bus2IP_Data[5]_MUX_3027_o ;
  wire \USER_LOGIC_I/slv_reg7[5]_Bus2IP_Data[5]_MUX_2995_o ;
  wire \USER_LOGIC_I/slv_reg5[5]_Bus2IP_Data[5]_MUX_2931_o ;
  wire \USER_LOGIC_I/slv_reg4[5]_Bus2IP_Data[5]_MUX_2899_o ;
  wire \USER_LOGIC_I/slv_reg3[5]_Bus2IP_Data[5]_MUX_2867_o ;
  wire \USER_LOGIC_I/slv_reg2[5]_Bus2IP_Data[5]_MUX_2835_o ;
  wire \USER_LOGIC_I/slv_reg1[5]_Bus2IP_Data[5]_MUX_2803_o ;
  wire \USER_LOGIC_I/slv_reg0[5]_Bus2IP_Data[5]_MUX_2771_o ;
  wire \USER_LOGIC_I/slv_reg9[4]_Bus2IP_Data[4]_MUX_3058_o ;
  wire \USER_LOGIC_I/slv_reg8[4]_Bus2IP_Data[4]_MUX_3026_o ;
  wire \USER_LOGIC_I/slv_reg7[4]_Bus2IP_Data[4]_MUX_2994_o ;
  wire \USER_LOGIC_I/slv_reg5[4]_Bus2IP_Data[4]_MUX_2930_o ;
  wire \USER_LOGIC_I/slv_reg4[4]_Bus2IP_Data[4]_MUX_2898_o ;
  wire \USER_LOGIC_I/slv_reg3[4]_Bus2IP_Data[4]_MUX_2866_o ;
  wire \USER_LOGIC_I/slv_reg2[4]_Bus2IP_Data[4]_MUX_2834_o ;
  wire \USER_LOGIC_I/slv_reg1[4]_Bus2IP_Data[4]_MUX_2802_o ;
  wire \USER_LOGIC_I/slv_reg0[4]_Bus2IP_Data[4]_MUX_2770_o ;
  wire \USER_LOGIC_I/slv_reg9[3]_Bus2IP_Data[3]_MUX_3057_o ;
  wire \USER_LOGIC_I/slv_reg8[3]_Bus2IP_Data[3]_MUX_3025_o ;
  wire \USER_LOGIC_I/slv_reg7[3]_Bus2IP_Data[3]_MUX_2993_o ;
  wire \USER_LOGIC_I/slv_reg5[3]_Bus2IP_Data[3]_MUX_2929_o ;
  wire \USER_LOGIC_I/slv_reg4[3]_Bus2IP_Data[3]_MUX_2897_o ;
  wire \USER_LOGIC_I/slv_reg3[3]_Bus2IP_Data[3]_MUX_2865_o ;
  wire \USER_LOGIC_I/slv_reg2[3]_Bus2IP_Data[3]_MUX_2833_o ;
  wire \USER_LOGIC_I/slv_reg1[3]_Bus2IP_Data[3]_MUX_2801_o ;
  wire \USER_LOGIC_I/slv_reg0[3]_Bus2IP_Data[3]_MUX_2769_o ;
  wire \USER_LOGIC_I/slv_reg9[2]_Bus2IP_Data[2]_MUX_3056_o ;
  wire \USER_LOGIC_I/slv_reg8[2]_Bus2IP_Data[2]_MUX_3024_o ;
  wire \USER_LOGIC_I/slv_reg7[2]_Bus2IP_Data[2]_MUX_2992_o ;
  wire \USER_LOGIC_I/slv_reg5[2]_Bus2IP_Data[2]_MUX_2928_o ;
  wire \USER_LOGIC_I/slv_reg4[2]_Bus2IP_Data[2]_MUX_2896_o ;
  wire \USER_LOGIC_I/slv_reg3[2]_Bus2IP_Data[2]_MUX_2864_o ;
  wire \USER_LOGIC_I/slv_reg2[2]_Bus2IP_Data[2]_MUX_2832_o ;
  wire \USER_LOGIC_I/slv_reg1[2]_Bus2IP_Data[2]_MUX_2800_o ;
  wire \USER_LOGIC_I/slv_reg0[2]_Bus2IP_Data[2]_MUX_2768_o ;
  wire \USER_LOGIC_I/slv_reg9[1]_Bus2IP_Data[1]_MUX_3055_o ;
  wire \USER_LOGIC_I/slv_reg8[1]_Bus2IP_Data[1]_MUX_3023_o ;
  wire \USER_LOGIC_I/slv_reg7[1]_Bus2IP_Data[1]_MUX_2991_o ;
  wire \USER_LOGIC_I/slv_reg5[1]_Bus2IP_Data[1]_MUX_2927_o ;
  wire \USER_LOGIC_I/slv_reg4[1]_Bus2IP_Data[1]_MUX_2895_o ;
  wire \USER_LOGIC_I/slv_reg3[1]_Bus2IP_Data[1]_MUX_2863_o ;
  wire \USER_LOGIC_I/slv_reg2[1]_Bus2IP_Data[1]_MUX_2831_o ;
  wire \USER_LOGIC_I/slv_reg1[1]_Bus2IP_Data[1]_MUX_2799_o ;
  wire \USER_LOGIC_I/slv_reg0[1]_Bus2IP_Data[1]_MUX_2767_o ;
  wire \USER_LOGIC_I/slv_reg9[0]_Bus2IP_Data[0]_MUX_3054_o ;
  wire \USER_LOGIC_I/slv_reg8[0]_Bus2IP_Data[0]_MUX_3022_o ;
  wire \USER_LOGIC_I/slv_reg7[0]_Bus2IP_Data[0]_MUX_2990_o ;
  wire \USER_LOGIC_I/slv_reg5[0]_Bus2IP_Data[0]_MUX_2926_o ;
  wire \USER_LOGIC_I/slv_reg4[0]_Bus2IP_Data[0]_MUX_2894_o ;
  wire \USER_LOGIC_I/slv_reg3[0]_Bus2IP_Data[0]_MUX_2862_o ;
  wire \USER_LOGIC_I/slv_reg2[0]_Bus2IP_Data[0]_MUX_2830_o ;
  wire \USER_LOGIC_I/slv_reg1[0]_Bus2IP_Data[0]_MUX_2798_o ;
  wire \USER_LOGIC_I/slv_reg0[0]_Bus2IP_Data[0]_MUX_2766_o ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_vsr[15]_LessThan_38_o_inv1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_203_o1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/active_video_i11 ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_equal_58_o<0>1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o311_1273 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_cy<4>_1313 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_lut<4>_1314 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_cy<3>_1315 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_lut<3>_1316 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_cy<2>_1317 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_lut<2>_1318 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_cy<1>_1319 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_lut<1>_1320 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_cy<0>_1321 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_lut<0>_1322 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<6>_1323 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_lut<6>_1324 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<5>_1325 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_lut<5>_1326 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<4>_1327 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_lut<4>_1328 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<3>_1329 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_lut<3>_1330 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<2>_1331 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_lut<2>_1332 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<1>_1333 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_lut<1>_1334 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<0>_1335 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_lut<0>_1336 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Result<9>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Result<8>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Result<7>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Result<6>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Result<5>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Result<4>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Result<3>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Result<2>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Result<1>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Result<0>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_val_1347 ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_htr[15]_LessThan_22_o_inv1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Result<9>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Result<8>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Result<7>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Result<6>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Result<5>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Result<4>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Result<3>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Result<2>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Result<1>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Result<0>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_val ;
  wire \USER_LOGIC_I/hdmi_out_inst/Result<9>1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Result<8>1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Result<7>1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Result<6>1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Result<5>1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Result<4>1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Result<3>1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Result<2>1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Result<1>1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Result<0>1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_val ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_val_1380 ;
  wire \USER_LOGIC_I/hdmi_out_inst/_n0247_inv ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3_1382 ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o_0 ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT<10>1_1384 ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT<8>1_1385 ;
  wire \USER_LOGIC_I/hdmi_out_inst/_n0240_0 ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_vsr[15]_LessThan_38_o_inv ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_hsr[15]_LessThan_37_o_inv ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_hcnt[0]_AND_209_o_norst ;
  wire \USER_LOGIC_I/hdmi_out_inst/_n0225 ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_equal_58_o ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[5] ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[7] ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[9] ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[11] ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[12] ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[13] ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[14] ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[15] ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[16] ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[17] ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[18] ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[19] ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[20] ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[21] ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[22] ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[23] ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[24] ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[25] ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[26] ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[27] ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[28] ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[29] ;
  wire \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[30] ;
  wire \USER_LOGIC_I/hdmi_out_inst/LOCKED_I_enabled_OR_66_o ;
  wire \USER_LOGIC_I/hdmi_out_inst/columnCounter[15]_columnLimit[15]_LessThan_13_o ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<0> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<1> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<3> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<4> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<5> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<6> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<7> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<8> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<9> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<10> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<11> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<12> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<13> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<14> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<15> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<16> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<17> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<18> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<19> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<20> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<21> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<22> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<23> ;
  wire \USER_LOGIC_I/hdmi_out_inst/vsync_d1_1504 ;
  wire \USER_LOGIC_I/hdmi_out_inst/hsync_d1_1505 ;
  wire \USER_LOGIC_I/hdmi_out_inst/active_video_d1_1506 ;
  wire \USER_LOGIC_I/hdmi_out_inst/active_video_d2_1507 ;
  wire \USER_LOGIC_I/hdmi_out_inst/vsync_d2_1508 ;
  wire \USER_LOGIC_I/hdmi_out_inst/hsync_d2_1509 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes0/cascade_di ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes0/cascade_ti ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes0/cascade_do ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes0/cascade_to ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes1/cascade_di ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes1/cascade_ti ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes1/cascade_do ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes1/cascade_to ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes2/cascade_di ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes2/cascade_ti ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes2/cascade_do ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes2/cascade_to ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/clkout/cascade_di ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/clkout/cascade_ti ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/clkout/cascade_do ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/clkout/cascade_to ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/toggle_inv ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/bufpll_lock_inv ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/toggle_1559 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmdsclk ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/serdesstrobe ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/bufpll_lock ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/pclkx10 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_q_m<3>12 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT813 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_q_m<3>11 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>16 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT1042 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT1041 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT63 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd9_xor<0>12 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT1011_1590 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT811 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_n0236_xor<3>11_1592 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_n0233_xor<3>11 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT61_1594 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT81_1595 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<1> ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c0_reg_1604 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd9_cy<0>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd9_lut<0>1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd9 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd8 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd4_cy<0>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd4 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Madd_cnt[4]_GND_108_o_add_47_OUT1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Madd_cnt[4]_GND_108_o_add_50_OUT_cy<0>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd_29 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd_19 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd_24 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd_14 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd_04 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision3_1633 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision2_1634 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/GND_108_o_cnt[4]_mux_55_OUT<1> ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/GND_108_o_cnt[4]_mux_55_OUT<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/GND_108_o_cnt[4]_mux_55_OUT<3> ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/GND_108_o_cnt[4]_mux_55_OUT<4> ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c1_reg_1652 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_q_m<3>12 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT813 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_q_m<3>11 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>16 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT1042 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT1041 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT63 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd9_xor<0>12 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT1011_1693 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT811 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0236_xor<3>11_1695 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0233_xor<3>11 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT61_1697 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT81_1698 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<1> ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd9_cy<0>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd9_lut<0>1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd9 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd8 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd4_cy<0>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd4 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Madd_cnt[4]_GND_108_o_add_47_OUT1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Madd_cnt[4]_GND_108_o_add_50_OUT_cy<0>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd_29 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd_19 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd_24 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd_14 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd_04 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision3_1736 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision2_1737 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/GND_108_o_cnt[4]_mux_55_OUT<1> ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/GND_108_o_cnt[4]_mux_55_OUT<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/GND_108_o_cnt[4]_mux_55_OUT<3> ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/GND_108_o_cnt[4]_mux_55_OUT<4> ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_q_m<3>12 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT813 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_q_m<3>11 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>16 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT1042 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT1041 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT63 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd9_xor<0>12 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT1011_1794 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT811 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0236_xor<3>11_1796 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0233_xor<3>11 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT61_1798 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT81_1799 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<1> ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd9_cy<0>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd9_lut<0>1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd9 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd8 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd4_cy<0>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd4 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Madd_cnt[4]_GND_108_o_add_47_OUT1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Madd_cnt[4]_GND_108_o_add_50_OUT_cy<0>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd_29 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd_19 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd_24 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd_14 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd_04 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision3_1837 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision2_1838 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/GND_108_o_cnt[4]_mux_55_OUT<1> ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/GND_108_o_cnt[4]_mux_55_OUT<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/GND_108_o_cnt[4]_mux_55_OUT<3> ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/GND_108_o_cnt[4]_mux_55_OUT<4> ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_ra_d3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_ra_d2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_ra_d1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_ra_d ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_wa_d3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_wa_d2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_wa_d1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_wa_d ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync_INV_191_o ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/rstp ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/rstsync_q ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/rstsync ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address05162 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address05161 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address08111 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_pixelLine_addr9_cast_fu_370_p1<10:0>_xor<10>12 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_tmp_7_fu_417_p2_xor<5>11 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<16>1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In311 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0515 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11112 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0513 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_tmp_12_fu_493_p2_xor<5>11_1998 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<10>_1999 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<9>_2000 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<9>_2001 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<8>_2002 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<8>_2003 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<7>_2004 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<7>_2005 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<6>_2006 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<6>_2007 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<5>_2008 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<5>_2009 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<4>_2010 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<4>_2011 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<3>_2012 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<3>_2013 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<2>_2014 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<2>_2015 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<1>_2016 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<1> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<0>_2018 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<0> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<10>_2020 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<9>_2021 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<9>_2022 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<8>_2023 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<8>_2024 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<7>_2025 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<7>_2026 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<6>_2027 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<6>_2028 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<5>_2029 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<5>_2030 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<4>_2031 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<4>_2032 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<3>_2033 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<3>_2034 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<2>_2035 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<2>_2036 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<1>_2037 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<1> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<0>_2039 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<0> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<10>_2041 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<9>_2042 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<9>_2043 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<8>_2044 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<8>_2045 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<7>_2046 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<7>_2047 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<6>_2048 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<6>_2049 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<5>_2050 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<5>_2051 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<4>_2052 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<4>_2053 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<3>_2054 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<3>_2055 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<2>_2056 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<2>_2057 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<1>_2058 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<1> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<0>_2060 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<0> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_pixelLine_addr7_cast_fu_529_p1<10:0>_lut<8>_2063 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_pixelLine_addr7_cast_fu_529_p1<10:0>_lut<7> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<8>_2206 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<7>_2207 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<7>_2208 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<7>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2209 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<6>_2210 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<6>_2211 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<6>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2212 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<5>_2213 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<5>_2214 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<5>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2215 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<4>_2216 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<4>_2217 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<4>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2218 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<3>_2219 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<3>_2220 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<3>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2221 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<2>_2222 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<2>_2223 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<2>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2224 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<1>_2225 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<1>_2226 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<1>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2227 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<0>_2228 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<0>_2229 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<8>_2230 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<7>_2231 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<7>_2232 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<7>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2233 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<6>_2234 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<6>_2235 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<6>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2236 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<5>_2237 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<5>_2238 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<5>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2239 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<4>_2240 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<4>_2241 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<4>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2242 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<3>_2243 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<3>_2244 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<3>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2245 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<2>_2246 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<2>_2247 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<2>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2248 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<1>_2249 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<1>_2250 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<1>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2251 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<0>_2252 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<0>_2253 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<8>_2254 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<7>_2255 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<7>_2256 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<7>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2257 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<6>_2258 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<6>_2259 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<6>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2260 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<5>_2261 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<5>_2262 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<5>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2263 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<4>_2264 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<4>_2265 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<4>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2266 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<3>_2267 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<3>_2268 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<3>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2269 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<2>_2270 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<2>_2271 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<2>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2272 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<1>_2273 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<1>_2274 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<1>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2275 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<0>_2276 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<0>_2277 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/icmp_fu_385_p22 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_5_fu_391_p22 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<23>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<22>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<21>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<20>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<19>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<18>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<17>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<16>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<15>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<14>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<13>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<12>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<11>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<10>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<9>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<8>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<7>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<6>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<5>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<4>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<3>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<2>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<1>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<0>3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<23>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<22>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<21>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<20>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<19>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<18>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<17>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<16>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<15>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<14>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<13>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<12>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<11>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<10>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<9>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<8>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<7>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<6>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<5>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<4>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<3>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<2>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<1>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<0>2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_111 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_91 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_81 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_71 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_61 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_51 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_41 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_31 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_21 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_11 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_01 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_8 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_7 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_6 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_5 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_4 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_0 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<7>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<1> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_111 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_91 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_81 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_71 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_61 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_51 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_41 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_31 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_21 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_11 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_01 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_8 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_7 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_6 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_5 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_4 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_0 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<7>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<1> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_111 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_91 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_81 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_71 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_61 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_51 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_41 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_31 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_21 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_11 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_01 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_8 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_7 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_6 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_5 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_4 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_3 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_0 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<7>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<1> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterYConstants_U/sobel_filterYConstants_rom_U/Mram_ram2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterYConstants_U/sobel_filterYConstants_rom_U/Mram_ram1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterXConstants_U/sobel_filterXConstants_rom_U/Mram_ram2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterXConstants_U/sobel_filterXConstants_rom_U/Mram_ram1_2431 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterXConstants_U/sobel_filterXConstants_rom_U/Mram_ram ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd6_2433 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd7_2434 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd8_2435 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd9_2436 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10_2437 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd11_2438 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd12_2439 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd13_2440 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd14_2441 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd15_2442 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd16_2443 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd17_2444 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd18_2445 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd19_2446 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd20_2447 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd21_2448 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd22_2449 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd23_2450 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd24_2451 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd25_2452 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd26_2453 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd27_2454 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd28_2455 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd29_2456 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd30_2457 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd4-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd5-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd6-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd7-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd8-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd9-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd11-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd12-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd13-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd14-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd15-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd16-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd17-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd18-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd19-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd20-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd21-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd22-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd23-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd24-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd25-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd26-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd27-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd28-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd29-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd30-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd31-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32-In ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_9_cast1_reg_1147_0_2490 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/icmp1_fu_319_p2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_6_fu_325_p2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/GND_42_o_GND_42_o_AND_125_o ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_ce0 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/GND_42_o_GND_42_o_AND_123_o ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_9_cast_reg_1142_1_2664 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_6_reg_1044_0_2667 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[0] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[1] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[2] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[3] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[4] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[5] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[6] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[7] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[8] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[9] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[11] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[0] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[1] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[2] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[3] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[4] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[5] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[6] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[7] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[8] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[9] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[11] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[0] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[1] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[2] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[3] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[4] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[5] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[6] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[7] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[8] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[9] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[11] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_addr8_cast_reg_1049_7_2717 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_addr8_cast_reg_1049_8_2718 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_addr8_cast_reg_1049_9_2719 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_addr8_cast_reg_1049_10_2720 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/icmp1_reg_1039_0_2721 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd31_2740 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd4_2741 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd35_2742 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd5_2744 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2_2746 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_11_2748 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_10_2749 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_9_2750 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_8_2751 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_7_2752 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_6_2753 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_5_2754 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_4_2755 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_3_2756 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_2_2757 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_0_2758 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_11_2759 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_10_2760 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_9_2761 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_8_2762 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_7_2763 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_6_2764 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_5_2765 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_4_2766 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_3_2767 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_2_2768 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_0_2769 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_11_2770 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_10_2771 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_9_2772 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_8_2773 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_7_2774 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_6_2775 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_5_2776 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_4_2777 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_3_2778 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_2_2779 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_0_2780 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp_2_2786 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp_0_2787 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp_1_2788 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<22>_2813 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<21>_2814 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<20>_2815 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<19>_2816 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<18>_2817 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<17>_2818 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<16>_2819 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<15>_2820 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<14>_2821 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<13>_2822 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<13> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<12>_2824 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<12> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<11>_2826 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<11> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<10>_2828 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<10> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<9>_2830 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<9> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<8>_2832 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<8> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<7>_2834 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<7> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<6>_2836 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<6> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<5>_2838 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<5> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<4>_2840 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<4> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<3>_2842 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<3> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<2>_2844 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<1>_2846 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<1>_2847 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<0>_2848 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<0>_2849 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<22>_2850 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<21>_2851 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<20>_2852 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<19>_2853 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<18>_2854 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<17>_2855 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<16>_2856 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<15>_2857 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<14>_2858 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<13>_2859 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<12>_2860 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<12> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<11>_2862 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<11> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<10>_2864 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<10> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<9>_2866 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<9> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<8>_2868 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<8> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<7>_2870 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<7> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<6>_2872 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<6> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<5>_2874 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<5> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<4>_2876 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<4> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<3>_2878 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<3> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<2>_2880 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<1>_2882 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<1>_2883 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<0>_2884 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<0>_2885 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<22>_2886 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<21>_2887 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<20>_2888 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<19>_2889 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<18>_2890 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<17>_2891 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<16>_2892 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<15>_2893 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<14>_2894 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<13>_2895 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<12>_2896 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<11>_2897 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<11> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<10>_2899 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<10> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<9>_2901 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<9> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<8>_2903 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<8> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<7>_2905 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<7> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<6>_2907 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<6> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<5>_2909 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<5> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<4>_2911 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<4> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<3>_2913 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<3> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<2>_2915 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<1>_2917 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<1>_2918 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<0>_2919 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<0>_2920 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<22>_2921 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<21>_2922 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<20>_2923 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<19>_2924 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<18>_2925 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<17>_2926 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<16>_2927 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<15>_2928 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<14>_2929 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<13>_2930 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<12>_2931 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<11>_2932 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<10>_2933 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<10> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<9>_2935 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<9> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<8>_2937 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<8> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<7>_2939 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<7> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<6>_2941 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<6> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<5>_2943 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<5> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<4>_2945 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<4> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<3>_2947 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<3> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<2>_2949 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<1>_2951 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<1>_2952 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<0>_2953 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<0>_2954 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<22>_2955 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<21>_2956 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<20>_2957 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<19>_2958 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<18>_2959 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<17>_2960 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<16>_2961 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<15>_2962 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<14>_2963 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<13>_2964 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<12>_2965 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<11>_2966 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<10>_2967 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<9>_2968 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<9> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<8>_2970 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<8> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<7>_2972 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<7> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<6>_2974 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<6> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<5>_2976 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<5> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<4>_2978 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<4> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<3>_2980 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<3> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<2>_2982 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<1>_2984 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<1>_2985 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<0>_2986 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<0>_2987 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<22>_2988 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<21>_2989 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<20>_2990 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<19>_2991 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<18>_2992 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<17>_2993 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<16>_2994 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<15>_2995 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<14>_2996 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<13>_2997 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<12>_2998 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<11>_2999 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<10>_3000 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<9>_3001 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<8>_3002 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<8> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<7>_3004 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<7> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<6>_3006 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<6> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<5>_3008 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<5> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<4>_3010 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<4> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<3>_3012 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<3> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<2>_3014 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<1>_3016 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<1>_3017 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<0>_3018 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<0>_3019 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<22>_3020 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<21>_3021 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<20>_3022 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<19>_3023 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<18>_3024 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<17>_3025 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<16>_3026 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<15>_3027 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<14>_3028 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<13>_3029 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<12>_3030 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<11>_3031 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<10>_3032 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<9>_3033 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<8>_3034 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<7>_3035 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<7> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<6>_3037 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<6> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<5>_3039 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<5> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<4>_3041 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<4> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<3>_3043 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<3> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<2>_3045 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<1>_3047 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<1>_3048 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<0>_3049 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<0>_3050 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<22>_3051 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<21>_3052 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<20>_3053 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<19>_3054 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<18>_3055 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<17>_3056 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<16>_3057 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<15>_3058 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<14>_3059 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<13>_3060 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<12>_3061 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<11>_3062 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<10>_3063 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<9>_3064 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<8>_3065 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<7>_3066 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<6>_3067 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<6> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<5>_3069 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<5> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<4>_3071 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<4> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<3>_3073 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<3> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<2>_3075 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<1>_3077 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<1>_3078 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<0>_3079 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<0>_3080 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<22>_3081 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<21>_3082 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<20>_3083 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<19>_3084 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<18>_3085 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<17>_3086 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<16>_3087 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<15>_3088 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<14>_3089 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<13>_3090 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<12>_3091 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<11>_3092 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<10>_3093 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<9>_3094 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<8>_3095 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<7>_3096 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<6>_3097 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<5>_3098 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_lut<5> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<4>_3100 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_lut<4> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<3>_3102 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_lut<3> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<2>_3104 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_lut<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<1>_3106 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_lut<1>_3107 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<0>_3108 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_lut<0>_3109 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<22>_3110 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<21>_3111 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<20>_3112 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<19>_3113 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<18>_3114 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<17>_3115 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<16>_3116 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<15>_3117 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<14>_3118 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<13>_3119 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<12>_3120 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<11>_3121 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<10>_3122 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<9>_3123 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<8>_3124 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<7>_3125 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<6>_3126 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<5>_3127 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<4>_3128 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_lut<4> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<3>_3130 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_lut<3> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<2>_3132 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_lut<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<1>_3134 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_lut<1>_3135 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<0>_3136 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_lut<0> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<22>_3138 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<21>_3139 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<20>_3140 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<19>_3141 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<18>_3142 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<17>_3143 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<16>_3144 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<15>_3145 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<14>_3146 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<13>_3147 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<12>_3148 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<11>_3149 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<10>_3150 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<9>_3151 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<8>_3152 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<7>_3153 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<6>_3154 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<5>_3155 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<4>_3156 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<3>_3157 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_lut<3> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<2>_3159 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_lut<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<1>_3161 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_lut<1>_3162 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<0>_3163 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_lut<0> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<22>_3165 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<21>_3166 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<20>_3167 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<19>_3168 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<18>_3169 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<17>_3170 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<16>_3171 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<15>_3172 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<14>_3173 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<13>_3174 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<12>_3175 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<11>_3176 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<10>_3177 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<9>_3178 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<8>_3179 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<7>_3180 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<6>_3181 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<5>_3182 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<4>_3183 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<3>_3184 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<2>_3185 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_lut<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<1>_3187 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_lut<1>_3188 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<0>_3189 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_lut<0> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<22>_3191 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<21>_3192 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<20>_3193 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<19>_3194 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<18>_3195 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<17>_3196 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<16>_3197 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<15>_3198 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<14>_3199 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<13>_3200 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<12>_3201 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<11>_3202 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<10>_3203 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<9>_3205 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<8>_3206 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<7>_3207 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<6>_3208 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<5>_3209 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<4>_3210 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<3>_3211 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<2>_3212 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<1>_3213 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<1>_3214 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<0>_3215 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<0> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<22>_3217 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<21>_3218 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<20>_3219 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<19>_3220 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<18>_3221 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<17>_3222 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<16>_3223 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<15>_3224 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<14>_3225 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<13>_3226 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<12>_3227 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<11>_3228 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<10>_3229 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<9>_3230 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<8>_3231 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<7>_3232 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<6>_3233 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<5>_3234 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<4>_3235 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<3>_3236 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<2>_3237 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<1>_3238 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_lut<1> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<0>_3240 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_lut<0> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<22>[0] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<22>[1] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<22>[2] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<22>[23] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[0] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[1] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[2] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[3] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[4] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[5] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[6] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[7] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[8] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[9] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[10] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[11] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[12] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[23] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[0] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[1] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[2] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[3] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[4] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[5] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[6] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[7] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[8] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[9] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[10] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[11] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[23] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[0] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[1] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[2] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[3] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[4] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[5] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[6] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[7] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[8] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[9] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[10] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[23] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[0] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[1] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[2] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[3] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[4] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[5] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[6] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[7] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[8] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[9] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[23] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[0] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[1] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[2] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[3] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[4] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[5] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[6] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[7] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[8] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[23] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[0] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[1] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[2] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[3] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[4] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[5] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[6] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[7] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[23] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<15>[0] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<15>[1] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<15>[2] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<15>[3] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<15>[4] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<15>[5] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<15>[6] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<15>[23] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<14>[0] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<14>[1] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<14>[2] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<14>[3] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<14>[4] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<14>[5] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<14>[23] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<13>[0] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<13>[1] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<13>[2] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<13>[3] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<13>[4] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<13>[23] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<12>[0] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<12>[1] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<12>[2] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<12>[3] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<12>[23] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<11>[0] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<11>[1] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<11>[2] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<11>[23] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<10>[0] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<10>[1] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<10>[23] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<9>[0] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<9>[23] ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[22][22]_comb_tmp[22][22]_mux_101_OUT<1> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[22][22]_comb_tmp[22][22]_mux_101_OUT<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[22][22]_comb_tmp[22][22]_mux_101_OUT<0> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<1> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<3> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<4> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<5> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<6> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<7> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<8> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<9> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<10> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<11> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<12> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<0> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<1> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<3> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<4> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<5> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<6> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<7> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<8> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<9> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<10> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<11> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<0> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<1> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<3> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<4> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<5> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<6> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<7> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<8> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<9> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<10> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<0> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<1> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<3> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<4> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<5> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<6> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<7> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<8> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<9> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<0> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<1> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<3> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<4> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<5> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<6> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<7> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<8> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<0> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<1> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<3> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<4> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<5> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<6> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<7> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<0> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[15][22]_comb_tmp[15][22]_mux_73_OUT<1> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[15][22]_comb_tmp[15][22]_mux_73_OUT<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[15][22]_comb_tmp[15][22]_mux_73_OUT<3> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[15][22]_comb_tmp[15][22]_mux_73_OUT<4> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[15][22]_comb_tmp[15][22]_mux_73_OUT<5> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[15][22]_comb_tmp[15][22]_mux_73_OUT<6> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[15][22]_comb_tmp[15][22]_mux_73_OUT<0> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[14][22]_comb_tmp[14][22]_mux_69_OUT<1> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[14][22]_comb_tmp[14][22]_mux_69_OUT<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[14][22]_comb_tmp[14][22]_mux_69_OUT<3> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[14][22]_comb_tmp[14][22]_mux_69_OUT<4> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[14][22]_comb_tmp[14][22]_mux_69_OUT<5> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[14][22]_comb_tmp[14][22]_mux_69_OUT<0> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[13][22]_comb_tmp[13][22]_mux_65_OUT<1> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[13][22]_comb_tmp[13][22]_mux_65_OUT<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[13][22]_comb_tmp[13][22]_mux_65_OUT<3> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[13][22]_comb_tmp[13][22]_mux_65_OUT<4> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[13][22]_comb_tmp[13][22]_mux_65_OUT<0> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[12][22]_comb_tmp[12][22]_mux_61_OUT<1> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[12][22]_comb_tmp[12][22]_mux_61_OUT<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[12][22]_comb_tmp[12][22]_mux_61_OUT<3> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[12][22]_comb_tmp[12][22]_mux_61_OUT<0> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[11][22]_comb_tmp[11][22]_mux_57_OUT<1> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[11][22]_comb_tmp[11][22]_mux_57_OUT<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[11][22]_comb_tmp[11][22]_mux_57_OUT<0> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[10][22]_comb_tmp[10][22]_mux_53_OUT<1> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[10][22]_comb_tmp[10][22]_mux_53_OUT<0> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[9][22]_comb_tmp[9][22]_mux_49_OUT<0> ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_0_3444 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_1_3445 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_2_3446 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_3_3447 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_4_3448 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_5_3449 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_6_3450 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_7_3451 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_8_3452 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_9_3453 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_10_3454 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_11_3455 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_12_3456 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<22>_1_3457 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_22_3458 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_0_3459 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_1_3460 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_2_3461 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_3_3462 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_4_3463 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_5_3464 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_6_3465 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_7_3466 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_8_3467 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_9_3468 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_10_3469 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_11_3470 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<21>_1_3471 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_21_3472 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_0_3473 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_1_3474 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_2_3475 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_3_3476 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_4_3477 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_5_3478 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_6_3479 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_7_3480 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_8_3481 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_9_3482 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_10_3483 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<20>_0_3484 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_20_3485 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_0_3486 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_1_3487 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_2_3488 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_3_3489 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_4_3490 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_5_3491 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_6_3492 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_7_3493 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_8_3494 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_9_3495 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<19>_1_3496 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_19_3497 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_0_3498 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_1_3499 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_2_3500 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_3_3501 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_4_3502 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_5_3503 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_6_3504 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_7_3505 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_8_3506 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<18>_1_3507 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_18_3508 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_0_3509 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_1_3510 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_2_3511 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_3_3512 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_4_3513 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_5_3514 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_6_3515 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_7_3516 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<17>_1_3517 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_17_3518 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_0_3519 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_1_3520 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_2_3521 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_3_3522 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_4_3523 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_5_3524 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_6_3525 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<16>_1_3526 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_16_3527 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_0_3528 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_1_3529 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_2_3530 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_3_3531 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_4_3532 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_5_3533 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<15>_1_3534 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_15_3535 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<14>_0_3536 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<14>_1_3537 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<14>_2_3538 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<14>_3_3539 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<14>_4_3540 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<14>_1_3541 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_14_3542 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<13>_0_3543 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<13>_1_3544 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<13>_2_3545 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<13>_3_3546 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<13>_1_3547 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<12>_0_3548 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<12>_1_3549 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<12>_2_3550 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<12>_1_3551 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<11>_0_3552 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<11>_1_3553 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<11>_0_3554 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<10>_0_3555 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<10>_1_3556 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp_9_3557 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/_n0032_inv ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/output_valid ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access[23]_lineCounter[23]_mux_9_OUT<0> ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access[23]_lineCounter[23]_mux_9_OUT<1> ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access[23]_lineCounter[23]_mux_9_OUT<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access[23]_lineCounter[23]_mux_9_OUT<3> ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<0> ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<1> ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<2> ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<3> ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<4> ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<5> ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<6> ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<7> ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<8> ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<9> ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<10> ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Madd_pixelLine_addr4_cast_fu_174_p1<10:0>_lut<0>8 ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Madd_pixelLine_addr4_cast_fu_174_p1<10:0>_lut<0>7 ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_ce0 ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_we0 ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_fu_85_p2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_fu_91_p2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_3633 ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_3634 ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_0 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/do_the_cmd_GND_13_o_MUX_140_o ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_PWR_13_o_MUX_167_o ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/decode_s_h_cs ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.dpto_cntr_ld_en ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.rearbitrate_condition ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_GND_13_o_mux_43_OUT<1> ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_GND_13_o_mux_43_OUT<2> ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_GND_13_o_mux_43_OUT<3> ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_GND_13_o_mux_43_OUT<4> ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_GND_13_o_mux_43_OUT<5> ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_GND_13_o_mux_43_OUT<6> ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_GND_13_o_mux_43_OUT<7> ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/valid_request_address_match_early_AND_6_o_3674 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_wrack_i ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_3677 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_busy_3678 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_3679 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_ns_GND_13_o_MUX_145_o ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[0] ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[1] ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[2] ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[31] ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/data_timeout_3686 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_rnw_reg_3687 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_data_ack_OR_64_o ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_22_o ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg_3708 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg_3709 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_3722 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out[8]_GND_34_o_mux_5_OUT<4>_bdd0 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out[8]_GND_34_o_mux_5_OUT<7> ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out[8]_GND_34_o_mux_5_OUT<8> ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data91 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data92_3739 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data93_3740 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data94_3741 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data95_3742 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data81 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data82_3744 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data83_3745 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data84_3746 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data85_3747 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data71 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data72_3749 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data73_3750 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data74_3751 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data75_3752 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data61 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data62_3754 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data63_3755 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data64_3756 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data65_3757 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data51 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data52_3759 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data53_3760 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data54_3761 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data55_3762 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data41 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data42_3764 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data43_3765 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data44_3766 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data45_3767 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data321 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data322_3769 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data323_3770 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data324_3771 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data325_3772 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data311 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data312_3774 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data313_3775 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data314_3776 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data315_3777 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data301 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data304 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data33_3780 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data34_3781 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data35_3782 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data36_3783 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data37_3784 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data291 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data294 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data281 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data284 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data271 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data274 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data261 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data264 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data251 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data252_3794 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data253_3795 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data254_3796 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data255_3797 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data241 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data242_3799 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data243_3800 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data244_3801 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data245_3802 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data231 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data234 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data221 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data222_3806 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data223_3807 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data224_3808 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data225_3809 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data211 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data212_3811 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data213_3812 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data214_3813 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data215_3814 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data201 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data202_3816 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data203_3817 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data204_3818 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data205_3819 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data210 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data216_3821 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data217_3822 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data218 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data219 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data191 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data192_3826 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data193_3827 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data194_3828 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data195_3829 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data181 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data182_3831 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data183_3832 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data184_3833 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data185_3834 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data171 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data172_3836 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data173_3837 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data174_3838 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data175_3839 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data161 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data162_3841 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data163_3842 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data164_3843 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data165_3844 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data151 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data152_3846 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data153_3847 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data154_3848 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data155_3849 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data141 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data142_3851 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data143_3852 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data144_3853 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data145_3854 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data131 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data132_3856 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data133_3857 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data134_3858 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data135_3859 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data121 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data124 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data111 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data112_3863 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data113_3864 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data114_3865 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data115_3866 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data101 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data102_3868 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data103_3869 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data104_3870 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data105_3871 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data110 ;
  wire \USER_LOGIC_I/Mmux_IP2Bus_Data118 ;
  wire N2;
  wire N4;
  wire N6;
  wire N8;
  wire \USER_LOGIC_I/hdmi_out_inst/active_video_i ;
  wire \USER_LOGIC_I/hdmi_out_inst/active_video_i2 ;
  wire \USER_LOGIC_I/hdmi_out_inst/active_video_i3_3880 ;
  wire N12;
  wire N14;
  wire N16;
  wire N18;
  wire N20;
  wire N22;
  wire N24;
  wire N26;
  wire N28;
  wire N30;
  wire N32;
  wire N34;
  wire N44;
  wire N46;
  wire N48;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT8 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT83 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT6 ;
  wire N50;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT1013 ;
  wire N52;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>11_3903 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>12_3904 ;
  wire N54;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT8 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT83 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT6 ;
  wire N58;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT1013 ;
  wire N60;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>11_3913 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>12_3914 ;
  wire N62;
  wire N64;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT8 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT83 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT6 ;
  wire N66;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT1013 ;
  wire N68;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>1 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>11_3924 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>12_3925 ;
  wire N70;
  wire N72;
  wire N74;
  wire N76;
  wire N78;
  wire N82;
  wire N84;
  wire N86;
  wire N88;
  wire N90;
  wire N92;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<16>11_3937 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<16>12_3938 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>21_3939 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>22_3940 ;
  wire N94;
  wire N96;
  wire N98;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/icmp7_fu_974_p21 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/icmp7_fu_974_p211_3945 ;
  wire N100;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address012 ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o1_3948 ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o2_3949 ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o3_3950 ;
  wire N104;
  wire N106;
  wire N108;
  wire N110;
  wire N120;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_wrack_i1_3956 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_wrack_i2_3957 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_busy_glue_set_4260 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id_31_glue_rst_4261 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<8>_rt_4262 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<7>_rt_4263 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<6>_rt_4264 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<5>_rt_4265 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<4>_rt_4266 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<3>_rt_4267 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<2>_rt_4268 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<1>_rt_4269 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<8>_rt_4270 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<7>_rt_4271 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<6>_rt_4272 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<5>_rt_4273 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<4>_rt_4274 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<3>_rt_4275 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<2>_rt_4276 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<1>_rt_4277 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<8>_rt_4278 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<7>_rt_4279 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<6>_rt_4280 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<5>_rt_4281 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<4>_rt_4282 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<3>_rt_4283 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<2>_rt_4284 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<1>_rt_4285 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<7>_rt_4286 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<6>_rt_4287 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<5>_rt_4288 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<4>_rt_4289 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<3>_rt_4290 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<2>_rt_4291 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<1>_rt_4292 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_xor<9>_rt_4293 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_xor<9>_rt_4294 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_xor<9>_rt_4295 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_xor<8>_rt_4296 ;
  wire \USER_LOGIC_I/hdmi_out_inst/vfbc_rd_reset_i_rstpot_4297 ;
  wire \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_write_i_rstpot_4298 ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_rstpot_4299 ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_rstpot_4300 ;
  wire \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_rstpot ;
  wire N128;
  wire N130;
  wire N132;
  wire N134;
  wire N136;
  wire N138;
  wire N140;
  wire N142;
  wire N144;
  wire N146;
  wire N148;
  wire N150;
  wire N152;
  wire N154;
  wire N177;
  wire N178;
  wire N179;
  wire N181;
  wire N182;
  wire N184;
  wire N185;
  wire N186;
  wire N188;
  wire N189;
  wire N190;
  wire N192;
  wire N193;
  wire N194;
  wire N196;
  wire N198;
  wire N200;
  wire N202;
  wire N204;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_6_rstpot_4335 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_5_rstpot_4336 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_4_rstpot_4337 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_3_rstpot_4338 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_2_rstpot_4339 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_1_rstpot_4340 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_0_rstpot_4341 ;
  wire N209;
  wire N211;
  wire N213;
  wire N215;
  wire N217;
  wire N219;
  wire N221;
  wire N223;
  wire N225;
  wire N227;
  wire N229;
  wire N231;
  wire N233;
  wire N235;
  wire N237;
  wire N239;
  wire N241;
  wire N243;
  wire N245;
  wire N247;
  wire N249;
  wire N251;
  wire N253;
  wire N255;
  wire N257;
  wire N259;
  wire N261;
  wire N263;
  wire N265;
  wire N267;
  wire N269;
  wire N271;
  wire N273;
  wire N275;
  wire N277;
  wire N279;
  wire N281;
  wire N283;
  wire N285;
  wire N287;
  wire N289;
  wire N291;
  wire N293;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_1_4385 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1_4386 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_6_1_4387 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2_1_4388 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7_1_4389 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8_1_4390 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_9_1_4391 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_1_4392 ;
  wire \USER_LOGIC_I/hdmi_out_inst/lineCounter_8_rstpot_4393 ;
  wire \USER_LOGIC_I/hdmi_out_inst/lineCounter_7_rstpot_4394 ;
  wire \USER_LOGIC_I/hdmi_out_inst/lineCounter_6_rstpot_4395 ;
  wire \USER_LOGIC_I/hdmi_out_inst/lineCounter_5_rstpot_4396 ;
  wire \USER_LOGIC_I/hdmi_out_inst/lineCounter_3_rstpot_4397 ;
  wire \USER_LOGIC_I/hdmi_out_inst/lineCounter_2_rstpot_4398 ;
  wire \USER_LOGIC_I/hdmi_out_inst/lineCounter_4_rstpot_4399 ;
  wire \USER_LOGIC_I/hdmi_out_inst/lineCounter_0_rstpot_4400 ;
  wire \USER_LOGIC_I/hdmi_out_inst/lineCounter_1_rstpot_4401 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1_4402 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4_1_4403 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_2_4404 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_2_4405 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8_2_4406 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_2_4407 ;
  wire \USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>11_4408 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2_2_4409 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_rstpot_4410 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_rstpot_4411 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_rstpot_4412 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4_rstpot_4413 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_rstpot_4414 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_6_rstpot_4415 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7_rstpot_4416 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8_rstpot_4417 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_9_rstpot_4418 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_1_rstpot_4419 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1_rstpot_4420 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_6_1_rstpot_4421 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2_1_rstpot_4422 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7_1_rstpot_4423 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8_1_rstpot_4424 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_9_1_rstpot_4425 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_1_rstpot_4426 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1_rstpot_4427 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4_1_rstpot_4428 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_2_rstpot_4429 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_2_rstpot_4430 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8_2_rstpot_4431 ;
  wire \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_2_rstpot_4432 ;
  wire PXLCLK_10X_I_IBUF_4433;
  wire PXLCLK_I_IBUF_4434;
  wire PXLCLK_2X_I_IBUF_4435;
  wire N295;
  wire N296;
  wire N297;
  wire N298;
  wire N299;
  wire N300;
  wire N301;
  wire N302;
  wire N303;
  wire N304;
  wire N305;
  wire N306;
  wire N307;
  wire N308;
  wire N309;
  wire N310;
  wire N311;
  wire N312;
  wire N313;
  wire N314;
  wire N315;
  wire N316;
  wire N317;
  wire N318;
  wire N319;
  wire N320;
  wire N321;
  wire N322;
  wire N323;
  wire N324;
  wire N325;
  wire N326;
  wire N327;
  wire N328;
  wire N329;
  wire N330;
  wire N331;
  wire N332;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mshreg_de_reg_4474 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mshreg_c1_reg_4475 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mshreg_c0_reg_4476 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_8_4477 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_divisor_tmp_9_4478 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_5_4479 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_7_4480 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_6_4481 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_2_4482 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_4_4483 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_3_4484 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_1_4485 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_0_4486 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_20_4487 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_22_4488 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_21_4489 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_17_4490 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_19_4491 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_18_4492 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_16_4493 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_15_4494 ;
  wire \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_14_4495 ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SPO ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SPO ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SPO ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SPO ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SPO ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SPO ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SPO ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SPO ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SPO ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SPO ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SPO ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SPO ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SPO ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SPO ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SPO ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SPO ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SPO ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SPO ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SPO ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SPO ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SPO ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SPO ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SPO ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SPO ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SPO ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SPO ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SPO ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SPO ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SPO ;
  wire \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SPO ;
  wire \SPLB_Clk_BUFGP/IBUFG_392 ;
  wire GND;
  wire VCC;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes0/oserdes_m_TQ_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes0/oserdes_m_SHIFTOUT3_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes0/oserdes_m_SHIFTOUT4_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes0/oserdes_s_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes0/oserdes_s_TQ_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes0/oserdes_s_OQ_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes0/oserdes_s_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes1/oserdes_m_TQ_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes1/oserdes_m_SHIFTOUT3_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes1/oserdes_m_SHIFTOUT4_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes1/oserdes_s_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes1/oserdes_s_TQ_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes1/oserdes_s_OQ_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes1/oserdes_s_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes2/oserdes_m_TQ_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes2/oserdes_m_SHIFTOUT3_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes2/oserdes_m_SHIFTOUT4_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes2/oserdes_s_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes2/oserdes_s_TQ_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes2/oserdes_s_OQ_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes2/oserdes_s_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/clkout/oserdes_m_TQ_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/clkout/oserdes_m_SHIFTOUT3_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/clkout/oserdes_m_SHIFTOUT4_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/clkout/oserdes_s_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/clkout/oserdes_s_TQ_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/clkout/oserdes_s_OQ_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/clkout/oserdes_s_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ENB_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_RSTB_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_CLKB_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_REGCEB_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIPA[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIPA[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIPA[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[31]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[30]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[29]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[28]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[27]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[26]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[25]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[24]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[23]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[22]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[21]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[20]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[19]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[18]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[17]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[16]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[15]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[14]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[13]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[12]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[11]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[10]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[9]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[8]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRA[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRA[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRA[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRB[13]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRB[12]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRB[11]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRB[10]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRB[9]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRB[8]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRB[7]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRB[6]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRB[5]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRB[4]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[31]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[30]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[29]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[28]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[27]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[26]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[25]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[24]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[23]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[22]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[21]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[20]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[19]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[18]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[17]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[16]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[15]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[14]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[13]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[12]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[11]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[10]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[9]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[8]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[7]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[6]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[5]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[4]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOPA[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOPA[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOPA[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIPB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIPB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIPB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIPB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOPB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOPB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOPB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOPB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[31]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[30]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[29]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[28]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[27]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[26]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[25]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[24]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[23]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[22]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[21]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[20]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[19]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[18]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[17]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[16]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[15]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[14]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[13]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[12]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[11]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[10]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[9]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[8]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[7]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[6]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[5]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[4]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_WEB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_WEB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_WEB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_WEB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[31]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[30]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[29]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[28]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[27]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[26]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[25]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[24]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[23]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[22]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[21]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[20]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[19]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[18]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[17]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[16]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[15]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[14]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[13]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[12]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[11]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[10]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[9]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[8]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ENB_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_RSTB_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_CLKB_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_REGCEB_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIPA[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIPA[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIPA[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[31]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[30]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[29]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[28]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[27]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[26]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[25]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[24]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[23]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[22]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[21]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[20]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[19]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[18]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[17]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[16]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[15]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[14]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[13]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[12]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[11]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[10]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[9]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[8]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRA[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRA[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRA[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRB[13]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRB[12]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRB[11]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRB[10]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRB[9]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRB[8]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRB[7]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRB[6]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRB[5]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRB[4]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[31]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[30]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[29]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[28]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[27]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[26]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[25]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[24]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[23]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[22]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[21]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[20]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[19]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[18]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[17]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[16]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[15]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[14]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[13]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[12]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[11]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[10]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[9]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[8]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[7]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[6]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[5]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[4]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOPA[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOPA[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOPA[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIPB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIPB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIPB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIPB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOPB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOPB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOPB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOPB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[31]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[30]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[29]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[28]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[27]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[26]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[25]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[24]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[23]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[22]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[21]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[20]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[19]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[18]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[17]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[16]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[15]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[14]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[13]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[12]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[11]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[10]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[9]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[8]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[7]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[6]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[5]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[4]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_WEB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_WEB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_WEB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_WEB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[31]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[30]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[29]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[28]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[27]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[26]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[25]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[24]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[23]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[22]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[21]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[20]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[19]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[18]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[17]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[16]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[15]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[14]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[13]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[12]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[11]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[10]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[9]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[8]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ENB_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_RSTB_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_CLKB_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_REGCEB_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIPA[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIPA[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIPA[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[31]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[30]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[29]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[28]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[27]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[26]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[25]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[24]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[23]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[22]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[21]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[20]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[19]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[18]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[17]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[16]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[15]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[14]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[13]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[12]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[11]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[10]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[9]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[8]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[7]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[6]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRA[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRA[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRA[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRB[13]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRB[12]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRB[11]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRB[10]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRB[9]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRB[8]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRB[7]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRB[6]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRB[5]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRB[4]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[31]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[30]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[29]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[28]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[27]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[26]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[25]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[24]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[23]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[22]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[21]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[20]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[19]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[18]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[17]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[16]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[15]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[14]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[13]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[12]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[11]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[10]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[9]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[8]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[7]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[6]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[5]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[4]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOPA[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOPA[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOPA[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOPA[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIPB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIPB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIPB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIPB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOPB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOPB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOPB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOPB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[31]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[30]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[29]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[28]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[27]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[26]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[25]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[24]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[23]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[22]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[21]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[20]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[19]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[18]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[17]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[16]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[15]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[14]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[13]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[12]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[11]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[10]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[9]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[8]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[7]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[6]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[5]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[4]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_WEB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_WEB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_WEB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_WEB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[31]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[30]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[29]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[28]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[27]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[26]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[25]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[24]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[23]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[22]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[21]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[20]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[19]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[18]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[17]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[16]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[15]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[14]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[13]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[12]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[11]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[10]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[9]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[8]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ENB_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_RSTB_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_CLKB_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_REGCEB_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIPA[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIPA[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIPA[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[31]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[30]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[29]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[28]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[27]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[26]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[25]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[24]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[23]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[22]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[21]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[20]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[19]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[18]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[17]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[16]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[15]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[14]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[13]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[12]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[11]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[10]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[9]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[8]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[7]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[6]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRA[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRA[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRA[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRB[13]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRB[12]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRB[11]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRB[10]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRB[9]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRB[8]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRB[7]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRB[6]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRB[5]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRB[4]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[31]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[30]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[29]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[28]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[27]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[26]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[25]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[24]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[23]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[22]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[21]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[20]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[19]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[18]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[17]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[16]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[15]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[14]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[13]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[12]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[11]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[10]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[9]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[8]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[7]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[6]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[5]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[4]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOPA[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOPA[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOPA[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOPA[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIPB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIPB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIPB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIPB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOPB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOPB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOPB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOPB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[31]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[30]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[29]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[28]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[27]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[26]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[25]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[24]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[23]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[22]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[21]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[20]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[19]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[18]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[17]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[16]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[15]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[14]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[13]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[12]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[11]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[10]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[9]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[8]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[7]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[6]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[5]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[4]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_WEB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_WEB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_WEB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_WEB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[31]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[30]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[29]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[28]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[27]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[26]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[25]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[24]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[23]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[22]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[21]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[20]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[19]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[18]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[17]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[16]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[15]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[14]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[13]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[12]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[11]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[10]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[9]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[8]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ENB_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_RSTB_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_CLKB_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_REGCEB_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIPA[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIPA[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIPA[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[31]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[30]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[29]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[28]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[27]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[26]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[25]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[24]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[23]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[22]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[21]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[20]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[19]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[18]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[17]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[16]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[15]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[14]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[13]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[12]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[11]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[10]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[9]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[8]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRA[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRA[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRA[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRB[13]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRB[12]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRB[11]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRB[10]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRB[9]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRB[8]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRB[7]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRB[6]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRB[5]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRB[4]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[31]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[30]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[29]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[28]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[27]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[26]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[25]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[24]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[23]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[22]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[21]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[20]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[19]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[18]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[17]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[16]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[15]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[14]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[13]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[12]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[11]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[10]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[9]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[8]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[7]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[6]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[5]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[4]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOPA[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOPA[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOPA[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIPB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIPB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIPB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIPB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOPB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOPB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOPB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOPB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[31]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[30]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[29]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[28]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[27]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[26]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[25]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[24]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[23]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[22]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[21]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[20]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[19]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[18]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[17]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[16]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[15]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[14]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[13]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[12]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[11]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[10]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[9]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[8]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[7]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[6]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[5]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[4]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_WEB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_WEB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_WEB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_WEB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[31]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[30]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[29]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[28]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[27]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[26]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[25]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[24]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[23]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[22]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[21]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[20]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[19]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[18]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[17]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[16]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[15]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[14]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[13]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[12]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[11]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[10]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[9]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[8]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ENB_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_RSTB_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_CLKB_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_REGCEB_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIPA[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIPA[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIPA[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[31]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[30]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[29]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[28]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[27]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[26]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[25]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[24]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[23]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[22]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[21]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[20]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[19]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[18]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[17]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[16]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[15]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[14]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[13]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[12]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[11]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[10]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[9]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[8]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRA[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRA[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRA[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRB[13]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRB[12]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRB[11]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRB[10]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRB[9]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRB[8]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRB[7]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRB[6]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRB[5]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRB[4]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[31]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[30]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[29]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[28]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[27]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[26]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[25]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[24]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[23]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[22]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[21]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[20]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[19]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[18]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[17]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[16]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[15]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[14]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[13]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[12]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[11]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[10]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[9]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[8]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[7]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[6]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[5]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[4]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOPA[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOPA[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOPA[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIPB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIPB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIPB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIPB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOPB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOPB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOPB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOPB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[31]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[30]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[29]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[28]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[27]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[26]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[25]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[24]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[23]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[22]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[21]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[20]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[19]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[18]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[17]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[16]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[15]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[14]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[13]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[12]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[11]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[10]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[9]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[8]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[7]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[6]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[5]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[4]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_WEB[3]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_WEB[2]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_WEB[1]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_WEB[0]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[31]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[30]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[29]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[28]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[27]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[26]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[25]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[24]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[23]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[22]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[21]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[20]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[19]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[18]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[17]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[16]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[15]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[14]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[13]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[12]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[11]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[10]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[9]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[8]_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mshreg_de_reg_Q15_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mshreg_c1_reg_Q15_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mshreg_c0_reg_Q15_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_8_Q15_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_divisor_tmp_9_Q15_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_5_Q15_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_7_Q15_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_6_Q15_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_2_Q15_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_4_Q15_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_3_Q15_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_1_Q15_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_0_Q15_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_20_Q31_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_22_Q31_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_21_Q31_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_17_Q31_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_19_Q31_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_18_Q31_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_16_Q15_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_15_Q15_UNCONNECTED ;
  wire \NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_14_Q15_UNCONNECTED ;
  wire [31 : 0] user_IP2Bus_Data;
  wire [31 : 0] \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i ;
  wire [7 : 0] \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i ;
  wire [31 : 0] \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg ;
  wire [3 : 0] \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i ;
  wire [9 : 0] \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i ;
  wire [9 : 0] \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i ;
  wire [3 : 0] \PLBV46_SLAVE_SINGLE_I/plb_be_muxed ;
  wire [31 : 0] \USER_LOGIC_I/slv_reg0 ;
  wire [31 : 0] \USER_LOGIC_I/slv_reg9 ;
  wire [31 : 0] \USER_LOGIC_I/slv_reg8 ;
  wire [31 : 0] \USER_LOGIC_I/slv_reg7 ;
  wire [31 : 0] \USER_LOGIC_I/slv_reg5 ;
  wire [31 : 0] \USER_LOGIC_I/slv_reg4 ;
  wire [31 : 0] \USER_LOGIC_I/slv_reg3 ;
  wire [31 : 0] \USER_LOGIC_I/slv_reg2 ;
  wire [31 : 0] \USER_LOGIC_I/slv_reg1 ;
  wire [23 : 0] \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel ;
  wire [8 : 0] \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy ;
  wire [0 : 0] \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_lut ;
  wire [8 : 0] \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy ;
  wire [0 : 0] \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_lut ;
  wire [8 : 0] \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy ;
  wire [0 : 0] \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_lut ;
  wire [7 : 0] \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy ;
  wire [0 : 0] \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_lut ;
  wire [8 : 0] \USER_LOGIC_I/hdmi_out_inst/Result ;
  wire [9 : 0] \USER_LOGIC_I/hdmi_out_inst/columnCounter ;
  wire [8 : 0] \USER_LOGIC_I/hdmi_out_inst/lineCounter ;
  wire [9 : 0] \USER_LOGIC_I/hdmi_out_inst/vcnt ;
  wire [9 : 0] \USER_LOGIC_I/hdmi_out_inst/hcnt ;
  wire [23 : 0] \USER_LOGIC_I/hdmi_out_inst/video_data_d1 ;
  wire [9 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout ;
  wire [9 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout ;
  wire [9 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout ;
  wire [0 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmdsclkint ;
  wire [2 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmdsint ;
  wire [4 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data2 ;
  wire [4 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data1 ;
  wire [4 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data0 ;
  wire [0 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd5_lut ;
  wire [0 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd_lut ;
  wire [3 : 3] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_n0236_cy ;
  wire [3 : 3] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_n0233_cy ;
  wire [3 : 2] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_n0233_lut ;
  wire [0 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd8_lut ;
  wire [0 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd4_cy ;
  wire [0 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd3_lut ;
  wire [3 : 1] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/PWR_76_o_BUS_0017_sub_29_OUT ;
  wire [8 : 1] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m ;
  wire [3 : 2] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0236 ;
  wire [2 : 2] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0233 ;
  wire [9 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c1_reg_decision3_mux_54_OUT ;
  wire [3 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d ;
  wire [8 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg ;
  wire [3 : 1] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m ;
  wire [3 : 1] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m ;
  wire [4 : 1] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt ;
  wire [7 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q ;
  wire [0 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd5_lut ;
  wire [0 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd_lut ;
  wire [3 : 3] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0236_cy ;
  wire [3 : 3] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0233_cy ;
  wire [3 : 1] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0233_lut ;
  wire [0 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd8_lut ;
  wire [0 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd4_cy ;
  wire [0 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd3_lut ;
  wire [3 : 1] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/PWR_76_o_BUS_0017_sub_29_OUT ;
  wire [8 : 1] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m ;
  wire [3 : 2] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0236 ;
  wire [2 : 2] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0233 ;
  wire [9 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/c1_reg_decision3_mux_54_OUT ;
  wire [3 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d ;
  wire [8 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg ;
  wire [3 : 1] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m ;
  wire [3 : 1] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m ;
  wire [4 : 1] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt ;
  wire [7 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q ;
  wire [0 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd5_lut ;
  wire [0 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd_lut ;
  wire [3 : 3] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0236_cy ;
  wire [3 : 3] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0233_cy ;
  wire [3 : 1] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0233_lut ;
  wire [0 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd8_lut ;
  wire [0 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd4_cy ;
  wire [0 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd3_lut ;
  wire [3 : 1] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/PWR_76_o_BUS_0017_sub_29_OUT ;
  wire [8 : 1] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m ;
  wire [3 : 2] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0236 ;
  wire [2 : 2] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0233 ;
  wire [9 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/c1_reg_decision3_mux_54_OUT ;
  wire [3 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d ;
  wire [8 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg ;
  wire [3 : 1] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m ;
  wire [3 : 1] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m ;
  wire [4 : 1] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt ;
  wire [7 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q ;
  wire [14 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux ;
  wire [29 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db ;
  wire [3 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra ;
  wire [3 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa ;
  wire [29 : 0] \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint ;
  wire [4 : 4] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_pixelLine_addr8_cast_fu_355_p2_lut ;
  wire [23 : 0] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut ;
  wire [22 : 0] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy ;
  wire [23 : 0] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut ;
  wire [22 : 0] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy ;
  wire [23 : 0] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut ;
  wire [22 : 0] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy ;
  wire [1 : 0] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 ;
  wire [1 : 0] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 ;
  wire [8 : 0] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 ;
  wire [1 : 0] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_tmp_12_fu_493_p2_lut ;
  wire [23 : 0] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result ;
  wire [10 : 10] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_addr8_cast_fu_355_p2 ;
  wire [1 : 0] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_1_fu_459_p2 ;
  wire [1 : 0] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_1_fu_479_p2 ;
  wire [10 : 0] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 ;
  wire [8 : 2] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_fu_417_p2 ;
  wire [23 : 0] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 ;
  wire [23 : 0] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 ;
  wire [23 : 0] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 ;
  wire [23 : 0] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 ;
  wire [23 : 0] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 ;
  wire [23 : 0] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 ;
  wire [7 : 0] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b ;
  wire [7 : 0] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b ;
  wire [2 : 0] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/a ;
  wire [2 : 0] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a ;
  wire [1 : 0] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_1_reg_1137 ;
  wire [1 : 0] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_1_reg_1155 ;
  wire [7 : 0] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b ;
  wire [2 : 0] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterYConstants_U/sobel_filterYConstants_rom_U/q0 ;
  wire [2 : 1] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterXConstants_U/sobel_filterXConstants_rom_U/q0 ;
  wire [23 : 0] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 ;
  wire [8 : 0] \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend0 ;
  wire [3 : 0] \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access ;
  wire [10 : 0] \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access ;
  wire [23 : 0] \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig ;
  wire [10 : 9] \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_addr4_cast_fu_174_p1 ;
  wire [23 : 0] \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 ;
  wire [8 : 0] \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out ;
  wire [2 : 0] \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_type_reg ;
  wire [3 : 0] \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_size_reg ;
  wire [3 : 0] \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg ;
  wire [2 : 0] \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_masterid_reg ;
  wire [29 : 26] \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg ;
  wire [9 : 0] \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i ;
  wire [3 : 0] \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h ;
  X_ZERO   XST_GND (
    .O(Sl_MRdErr_7_OBUF_589)
  );
  X_ONE   XST_VCC (
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )

  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_0  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[0]_Bus2IP_Data[0]_MUX_2766_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_1  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[1]_Bus2IP_Data[1]_MUX_2767_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_2  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[2]_Bus2IP_Data[2]_MUX_2768_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_3  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[3]_Bus2IP_Data[3]_MUX_2769_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_4  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[4]_Bus2IP_Data[4]_MUX_2770_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_5  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[5]_Bus2IP_Data[5]_MUX_2771_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_6  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[6]_Bus2IP_Data[6]_MUX_2772_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_7  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[7]_Bus2IP_Data[7]_MUX_2773_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_8  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[8]_Bus2IP_Data[8]_MUX_2774_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_9  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[9]_Bus2IP_Data[9]_MUX_2775_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_10  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[10]_Bus2IP_Data[10]_MUX_2776_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_11  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[11]_Bus2IP_Data[11]_MUX_2777_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_12  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[12]_Bus2IP_Data[12]_MUX_2778_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_13  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[13]_Bus2IP_Data[13]_MUX_2779_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_14  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[14]_Bus2IP_Data[14]_MUX_2780_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_15  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[15]_Bus2IP_Data[15]_MUX_2781_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_16  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[16]_Bus2IP_Data[16]_MUX_2782_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_17  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[17]_Bus2IP_Data[17]_MUX_2783_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_18  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[18]_Bus2IP_Data[18]_MUX_2784_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [18]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_19  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[19]_Bus2IP_Data[19]_MUX_2785_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [19]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_20  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[20]_Bus2IP_Data[20]_MUX_2786_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [20]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_21  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[21]_Bus2IP_Data[21]_MUX_2787_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [21]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_22  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[22]_Bus2IP_Data[22]_MUX_2788_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [22]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_23  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[23]_Bus2IP_Data[23]_MUX_2789_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [23]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_24  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[24]_Bus2IP_Data[24]_MUX_2790_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [24]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_25  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[25]_Bus2IP_Data[25]_MUX_2791_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [25]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_26  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[26]_Bus2IP_Data[26]_MUX_2792_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [26]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_27  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[27]_Bus2IP_Data[27]_MUX_2793_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [27]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_28  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[28]_Bus2IP_Data[28]_MUX_2794_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [28]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_29  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[29]_Bus2IP_Data[29]_MUX_2795_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [29]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_30  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[30]_Bus2IP_Data[30]_MUX_2796_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [30]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg0_31  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o ),
    .I(\USER_LOGIC_I/slv_reg0[31]_Bus2IP_Data[31]_MUX_2797_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg0 [31]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_0  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[0]_Bus2IP_Data[0]_MUX_3054_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_1  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[1]_Bus2IP_Data[1]_MUX_3055_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_2  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[2]_Bus2IP_Data[2]_MUX_3056_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_3  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[3]_Bus2IP_Data[3]_MUX_3057_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_4  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[4]_Bus2IP_Data[4]_MUX_3058_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_5  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[5]_Bus2IP_Data[5]_MUX_3059_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_6  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[6]_Bus2IP_Data[6]_MUX_3060_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_7  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[7]_Bus2IP_Data[7]_MUX_3061_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_8  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[8]_Bus2IP_Data[8]_MUX_3062_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_9  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[9]_Bus2IP_Data[9]_MUX_3063_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_10  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[10]_Bus2IP_Data[10]_MUX_3064_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_11  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[11]_Bus2IP_Data[11]_MUX_3065_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_12  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[12]_Bus2IP_Data[12]_MUX_3066_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_13  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[13]_Bus2IP_Data[13]_MUX_3067_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_14  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[14]_Bus2IP_Data[14]_MUX_3068_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_15  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[15]_Bus2IP_Data[15]_MUX_3069_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_16  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[16]_Bus2IP_Data[16]_MUX_3070_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_17  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[17]_Bus2IP_Data[17]_MUX_3071_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_18  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[18]_Bus2IP_Data[18]_MUX_3072_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [18]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_19  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[19]_Bus2IP_Data[19]_MUX_3073_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [19]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_20  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[20]_Bus2IP_Data[20]_MUX_3074_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [20]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_21  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[21]_Bus2IP_Data[21]_MUX_3075_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [21]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_22  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[22]_Bus2IP_Data[22]_MUX_3076_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [22]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_23  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[23]_Bus2IP_Data[23]_MUX_3077_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [23]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_24  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[24]_Bus2IP_Data[24]_MUX_3078_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [24]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_25  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[25]_Bus2IP_Data[25]_MUX_3079_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [25]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_26  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[26]_Bus2IP_Data[26]_MUX_3080_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [26]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_27  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[27]_Bus2IP_Data[27]_MUX_3081_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [27]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_28  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[28]_Bus2IP_Data[28]_MUX_3082_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [28]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_29  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[29]_Bus2IP_Data[29]_MUX_3083_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [29]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_30  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[30]_Bus2IP_Data[30]_MUX_3084_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [30]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg9_31  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o ),
    .I(\USER_LOGIC_I/slv_reg9[31]_Bus2IP_Data[31]_MUX_3085_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg9 [31]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_0  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[0]_Bus2IP_Data[0]_MUX_2990_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_1  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[1]_Bus2IP_Data[1]_MUX_2991_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_2  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[2]_Bus2IP_Data[2]_MUX_2992_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_3  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[3]_Bus2IP_Data[3]_MUX_2993_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_4  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[4]_Bus2IP_Data[4]_MUX_2994_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_5  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[5]_Bus2IP_Data[5]_MUX_2995_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_6  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[6]_Bus2IP_Data[6]_MUX_2996_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_7  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[7]_Bus2IP_Data[7]_MUX_2997_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_8  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[8]_Bus2IP_Data[8]_MUX_2998_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_9  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[9]_Bus2IP_Data[9]_MUX_2999_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_10  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[10]_Bus2IP_Data[10]_MUX_3000_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_11  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[11]_Bus2IP_Data[11]_MUX_3001_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_12  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[12]_Bus2IP_Data[12]_MUX_3002_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_13  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[13]_Bus2IP_Data[13]_MUX_3003_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_14  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[14]_Bus2IP_Data[14]_MUX_3004_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_15  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[15]_Bus2IP_Data[15]_MUX_3005_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_16  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[16]_Bus2IP_Data[16]_MUX_3006_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_17  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[17]_Bus2IP_Data[17]_MUX_3007_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_18  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[18]_Bus2IP_Data[18]_MUX_3008_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [18]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_19  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[19]_Bus2IP_Data[19]_MUX_3009_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [19]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_20  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[20]_Bus2IP_Data[20]_MUX_3010_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [20]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_21  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[21]_Bus2IP_Data[21]_MUX_3011_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [21]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_22  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[22]_Bus2IP_Data[22]_MUX_3012_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [22]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_23  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[23]_Bus2IP_Data[23]_MUX_3013_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [23]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_24  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[24]_Bus2IP_Data[24]_MUX_3014_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [24]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_25  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[25]_Bus2IP_Data[25]_MUX_3015_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [25]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_26  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[26]_Bus2IP_Data[26]_MUX_3016_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [26]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_27  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[27]_Bus2IP_Data[27]_MUX_3017_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [27]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_28  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[28]_Bus2IP_Data[28]_MUX_3018_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [28]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_29  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[29]_Bus2IP_Data[29]_MUX_3019_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [29]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_30  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[30]_Bus2IP_Data[30]_MUX_3020_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [30]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg7_31  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o ),
    .I(\USER_LOGIC_I/slv_reg7[31]_Bus2IP_Data[31]_MUX_3021_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg7 [31]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_0  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[0]_Bus2IP_Data[0]_MUX_2926_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_1  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[1]_Bus2IP_Data[1]_MUX_2927_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_2  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[2]_Bus2IP_Data[2]_MUX_2928_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_3  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[3]_Bus2IP_Data[3]_MUX_2929_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_4  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[4]_Bus2IP_Data[4]_MUX_2930_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_5  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[5]_Bus2IP_Data[5]_MUX_2931_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_6  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[6]_Bus2IP_Data[6]_MUX_2932_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_7  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[7]_Bus2IP_Data[7]_MUX_2933_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_8  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[8]_Bus2IP_Data[8]_MUX_2934_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_9  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[9]_Bus2IP_Data[9]_MUX_2935_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_10  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[10]_Bus2IP_Data[10]_MUX_2936_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_11  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[11]_Bus2IP_Data[11]_MUX_2937_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_12  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[12]_Bus2IP_Data[12]_MUX_2938_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_13  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[13]_Bus2IP_Data[13]_MUX_2939_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_14  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[14]_Bus2IP_Data[14]_MUX_2940_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_15  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[15]_Bus2IP_Data[15]_MUX_2941_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_16  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[16]_Bus2IP_Data[16]_MUX_2942_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_17  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[17]_Bus2IP_Data[17]_MUX_2943_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_18  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[18]_Bus2IP_Data[18]_MUX_2944_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [18]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_19  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[19]_Bus2IP_Data[19]_MUX_2945_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [19]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_20  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[20]_Bus2IP_Data[20]_MUX_2946_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [20]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_21  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[21]_Bus2IP_Data[21]_MUX_2947_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [21]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_22  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[22]_Bus2IP_Data[22]_MUX_2948_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [22]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_23  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[23]_Bus2IP_Data[23]_MUX_2949_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [23]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_24  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[24]_Bus2IP_Data[24]_MUX_2950_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [24]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_25  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[25]_Bus2IP_Data[25]_MUX_2951_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [25]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_26  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[26]_Bus2IP_Data[26]_MUX_2952_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [26]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_27  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[27]_Bus2IP_Data[27]_MUX_2953_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [27]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_28  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[28]_Bus2IP_Data[28]_MUX_2954_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [28]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_29  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[29]_Bus2IP_Data[29]_MUX_2955_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [29]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_30  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[30]_Bus2IP_Data[30]_MUX_2956_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [30]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg5_31  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o ),
    .I(\USER_LOGIC_I/slv_reg5[31]_Bus2IP_Data[31]_MUX_2957_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg5 [31]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_0  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[0]_Bus2IP_Data[0]_MUX_3022_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_1  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[1]_Bus2IP_Data[1]_MUX_3023_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_2  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[2]_Bus2IP_Data[2]_MUX_3024_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_3  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[3]_Bus2IP_Data[3]_MUX_3025_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_4  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[4]_Bus2IP_Data[4]_MUX_3026_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_5  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[5]_Bus2IP_Data[5]_MUX_3027_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_6  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[6]_Bus2IP_Data[6]_MUX_3028_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_7  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[7]_Bus2IP_Data[7]_MUX_3029_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_8  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[8]_Bus2IP_Data[8]_MUX_3030_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_9  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[9]_Bus2IP_Data[9]_MUX_3031_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_10  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[10]_Bus2IP_Data[10]_MUX_3032_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_11  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[11]_Bus2IP_Data[11]_MUX_3033_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_12  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[12]_Bus2IP_Data[12]_MUX_3034_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_13  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[13]_Bus2IP_Data[13]_MUX_3035_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_14  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[14]_Bus2IP_Data[14]_MUX_3036_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_15  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[15]_Bus2IP_Data[15]_MUX_3037_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_16  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[16]_Bus2IP_Data[16]_MUX_3038_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_17  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[17]_Bus2IP_Data[17]_MUX_3039_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_18  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[18]_Bus2IP_Data[18]_MUX_3040_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [18]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_19  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[19]_Bus2IP_Data[19]_MUX_3041_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [19]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_20  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[20]_Bus2IP_Data[20]_MUX_3042_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [20]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_21  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[21]_Bus2IP_Data[21]_MUX_3043_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [21]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_22  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[22]_Bus2IP_Data[22]_MUX_3044_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [22]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_23  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[23]_Bus2IP_Data[23]_MUX_3045_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [23]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_24  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[24]_Bus2IP_Data[24]_MUX_3046_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [24]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_25  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[25]_Bus2IP_Data[25]_MUX_3047_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [25]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_26  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[26]_Bus2IP_Data[26]_MUX_3048_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [26]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_27  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[27]_Bus2IP_Data[27]_MUX_3049_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [27]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_28  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[28]_Bus2IP_Data[28]_MUX_3050_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [28]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_29  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[29]_Bus2IP_Data[29]_MUX_3051_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [29]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_30  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[30]_Bus2IP_Data[30]_MUX_3052_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [30]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg8_31  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o ),
    .I(\USER_LOGIC_I/slv_reg8[31]_Bus2IP_Data[31]_MUX_3053_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg8 [31]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_0  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[0]_Bus2IP_Data[0]_MUX_2894_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_1  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[1]_Bus2IP_Data[1]_MUX_2895_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_2  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[2]_Bus2IP_Data[2]_MUX_2896_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_3  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[3]_Bus2IP_Data[3]_MUX_2897_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_4  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[4]_Bus2IP_Data[4]_MUX_2898_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_5  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[5]_Bus2IP_Data[5]_MUX_2899_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_6  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[6]_Bus2IP_Data[6]_MUX_2900_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_7  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[7]_Bus2IP_Data[7]_MUX_2901_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_8  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[8]_Bus2IP_Data[8]_MUX_2902_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_9  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[9]_Bus2IP_Data[9]_MUX_2903_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_10  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[10]_Bus2IP_Data[10]_MUX_2904_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_11  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[11]_Bus2IP_Data[11]_MUX_2905_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_12  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[12]_Bus2IP_Data[12]_MUX_2906_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_13  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[13]_Bus2IP_Data[13]_MUX_2907_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_14  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[14]_Bus2IP_Data[14]_MUX_2908_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_15  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[15]_Bus2IP_Data[15]_MUX_2909_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_16  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[16]_Bus2IP_Data[16]_MUX_2910_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_17  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[17]_Bus2IP_Data[17]_MUX_2911_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_18  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[18]_Bus2IP_Data[18]_MUX_2912_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [18]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_19  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[19]_Bus2IP_Data[19]_MUX_2913_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [19]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_20  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[20]_Bus2IP_Data[20]_MUX_2914_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [20]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_21  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[21]_Bus2IP_Data[21]_MUX_2915_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [21]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_22  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[22]_Bus2IP_Data[22]_MUX_2916_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [22]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_23  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[23]_Bus2IP_Data[23]_MUX_2917_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [23]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_24  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[24]_Bus2IP_Data[24]_MUX_2918_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [24]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_25  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[25]_Bus2IP_Data[25]_MUX_2919_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [25]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_26  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[26]_Bus2IP_Data[26]_MUX_2920_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [26]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_27  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[27]_Bus2IP_Data[27]_MUX_2921_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [27]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_28  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[28]_Bus2IP_Data[28]_MUX_2922_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [28]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_29  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[29]_Bus2IP_Data[29]_MUX_2923_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [29]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_30  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[30]_Bus2IP_Data[30]_MUX_2924_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [30]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg4_31  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o ),
    .I(\USER_LOGIC_I/slv_reg4[31]_Bus2IP_Data[31]_MUX_2925_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg4 [31]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_0  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[0]_Bus2IP_Data[0]_MUX_2862_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_1  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[1]_Bus2IP_Data[1]_MUX_2863_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_2  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[2]_Bus2IP_Data[2]_MUX_2864_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_3  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[3]_Bus2IP_Data[3]_MUX_2865_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_4  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[4]_Bus2IP_Data[4]_MUX_2866_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_5  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[5]_Bus2IP_Data[5]_MUX_2867_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_6  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[6]_Bus2IP_Data[6]_MUX_2868_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_7  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[7]_Bus2IP_Data[7]_MUX_2869_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_8  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[8]_Bus2IP_Data[8]_MUX_2870_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_9  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[9]_Bus2IP_Data[9]_MUX_2871_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_10  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[10]_Bus2IP_Data[10]_MUX_2872_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_11  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[11]_Bus2IP_Data[11]_MUX_2873_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_12  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[12]_Bus2IP_Data[12]_MUX_2874_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_13  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[13]_Bus2IP_Data[13]_MUX_2875_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_14  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[14]_Bus2IP_Data[14]_MUX_2876_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_15  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[15]_Bus2IP_Data[15]_MUX_2877_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_16  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[16]_Bus2IP_Data[16]_MUX_2878_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_17  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[17]_Bus2IP_Data[17]_MUX_2879_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_18  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[18]_Bus2IP_Data[18]_MUX_2880_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [18]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_19  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[19]_Bus2IP_Data[19]_MUX_2881_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [19]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_20  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[20]_Bus2IP_Data[20]_MUX_2882_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [20]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_21  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[21]_Bus2IP_Data[21]_MUX_2883_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [21]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_22  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[22]_Bus2IP_Data[22]_MUX_2884_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [22]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_23  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[23]_Bus2IP_Data[23]_MUX_2885_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [23]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_24  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[24]_Bus2IP_Data[24]_MUX_2886_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [24]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_25  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[25]_Bus2IP_Data[25]_MUX_2887_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [25]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_26  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[26]_Bus2IP_Data[26]_MUX_2888_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [26]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_27  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[27]_Bus2IP_Data[27]_MUX_2889_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [27]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_28  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[28]_Bus2IP_Data[28]_MUX_2890_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [28]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_29  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[29]_Bus2IP_Data[29]_MUX_2891_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [29]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_30  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[30]_Bus2IP_Data[30]_MUX_2892_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [30]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg3_31  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o ),
    .I(\USER_LOGIC_I/slv_reg3[31]_Bus2IP_Data[31]_MUX_2893_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg3 [31]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_0  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[0]_Bus2IP_Data[0]_MUX_2798_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_1  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[1]_Bus2IP_Data[1]_MUX_2799_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_2  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[2]_Bus2IP_Data[2]_MUX_2800_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_3  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[3]_Bus2IP_Data[3]_MUX_2801_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_4  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[4]_Bus2IP_Data[4]_MUX_2802_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_5  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[5]_Bus2IP_Data[5]_MUX_2803_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_6  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[6]_Bus2IP_Data[6]_MUX_2804_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_7  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[7]_Bus2IP_Data[7]_MUX_2805_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_8  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[8]_Bus2IP_Data[8]_MUX_2806_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_9  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[9]_Bus2IP_Data[9]_MUX_2807_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_10  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[10]_Bus2IP_Data[10]_MUX_2808_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_11  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[11]_Bus2IP_Data[11]_MUX_2809_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_12  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[12]_Bus2IP_Data[12]_MUX_2810_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_13  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[13]_Bus2IP_Data[13]_MUX_2811_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_14  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[14]_Bus2IP_Data[14]_MUX_2812_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_15  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[15]_Bus2IP_Data[15]_MUX_2813_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_16  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[16]_Bus2IP_Data[16]_MUX_2814_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_17  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[17]_Bus2IP_Data[17]_MUX_2815_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_18  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[18]_Bus2IP_Data[18]_MUX_2816_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [18]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_19  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[19]_Bus2IP_Data[19]_MUX_2817_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [19]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_20  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[20]_Bus2IP_Data[20]_MUX_2818_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [20]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_21  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[21]_Bus2IP_Data[21]_MUX_2819_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [21]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_22  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[22]_Bus2IP_Data[22]_MUX_2820_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [22]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_23  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[23]_Bus2IP_Data[23]_MUX_2821_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [23]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_24  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[24]_Bus2IP_Data[24]_MUX_2822_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [24]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_25  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[25]_Bus2IP_Data[25]_MUX_2823_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [25]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_26  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[26]_Bus2IP_Data[26]_MUX_2824_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [26]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_27  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[27]_Bus2IP_Data[27]_MUX_2825_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [27]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_28  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[28]_Bus2IP_Data[28]_MUX_2826_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [28]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_29  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[29]_Bus2IP_Data[29]_MUX_2827_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [29]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_30  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[30]_Bus2IP_Data[30]_MUX_2828_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [30]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg1_31  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o ),
    .I(\USER_LOGIC_I/slv_reg1[31]_Bus2IP_Data[31]_MUX_2829_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg1 [31]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_0  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[0]_Bus2IP_Data[0]_MUX_2830_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_1  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[1]_Bus2IP_Data[1]_MUX_2831_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_2  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[2]_Bus2IP_Data[2]_MUX_2832_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_3  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[3]_Bus2IP_Data[3]_MUX_2833_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_4  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[4]_Bus2IP_Data[4]_MUX_2834_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_5  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[5]_Bus2IP_Data[5]_MUX_2835_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_6  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[6]_Bus2IP_Data[6]_MUX_2836_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_7  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[7]_Bus2IP_Data[7]_MUX_2837_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_8  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[8]_Bus2IP_Data[8]_MUX_2838_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_9  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[9]_Bus2IP_Data[9]_MUX_2839_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_10  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[10]_Bus2IP_Data[10]_MUX_2840_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_11  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[11]_Bus2IP_Data[11]_MUX_2841_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_12  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[12]_Bus2IP_Data[12]_MUX_2842_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_13  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[13]_Bus2IP_Data[13]_MUX_2843_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_14  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[14]_Bus2IP_Data[14]_MUX_2844_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_15  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[15]_Bus2IP_Data[15]_MUX_2845_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_16  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[16]_Bus2IP_Data[16]_MUX_2846_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_17  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[17]_Bus2IP_Data[17]_MUX_2847_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_18  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[18]_Bus2IP_Data[18]_MUX_2848_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [18]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_19  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[19]_Bus2IP_Data[19]_MUX_2849_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [19]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_20  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[20]_Bus2IP_Data[20]_MUX_2850_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [20]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_21  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[21]_Bus2IP_Data[21]_MUX_2851_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [21]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_22  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[22]_Bus2IP_Data[22]_MUX_2852_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [22]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_23  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[23]_Bus2IP_Data[23]_MUX_2853_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [23]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_24  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[24]_Bus2IP_Data[24]_MUX_2854_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [24]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_25  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[25]_Bus2IP_Data[25]_MUX_2855_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [25]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_26  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[26]_Bus2IP_Data[26]_MUX_2856_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [26]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_27  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[27]_Bus2IP_Data[27]_MUX_2857_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [27]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_28  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[28]_Bus2IP_Data[28]_MUX_2858_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [28]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_29  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[29]_Bus2IP_Data[29]_MUX_2859_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [29]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_30  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[30]_Bus2IP_Data[30]_MUX_2860_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [30]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/slv_reg2_31  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o ),
    .I(\USER_LOGIC_I/slv_reg2[31]_Bus2IP_Data[31]_MUX_2861_o ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\USER_LOGIC_I/slv_reg2 [31]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_xor<9>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy [8]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_xor<9>_rt_4293 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result<9>2 )
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_xor<8>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy [7]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<8>_rt_4262 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result<8>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<8>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy [7]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<8>_rt_4262 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy [8])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_xor<7>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy [6]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<7>_rt_4263 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result<7>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<7>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy [6]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<7>_rt_4263 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy [7])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_xor<6>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy [5]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<6>_rt_4264 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result<6>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<6>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy [5]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<6>_rt_4264 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy [6])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_xor<5>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy [4]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<5>_rt_4265 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result<5>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<5>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy [4]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<5>_rt_4265 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy [5])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_xor<4>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy [3]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<4>_rt_4266 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result<4>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<4>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy [3]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<4>_rt_4266 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy [4])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_xor<3>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy [2]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<3>_rt_4267 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result<3>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<3>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy [2]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<3>_rt_4267 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy [3])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_xor<2>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy [1]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<2>_rt_4268 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result<2>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<2>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy [1]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<2>_rt_4268 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy [2])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_xor<1>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy [0]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<1>_rt_4269 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result<1>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<1>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy [0]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<1>_rt_4269 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy [1])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_xor<0>  (
    .I0(Sl_MRdErr_7_OBUF_589),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_lut [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result<0>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<0>  (
    .IB(Sl_MRdErr_7_OBUF_589),
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_lut [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy [0])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_xor<9>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy [8]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_xor<9>_rt_4294 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result<9>1 )
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_xor<8>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy [7]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<8>_rt_4270 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result<8>1 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<8>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy [7]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<8>_rt_4270 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy [8])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_xor<7>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy [6]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<7>_rt_4271 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result<7>1 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<7>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy [6]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<7>_rt_4271 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy [7])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_xor<6>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy [5]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<6>_rt_4272 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result<6>1 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<6>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy [5]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<6>_rt_4272 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy [6])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_xor<5>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy [4]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<5>_rt_4273 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result<5>1 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<5>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy [4]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<5>_rt_4273 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy [5])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_xor<4>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy [3]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<4>_rt_4274 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result<4>1 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<4>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy [3]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<4>_rt_4274 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy [4])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_xor<3>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy [2]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<3>_rt_4275 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result<3>1 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<3>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy [2]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<3>_rt_4275 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy [3])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_xor<2>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy [1]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<2>_rt_4276 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result<2>1 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<2>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy [1]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<2>_rt_4276 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy [2])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_xor<1>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy [0]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<1>_rt_4277 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result<1>1 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<1>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy [0]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<1>_rt_4277 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy [1])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_xor<0>  (
    .I0(Sl_MRdErr_7_OBUF_589),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_lut [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result<0>1 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<0>  (
    .IB(Sl_MRdErr_7_OBUF_589),
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_lut [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy [0])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_xor<9>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy [8]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_xor<9>_rt_4295 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result<9>3 )
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_xor<8>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy [7]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<8>_rt_4278 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result<8>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<8>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy [7]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<8>_rt_4278 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy [8])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_xor<7>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy [6]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<7>_rt_4279 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result<7>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<7>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy [6]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<7>_rt_4279 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy [7])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_xor<6>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy [5]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<6>_rt_4280 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result<6>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<6>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy [5]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<6>_rt_4280 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy [6])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_xor<5>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy [4]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<5>_rt_4281 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result<5>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<5>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy [4]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<5>_rt_4281 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy [5])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_xor<4>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy [3]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<4>_rt_4282 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result<4>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<4>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy [3]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<4>_rt_4282 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy [4])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_xor<3>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy [2]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<3>_rt_4283 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result<3>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<3>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy [2]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<3>_rt_4283 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy [3])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_xor<2>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy [1]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<2>_rt_4284 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result<2>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<2>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy [1]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<2>_rt_4284 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy [2])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_xor<1>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy [0]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<1>_rt_4285 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result<1>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<1>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy [0]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<1>_rt_4285 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy [1])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_xor<0>  (
    .I0(Sl_MRdErr_7_OBUF_589),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_lut [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result<0>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<0>  (
    .IB(Sl_MRdErr_7_OBUF_589),
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_lut [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy [0])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_xor<8>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy [7]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_xor<8>_rt_4296 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result [8])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_xor<7>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy [6]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<7>_rt_4286 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result [7])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<7>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy [6]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<7>_rt_4286 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy [7])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_xor<6>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy [5]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<6>_rt_4287 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result [6])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<6>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy [5]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<6>_rt_4287 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy [6])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_xor<5>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy [4]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<5>_rt_4288 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result [5])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<5>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy [4]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<5>_rt_4288 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy [5])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_xor<4>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy [3]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<4>_rt_4289 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result [4])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<4>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy [3]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<4>_rt_4289 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy [4])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_xor<3>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy [2]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<3>_rt_4290 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result [3])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<3>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy [2]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<3>_rt_4290 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy [3])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_xor<2>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy [1]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<2>_rt_4291 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result [2])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<2>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy [1]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<2>_rt_4291 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy [2])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_xor<1>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy [0]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<1>_rt_4292 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result [1])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<1>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy [0]),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<1>_rt_4292 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy [1])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_xor<0>  (
    .I0(Sl_MRdErr_7_OBUF_589),
    .I1(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_lut [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Result [0])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<0>  (
    .IB(Sl_MRdErr_7_OBUF_589),
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_lut [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy [0])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_cy<4>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_cy<3>_1315 ),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_lut<4>_1314 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_cy<4>_1313 )
  );
  X_LUT4 #(
    .INIT ( 16'h0001 ))
  \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_lut<4>  (
    .ADR0(\USER_LOGIC_I/slv_reg1 [11]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [10]),
    .ADR2(\USER_LOGIC_I/slv_reg1 [9]),
    .ADR3(\USER_LOGIC_I/slv_reg1 [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_lut<4>_1314 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_cy<3>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_cy<2>_1317 ),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_lut<3>_1316 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_cy<3>_1315 )
  );
  X_LUT5 #(
    .INIT ( 32'h00000001 ))
  \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_lut<3>  (
    .ADR0(\USER_LOGIC_I/slv_reg1 [16]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [15]),
    .ADR2(\USER_LOGIC_I/slv_reg1 [14]),
    .ADR3(\USER_LOGIC_I/slv_reg1 [13]),
    .ADR4(\USER_LOGIC_I/slv_reg1 [12]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_lut<3>_1316 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_cy<2>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_cy<1>_1319 ),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_lut<2>_1318 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_cy<2>_1317 )
  );
  X_LUT5 #(
    .INIT ( 32'h00000001 ))
  \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_lut<2>  (
    .ADR0(\USER_LOGIC_I/slv_reg1 [21]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [20]),
    .ADR2(\USER_LOGIC_I/slv_reg1 [19]),
    .ADR3(\USER_LOGIC_I/slv_reg1 [18]),
    .ADR4(\USER_LOGIC_I/slv_reg1 [17]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_lut<2>_1318 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_cy<1>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_cy<0>_1321 ),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_lut<1>_1320 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_cy<1>_1319 )
  );
  X_LUT5 #(
    .INIT ( 32'h00000001 ))
  \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_lut<1>  (
    .ADR0(\USER_LOGIC_I/slv_reg1 [26]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [25]),
    .ADR2(\USER_LOGIC_I/slv_reg1 [24]),
    .ADR3(\USER_LOGIC_I/slv_reg1 [23]),
    .ADR4(\USER_LOGIC_I/slv_reg1 [22]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_lut<1>_1320 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_cy<0>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_lut<0>_1322 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_cy<0>_1321 )
  );
  X_LUT5 #(
    .INIT ( 32'h00000001 ))
  \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_lut<0>  (
    .ADR0(\USER_LOGIC_I/slv_reg1 [31]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [30]),
    .ADR2(\USER_LOGIC_I/slv_reg1 [29]),
    .ADR3(\USER_LOGIC_I/slv_reg1 [28]),
    .ADR4(\USER_LOGIC_I/slv_reg1 [27]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_lut<0>_1322 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<6>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<5>_1325 ),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_lut<6>_1324 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<6>_1323 )
  );
  X_LUT2 #(
    .INIT ( 4'h1 ))
  \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_lut<6>  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [1]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_lut<6>_1324 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<5>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<4>_1327 ),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_lut<5>_1326 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<5>_1325 )
  );
  X_LUT5 #(
    .INIT ( 32'h00000001 ))
  \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_lut<5>  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [6]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [5]),
    .ADR2(\USER_LOGIC_I/slv_reg0 [4]),
    .ADR3(\USER_LOGIC_I/slv_reg0 [3]),
    .ADR4(\USER_LOGIC_I/slv_reg0 [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_lut<5>_1326 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<4>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<3>_1329 ),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_lut<4>_1328 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<4>_1327 )
  );
  X_LUT5 #(
    .INIT ( 32'h00000001 ))
  \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_lut<4>  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [11]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [10]),
    .ADR2(\USER_LOGIC_I/slv_reg0 [9]),
    .ADR3(\USER_LOGIC_I/slv_reg0 [8]),
    .ADR4(\USER_LOGIC_I/slv_reg0 [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_lut<4>_1328 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<3>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<2>_1331 ),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_lut<3>_1330 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<3>_1329 )
  );
  X_LUT5 #(
    .INIT ( 32'h00000001 ))
  \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_lut<3>  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [16]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [15]),
    .ADR2(\USER_LOGIC_I/slv_reg0 [14]),
    .ADR3(\USER_LOGIC_I/slv_reg0 [13]),
    .ADR4(\USER_LOGIC_I/slv_reg0 [12]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_lut<3>_1330 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<2>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<1>_1333 ),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_lut<2>_1332 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<2>_1331 )
  );
  X_LUT5 #(
    .INIT ( 32'h00000001 ))
  \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_lut<2>  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [21]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [20]),
    .ADR2(\USER_LOGIC_I/slv_reg0 [19]),
    .ADR3(\USER_LOGIC_I/slv_reg0 [18]),
    .ADR4(\USER_LOGIC_I/slv_reg0 [17]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_lut<2>_1332 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<1>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<0>_1335 ),
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_lut<1>_1334 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<1>_1333 )
  );
  X_LUT5 #(
    .INIT ( 32'h00000001 ))
  \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_lut<1>  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [26]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [25]),
    .ADR2(\USER_LOGIC_I/slv_reg0 [24]),
    .ADR3(\USER_LOGIC_I/slv_reg0 [23]),
    .ADR4(\USER_LOGIC_I/slv_reg0 [22]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_lut<1>_1334 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<0>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_lut<0>_1336 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<0>_1335 )
  );
  X_LUT5 #(
    .INIT ( 32'h00000001 ))
  \USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_lut<0>  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [31]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [30]),
    .ADR2(\USER_LOGIC_I/slv_reg0 [29]),
    .ADR3(\USER_LOGIC_I/slv_reg0 [28]),
    .ADR4(\USER_LOGIC_I/slv_reg0 [27]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_lut<0>_1336 )
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vcnt_0  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .CE(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_htr[15]_LessThan_22_o_inv1 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Result<0>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_val_1347 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vcnt [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/hcnt_0  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Result<0>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_val ),
    .O(\USER_LOGIC_I/hdmi_out_inst/hcnt [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vcnt_9  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .CE(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_htr[15]_LessThan_22_o_inv1 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Result<9>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_val_1347 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vcnt [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vcnt_7  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .CE(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_htr[15]_LessThan_22_o_inv1 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Result<7>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_val_1347 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vcnt [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vcnt_6  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .CE(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_htr[15]_LessThan_22_o_inv1 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Result<6>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_val_1347 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vcnt [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vcnt_8  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .CE(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_htr[15]_LessThan_22_o_inv1 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Result<8>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_val_1347 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vcnt [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vcnt_4  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .CE(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_htr[15]_LessThan_22_o_inv1 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Result<4>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_val_1347 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vcnt [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vcnt_3  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .CE(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_htr[15]_LessThan_22_o_inv1 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Result<3>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_val_1347 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vcnt [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vcnt_5  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .CE(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_htr[15]_LessThan_22_o_inv1 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Result<5>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_val_1347 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vcnt [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vcnt_2  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .CE(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_htr[15]_LessThan_22_o_inv1 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Result<2>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_val_1347 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vcnt [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vcnt_1  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .CE(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_htr[15]_LessThan_22_o_inv1 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Result<1>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_val_1347 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vcnt [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/hcnt_8  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Result<8>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_val ),
    .O(\USER_LOGIC_I/hdmi_out_inst/hcnt [8]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/hcnt_7  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Result<7>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_val ),
    .O(\USER_LOGIC_I/hdmi_out_inst/hcnt [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/hcnt_9  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Result<9>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_val ),
    .O(\USER_LOGIC_I/hdmi_out_inst/hcnt [9]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/hcnt_6  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Result<6>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_val ),
    .O(\USER_LOGIC_I/hdmi_out_inst/hcnt [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/hcnt_5  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Result<5>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_val ),
    .O(\USER_LOGIC_I/hdmi_out_inst/hcnt [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/hcnt_3  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Result<3>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_val ),
    .O(\USER_LOGIC_I/hdmi_out_inst/hcnt [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/hcnt_2  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Result<2>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_val ),
    .O(\USER_LOGIC_I/hdmi_out_inst/hcnt [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/hcnt_4  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Result<4>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_val ),
    .O(\USER_LOGIC_I/hdmi_out_inst/hcnt [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/hcnt_1  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Result<1>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_val ),
    .O(\USER_LOGIC_I/hdmi_out_inst/hcnt [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/columnCounter_8  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .CE(VFBC_RD_READ_OBUF_547),
    .I(\USER_LOGIC_I/hdmi_out_inst/Result<8>1 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_val ),
    .O(\USER_LOGIC_I/hdmi_out_inst/columnCounter [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/columnCounter_7  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .CE(VFBC_RD_READ_OBUF_547),
    .I(\USER_LOGIC_I/hdmi_out_inst/Result<7>1 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_val ),
    .O(\USER_LOGIC_I/hdmi_out_inst/columnCounter [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/columnCounter_9  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .CE(VFBC_RD_READ_OBUF_547),
    .I(\USER_LOGIC_I/hdmi_out_inst/Result<9>1 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_val ),
    .O(\USER_LOGIC_I/hdmi_out_inst/columnCounter [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/columnCounter_5  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .CE(VFBC_RD_READ_OBUF_547),
    .I(\USER_LOGIC_I/hdmi_out_inst/Result<5>1 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_val ),
    .O(\USER_LOGIC_I/hdmi_out_inst/columnCounter [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/columnCounter_4  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .CE(VFBC_RD_READ_OBUF_547),
    .I(\USER_LOGIC_I/hdmi_out_inst/Result<4>1 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_val ),
    .O(\USER_LOGIC_I/hdmi_out_inst/columnCounter [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/columnCounter_6  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .CE(VFBC_RD_READ_OBUF_547),
    .I(\USER_LOGIC_I/hdmi_out_inst/Result<6>1 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_val ),
    .O(\USER_LOGIC_I/hdmi_out_inst/columnCounter [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/columnCounter_2  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .CE(VFBC_RD_READ_OBUF_547),
    .I(\USER_LOGIC_I/hdmi_out_inst/Result<2>1 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_val ),
    .O(\USER_LOGIC_I/hdmi_out_inst/columnCounter [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/columnCounter_1  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .CE(VFBC_RD_READ_OBUF_547),
    .I(\USER_LOGIC_I/hdmi_out_inst/Result<1>1 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_val ),
    .O(\USER_LOGIC_I/hdmi_out_inst/columnCounter [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/columnCounter_3  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .CE(VFBC_RD_READ_OBUF_547),
    .I(\USER_LOGIC_I/hdmi_out_inst/Result<3>1 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_val ),
    .O(\USER_LOGIC_I/hdmi_out_inst/columnCounter [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/columnCounter_0  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .CE(VFBC_RD_READ_OBUF_547),
    .I(\USER_LOGIC_I/hdmi_out_inst/Result<0>1 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_val ),
    .O(\USER_LOGIC_I/hdmi_out_inst/columnCounter [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vsync_d2  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/vsync_d1_1504 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/LOCKED_I_enabled_OR_66_o ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vsync_d2_1508 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/hsync_d2  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/hsync_d1_1505 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/LOCKED_I_enabled_OR_66_o ),
    .O(\USER_LOGIC_I/hdmi_out_inst/hsync_d2_1509 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i_30  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[30] ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[30] ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i_29  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[29] ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[29] ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i_28  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[28] ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[28] ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i_27  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[27] ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[27] ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i_26  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[26] ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[26] ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i_25  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[25] ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[25] ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i_24  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[24] ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[24] ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i_23  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[23] ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[23] ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i_22  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[22] ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[22] ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i_21  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[21] ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[21] ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i_20  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[20] ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[20] ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i_19  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[19] ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[19] ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i_18  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[18] ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[18] ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i_17  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[17] ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[17] ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i_16  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[16] ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[16] ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i_15  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[15] ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[15] ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i_14  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[14] ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[14] ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i_13  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[13] ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[13] ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i_12  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[12] ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[12] ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i_11  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[11] ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[11] ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i_10  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT<10>1_1384 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/_n0225 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[10] ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i_9  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[9] ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[9] ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i_8  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT<8>1_1385 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/_n0225 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[8] ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i_7  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[7] ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[7] ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i_5  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[5] ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[5] ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_data_d1_23  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<23> ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/_n0240_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [23]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_data_d1_22  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<22> ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/_n0240_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [22]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_data_d1_21  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<21> ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/_n0240_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [21]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_data_d1_20  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<20> ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/_n0240_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [20]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_data_d1_19  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<19> ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/_n0240_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [19]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_data_d1_18  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<18> ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/_n0240_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [18]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_data_d1_17  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<17> ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/_n0240_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [17]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_data_d1_16  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<16> ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/_n0240_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [16]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_data_d1_15  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<15> ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/_n0240_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [15]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_data_d1_14  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<14> ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/_n0240_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [14]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_data_d1_13  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<13> ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/_n0240_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [13]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_data_d1_12  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<12> ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/_n0240_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [12]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_data_d1_11  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<11> ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/_n0240_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [11]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_data_d1_10  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<10> ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/_n0240_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [10]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_data_d1_9  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<9> ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/_n0240_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [9]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_data_d1_8  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<8> ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/_n0240_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [8]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_data_d1_7  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<7> ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/_n0240_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_data_d1_6  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<6> ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/_n0240_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_data_d1_5  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<5> ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/_n0240_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_data_d1_4  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<4> ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/_n0240_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_data_d1_3  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<3> ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/_n0240_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_data_d1_2  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<2> ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/_n0240_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_data_d1_1  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<1> ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/_n0240_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_data_d1_0  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<0> ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/_n0240_0 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/active_video_d2  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/active_video_d1_1506 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/LOCKED_I_enabled_OR_66_o ),
    .O(\USER_LOGIC_I/hdmi_out_inst/active_video_d2_1507 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/active_video_d1  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(VFBC_RD_READ_OBUF_547),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/LOCKED_I_enabled_OR_66_o ),
    .O(\USER_LOGIC_I/hdmi_out_inst/active_video_d1_1506 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "DIFFERENTIAL" ),
    .SERDES_MODE ( "MASTER" ),
    .DATA_WIDTH ( 5 ),
    .TRAIN_PATTERN ( 0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes0/oserdes_m  (
    .SHIFTOUT1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes0/cascade_di ),
    .D2(Sl_MRdErr_7_OBUF_589),
    .D3(Sl_MRdErr_7_OBUF_589),
    .CLKDIV(PXLCLK_2X_I_IBUF_BUFG_472),
    .TQ(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes0/oserdes_m_TQ_UNCONNECTED ),
    .SHIFTIN1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .T4(Sl_MRdErr_7_OBUF_589),
    .OCE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SHIFTIN4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes0/cascade_to ),
    .SHIFTIN3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes0/cascade_do ),
    .SHIFTOUT3(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes0/oserdes_m_SHIFTOUT3_UNCONNECTED ),
    .OQ(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmdsint [0]),
    .CLK0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/pclkx10 ),
    .T1(Sl_MRdErr_7_OBUF_589),
    .IOCE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/serdesstrobe ),
    .SHIFTIN2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .D1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data0 [4]),
    .D4(Sl_MRdErr_7_OBUF_589),
    .TCE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .T3(Sl_MRdErr_7_OBUF_589),
    .SHIFTOUT2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes0/cascade_ti ),
    .TRAIN(Sl_MRdErr_7_OBUF_589),
    .CLK1(Sl_MRdErr_7_OBUF_589),
    .RST(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/bufpll_lock_inv ),
    .SHIFTOUT4(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes0/oserdes_m_SHIFTOUT4_UNCONNECTED ),
    .T2(Sl_MRdErr_7_OBUF_589)
  );
  X_OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "DIFFERENTIAL" ),
    .SERDES_MODE ( "SLAVE" ),
    .DATA_WIDTH ( 5 ),
    .TRAIN_PATTERN ( 0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes0/oserdes_s  (
    .SHIFTOUT1(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes0/oserdes_s_SHIFTOUT1_UNCONNECTED ),
    .D2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data0 [1]),
    .D3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data0 [2]),
    .CLKDIV(PXLCLK_2X_I_IBUF_BUFG_472),
    .TQ(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes0/oserdes_s_TQ_UNCONNECTED ),
    .SHIFTIN1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes0/cascade_di ),
    .T4(Sl_MRdErr_7_OBUF_589),
    .OCE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SHIFTIN4
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SHIFTIN3
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SHIFTOUT3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes0/cascade_do ),
    .OQ(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes0/oserdes_s_OQ_UNCONNECTED ),
    .CLK0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/pclkx10 ),
    .T1(Sl_MRdErr_7_OBUF_589),
    .IOCE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/serdesstrobe ),
    .SHIFTIN2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes0/cascade_ti ),
    .D1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data0 [0]),
    .D4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data0 [3]),
    .TCE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .T3(Sl_MRdErr_7_OBUF_589),
    .SHIFTOUT2(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes0/oserdes_s_SHIFTOUT2_UNCONNECTED ),
    .TRAIN(Sl_MRdErr_7_OBUF_589),
    .CLK1(Sl_MRdErr_7_OBUF_589),
    .RST(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/bufpll_lock_inv ),
    .SHIFTOUT4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes0/cascade_to ),
    .T2(Sl_MRdErr_7_OBUF_589)
  );
  X_OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "DIFFERENTIAL" ),
    .SERDES_MODE ( "MASTER" ),
    .DATA_WIDTH ( 5 ),
    .TRAIN_PATTERN ( 0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes1/oserdes_m  (
    .SHIFTOUT1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes1/cascade_di ),
    .D2(Sl_MRdErr_7_OBUF_589),
    .D3(Sl_MRdErr_7_OBUF_589),
    .CLKDIV(PXLCLK_2X_I_IBUF_BUFG_472),
    .TQ(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes1/oserdes_m_TQ_UNCONNECTED ),
    .SHIFTIN1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .T4(Sl_MRdErr_7_OBUF_589),
    .OCE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SHIFTIN4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes1/cascade_to ),
    .SHIFTIN3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes1/cascade_do ),
    .SHIFTOUT3(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes1/oserdes_m_SHIFTOUT3_UNCONNECTED ),
    .OQ(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmdsint [1]),
    .CLK0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/pclkx10 ),
    .T1(Sl_MRdErr_7_OBUF_589),
    .IOCE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/serdesstrobe ),
    .SHIFTIN2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .D1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data1 [4]),
    .D4(Sl_MRdErr_7_OBUF_589),
    .TCE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .T3(Sl_MRdErr_7_OBUF_589),
    .SHIFTOUT2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes1/cascade_ti ),
    .TRAIN(Sl_MRdErr_7_OBUF_589),
    .CLK1(Sl_MRdErr_7_OBUF_589),
    .RST(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/bufpll_lock_inv ),
    .SHIFTOUT4(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes1/oserdes_m_SHIFTOUT4_UNCONNECTED ),
    .T2(Sl_MRdErr_7_OBUF_589)
  );
  X_OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "DIFFERENTIAL" ),
    .SERDES_MODE ( "SLAVE" ),
    .DATA_WIDTH ( 5 ),
    .TRAIN_PATTERN ( 0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes1/oserdes_s  (
    .SHIFTOUT1(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes1/oserdes_s_SHIFTOUT1_UNCONNECTED ),
    .D2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data1 [1]),
    .D3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data1 [2]),
    .CLKDIV(PXLCLK_2X_I_IBUF_BUFG_472),
    .TQ(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes1/oserdes_s_TQ_UNCONNECTED ),
    .SHIFTIN1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes1/cascade_di ),
    .T4(Sl_MRdErr_7_OBUF_589),
    .OCE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SHIFTIN4
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SHIFTIN3
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SHIFTOUT3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes1/cascade_do ),
    .OQ(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes1/oserdes_s_OQ_UNCONNECTED ),
    .CLK0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/pclkx10 ),
    .T1(Sl_MRdErr_7_OBUF_589),
    .IOCE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/serdesstrobe ),
    .SHIFTIN2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes1/cascade_ti ),
    .D1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data1 [0]),
    .D4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data1 [3]),
    .TCE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .T3(Sl_MRdErr_7_OBUF_589),
    .SHIFTOUT2(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes1/oserdes_s_SHIFTOUT2_UNCONNECTED ),
    .TRAIN(Sl_MRdErr_7_OBUF_589),
    .CLK1(Sl_MRdErr_7_OBUF_589),
    .RST(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/bufpll_lock_inv ),
    .SHIFTOUT4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes1/cascade_to ),
    .T2(Sl_MRdErr_7_OBUF_589)
  );
  X_OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "DIFFERENTIAL" ),
    .SERDES_MODE ( "MASTER" ),
    .DATA_WIDTH ( 5 ),
    .TRAIN_PATTERN ( 0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes2/oserdes_m  (
    .SHIFTOUT1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes2/cascade_di ),
    .D2(Sl_MRdErr_7_OBUF_589),
    .D3(Sl_MRdErr_7_OBUF_589),
    .CLKDIV(PXLCLK_2X_I_IBUF_BUFG_472),
    .TQ(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes2/oserdes_m_TQ_UNCONNECTED ),
    .SHIFTIN1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .T4(Sl_MRdErr_7_OBUF_589),
    .OCE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SHIFTIN4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes2/cascade_to ),
    .SHIFTIN3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes2/cascade_do ),
    .SHIFTOUT3(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes2/oserdes_m_SHIFTOUT3_UNCONNECTED ),
    .OQ(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmdsint [2]),
    .CLK0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/pclkx10 ),
    .T1(Sl_MRdErr_7_OBUF_589),
    .IOCE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/serdesstrobe ),
    .SHIFTIN2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .D1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data2 [4]),
    .D4(Sl_MRdErr_7_OBUF_589),
    .TCE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .T3(Sl_MRdErr_7_OBUF_589),
    .SHIFTOUT2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes2/cascade_ti ),
    .TRAIN(Sl_MRdErr_7_OBUF_589),
    .CLK1(Sl_MRdErr_7_OBUF_589),
    .RST(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/bufpll_lock_inv ),
    .SHIFTOUT4(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes2/oserdes_m_SHIFTOUT4_UNCONNECTED ),
    .T2(Sl_MRdErr_7_OBUF_589)
  );
  X_OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "DIFFERENTIAL" ),
    .SERDES_MODE ( "SLAVE" ),
    .DATA_WIDTH ( 5 ),
    .TRAIN_PATTERN ( 0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes2/oserdes_s  (
    .SHIFTOUT1(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes2/oserdes_s_SHIFTOUT1_UNCONNECTED ),
    .D2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data2 [1]),
    .D3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data2 [2]),
    .CLKDIV(PXLCLK_2X_I_IBUF_BUFG_472),
    .TQ(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes2/oserdes_s_TQ_UNCONNECTED ),
    .SHIFTIN1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes2/cascade_di ),
    .T4(Sl_MRdErr_7_OBUF_589),
    .OCE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SHIFTIN4
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SHIFTIN3
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SHIFTOUT3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes2/cascade_do ),
    .OQ(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes2/oserdes_s_OQ_UNCONNECTED ),
    .CLK0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/pclkx10 ),
    .T1(Sl_MRdErr_7_OBUF_589),
    .IOCE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/serdesstrobe ),
    .SHIFTIN2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes2/cascade_ti ),
    .D1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data2 [0]),
    .D4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data2 [3]),
    .TCE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .T3(Sl_MRdErr_7_OBUF_589),
    .SHIFTOUT2(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes2/oserdes_s_SHIFTOUT2_UNCONNECTED ),
    .TRAIN(Sl_MRdErr_7_OBUF_589),
    .CLK1(Sl_MRdErr_7_OBUF_589),
    .RST(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/bufpll_lock_inv ),
    .SHIFTOUT4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/oserdes2/cascade_to ),
    .T2(Sl_MRdErr_7_OBUF_589)
  );
  X_OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "DIFFERENTIAL" ),
    .SERDES_MODE ( "MASTER" ),
    .DATA_WIDTH ( 5 ),
    .TRAIN_PATTERN ( 0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/clkout/oserdes_m  (
    .SHIFTOUT1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/clkout/cascade_di ),
    .D2(Sl_MRdErr_7_OBUF_589),
    .D3(Sl_MRdErr_7_OBUF_589),
    .CLKDIV(PXLCLK_2X_I_IBUF_BUFG_472),
    .TQ(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/clkout/oserdes_m_TQ_UNCONNECTED ),
    .SHIFTIN1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .T4(Sl_MRdErr_7_OBUF_589),
    .OCE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SHIFTIN4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/clkout/cascade_to ),
    .SHIFTIN3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/clkout/cascade_do ),
    .SHIFTOUT3(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/clkout/oserdes_m_SHIFTOUT3_UNCONNECTED ),
    .OQ(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmdsclk ),
    .CLK0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/pclkx10 ),
    .T1(Sl_MRdErr_7_OBUF_589),
    .IOCE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/serdesstrobe ),
    .SHIFTIN2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .D1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmdsclkint [0]),
    .D4(Sl_MRdErr_7_OBUF_589),
    .TCE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .T3(Sl_MRdErr_7_OBUF_589),
    .SHIFTOUT2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/clkout/cascade_ti ),
    .TRAIN(Sl_MRdErr_7_OBUF_589),
    .CLK1(Sl_MRdErr_7_OBUF_589),
    .RST(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/bufpll_lock_inv ),
    .SHIFTOUT4(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/clkout/oserdes_m_SHIFTOUT4_UNCONNECTED ),
    .T2(Sl_MRdErr_7_OBUF_589)
  );
  X_OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "DIFFERENTIAL" ),
    .SERDES_MODE ( "SLAVE" ),
    .DATA_WIDTH ( 5 ),
    .TRAIN_PATTERN ( 0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/clkout/oserdes_s  (
    .SHIFTOUT1(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/clkout/oserdes_s_SHIFTOUT1_UNCONNECTED ),
    .D2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmdsclkint [0]),
    .D3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmdsclkint [0]),
    .CLKDIV(PXLCLK_2X_I_IBUF_BUFG_472),
    .TQ(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/clkout/oserdes_s_TQ_UNCONNECTED ),
    .SHIFTIN1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/clkout/cascade_di ),
    .T4(Sl_MRdErr_7_OBUF_589),
    .OCE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SHIFTIN4
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SHIFTIN3
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SHIFTOUT3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/clkout/cascade_do ),
    .OQ(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/clkout/oserdes_s_OQ_UNCONNECTED ),
    .CLK0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/pclkx10 ),
    .T1(Sl_MRdErr_7_OBUF_589),
    .IOCE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/serdesstrobe ),
    .SHIFTIN2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/clkout/cascade_ti ),
    .D1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmdsclkint [0]),
    .D4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmdsclkint [0]),
    .TCE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .T3(Sl_MRdErr_7_OBUF_589),
    .SHIFTOUT2(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/clkout/oserdes_s_SHIFTOUT2_UNCONNECTED ),
    .TRAIN(Sl_MRdErr_7_OBUF_589),
    .CLK1(Sl_MRdErr_7_OBUF_589),
    .RST(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/bufpll_lock_inv ),
    .SHIFTOUT4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/clkout/cascade_to ),
    .T2(Sl_MRdErr_7_OBUF_589)
  );
  X_OBUFDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .SLEW ( "20" ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/TMDS3  (
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmdsclk ),
    .O(TMDS[3]),
    .OB(TMDSB[3])
  );
  X_OBUFDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .SLEW ( "20" ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/TMDS2  (
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmdsint [2]),
    .O(TMDS[2]),
    .OB(TMDSB[2])
  );
  X_OBUFDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .SLEW ( "20" ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/TMDS1  (
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmdsint [1]),
    .O(TMDS[1]),
    .OB(TMDSB[1])
  );
  X_OBUFDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .SLEW ( "20" ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/TMDS0  (
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmdsint [0]),
    .O(TMDS[0]),
    .OB(TMDSB[0])
  );
  X_BUFPLL #(
    .ENABLE_SYNC ( "TRUE" ),
    .DIVIDE ( 5 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/ioclk_buf  (
    .IOCLK(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/pclkx10 ),
    .LOCK(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/bufpll_lock ),
    .SERDESSTROBE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/serdesstrobe ),
    .PLLIN(PXLCLK_10X_I_IBUF_4433),
    .GCLK(PXLCLK_2X_I_IBUF_4435),
    .LOCKED(LOCKED_I_IBUF_474)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/toggle  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .RST(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/bufpll_lock_inv ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/toggle_inv ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/toggle_1559 ),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m_3  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/PWR_76_o_BUS_0017_sub_29_OUT [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m_2  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/PWR_76_o_BUS_0017_sub_29_OUT [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m_1  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/PWR_76_o_BUS_0017_sub_29_OUT [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m_3  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd9_cy<0>2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m_2  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd_29 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m_1  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd_19 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg_8  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [8]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg_7  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg_6  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [6]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg_5  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [5]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg_4  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg_3  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg_2  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg_1  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg_0  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d_3  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd4_cy<0>2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d_2  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd_24 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d_1  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd_14 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d_0  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd_04 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q_7  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [23]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q_6  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [22]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q_5  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [21]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q_4  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [20]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q_3  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [19]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q_2  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [18]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q_1  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [17]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q_0  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [16]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m_3  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/PWR_76_o_BUS_0017_sub_29_OUT [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m_2  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/PWR_76_o_BUS_0017_sub_29_OUT [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m_1  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/PWR_76_o_BUS_0017_sub_29_OUT [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m_3  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd9_cy<0>2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m_2  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd_29 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m_1  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd_19 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg_8  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [8]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg_7  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg_6  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [6]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg_5  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [5]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg_4  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg_3  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg_2  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg_1  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg_0  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d_3  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd4_cy<0>2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d_2  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd_24 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d_1  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd_14 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d_0  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd_04 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q_7  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [15]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q_6  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [14]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q_5  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [13]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q_4  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [12]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q_3  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [11]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q_2  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [10]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q_1  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [9]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q_0  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m_3  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/PWR_76_o_BUS_0017_sub_29_OUT [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m_2  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/PWR_76_o_BUS_0017_sub_29_OUT [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m_1  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/PWR_76_o_BUS_0017_sub_29_OUT [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m_3  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd9_cy<0>2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m_2  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd_29 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m_1  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd_19 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg_8  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [8]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg_7  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg_6  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [6]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg_5  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [5]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg_4  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg_3  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg_2  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg_1  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg_0  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d_3  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd4_cy<0>2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d_2  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd_24 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d_1  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd_14 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d_0  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd_04 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q_7  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q_6  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [6]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q_5  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [5]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q_4  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q_3  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q_2  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q_1  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q_0  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_out14  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux [14]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data2 [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_out13  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux [13]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data2 [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_out12  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux [12]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data2 [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_out11  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux [11]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data2 [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_out10  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux [10]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data2 [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_out9  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux [9]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data1 [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_out8  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data1 [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_out7  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data1 [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_out6  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux [6]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data1 [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_out5  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux [5]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data1 [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_out4  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data0 [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_out3  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data0 [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_out2  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data0 [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_out1  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data0 [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_out0  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmds_data0 [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_db29  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [29]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [29]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_db28  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [28]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [28]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_db27  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [27]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [27]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_db26  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [26]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [26]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_db25  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [25]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [25]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_db24  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [24]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [24]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_db23  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [23]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [23]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_db22  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [22]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [22]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_db21  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [21]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [21]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_db20  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [20]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [20]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_db19  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [19]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [19]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_db18  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [18]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [18]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_db17  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [17]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [17]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_db16  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [16]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [16]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_db15  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [15]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [15]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_db14  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [14]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [14]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_db13  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [13]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [13]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_db12  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [12]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [12]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_db11  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [11]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [11]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_db10  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [10]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [10]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_db9  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [9]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [9]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_db8  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [8]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_db7  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [7]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_db6  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [6]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [6]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_db5  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [5]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [5]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_db4  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [4]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_db3  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [3]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_db2  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_db1  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_db0  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [0]),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fdc_ra3  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_ra_d3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/rstp ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fdc_ra2  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_ra_d2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/rstp ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fdc_ra1  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_ra_d1 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/rstp ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fdc_ra0  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .CE(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_ra_d ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/rstp ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync_gen  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync_INV_191_o ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/rstp ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_rstp  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/rstsync_q ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/rstp ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fd_rstsync  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/rstsync ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/rstsync_q ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_111 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_0_2769 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_91 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_2_2768 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_81 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_3_2767 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_4  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_71 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_4_2766 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_5  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_61 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_5_2765 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_6  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_51 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_6_2764 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_7  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_41 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_7_2763 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_8  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_31 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_8_2762 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_9  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_21 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_9_2761 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_10  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_11 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_10_2760 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_11  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_01 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_11_2759 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_111 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_0_2780 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_91 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_2_2779 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_81 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_3_2778 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_4  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_71 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_4_2777 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_5  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_61 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_5_2776 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_6  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_51 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_6_2775 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_7  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_41 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_7_2774 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_8  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_31 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_8_2773 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_9  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_21 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_9_2772 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_10  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_11 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_10_2771 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_11  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_01 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_11_2770 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_111 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_0_2758 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_91 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_2_2757 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_81 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_3_2756 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_4  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_71 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_4_2755 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_5  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_61 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_5_2754 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_6  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_51 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_6_2753 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_7  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_41 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_7_2752 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_8  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_31 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_8_2751 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_9  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_21 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_9_2750 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_10  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_11 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_10_2749 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_11  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_01 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_11_2748 ),
    .SET(GND),
    .RST(GND)
  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<11>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<10>_1999 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_111 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<10>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<9>_2000 )
,
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<10>_1999 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<9>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<8>_2002 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<9>_2001 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_91 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<9>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<8>_2002 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<8>_2206 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<9>_2001 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<9>_2000 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<8>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<7>_2004 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<8>_2003 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_81 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<8>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<7>_2004 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_8 ),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<8>_2003 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<8>_2002 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<7>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<6>_2006 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<7>_2005 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_71 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<7>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<6>_2006 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_7 ),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<7>_2005 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<7>_2004 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<6>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<5>_2008 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<6>_2007 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_61 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<6>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<5>_2008 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_6 ),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<6>_2007 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<6>_2006 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<5>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<4>_2010 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<5>_2009 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_51 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<5>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<4>_2010 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_5 ),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<5>_2009 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<5>_2008 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<4>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<3>_2012 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<4>_2011 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_41 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<4>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<3>_2012 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_4 ),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<4>_2011 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<4>_2010 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<3>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<2>_2014 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<3>_2013 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_31 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<3>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<2>_2014 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_3 ),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<3>_2013 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<3>_2012 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<2>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<1>_2016 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<2>_2015 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_21 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<2>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<1>_2016 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_2 ),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<2>_2015 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<2>_2014 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<1>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<0>_2018 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<1> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_11 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<1>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<0>_2018 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<1> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<1>_2016 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<0>  (
    .I0(Sl_MRdErr_7_OBUF_589),
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<0> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_01 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<0>  (
    .IB(Sl_MRdErr_7_OBUF_589),
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<0> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<0>_2018 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<11>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<10>_2020 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_111 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<10>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<9>_2021 )
,
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<10>_2020 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<9>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<8>_2023 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<9>_2022 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_91 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<9>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<8>_2023 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<8>_2230 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<9>_2022 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<9>_2021 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<8>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<7>_2025 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<8>_2024 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_81 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<8>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<7>_2025 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_8 ),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<8>_2024 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<8>_2023 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<7>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<6>_2027 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<7>_2026 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_71 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<7>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<6>_2027 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_7 ),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<7>_2026 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<7>_2025 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<6>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<5>_2029 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<6>_2028 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_61 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<6>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<5>_2029 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_6 ),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<6>_2028 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<6>_2027 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<5>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<4>_2031 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<5>_2030 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_51 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<5>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<4>_2031 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_5 ),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<5>_2030 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<5>_2029 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<4>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<3>_2033 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<4>_2032 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_41 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<4>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<3>_2033 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_4 ),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<4>_2032 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<4>_2031 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<3>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<2>_2035 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<3>_2034 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_31 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<3>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<2>_2035 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_3 ),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<3>_2034 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<3>_2033 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<2>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<1>_2037 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<2>_2036 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_21 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<2>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<1>_2037 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_2 ),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<2>_2036 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<2>_2035 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<1>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<0>_2039 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<1> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_11 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<1>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<0>_2039 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<1> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<1>_2037 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<0>  (
    .I0(Sl_MRdErr_7_OBUF_589),
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<0> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_01 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<0>  (
    .IB(Sl_MRdErr_7_OBUF_589),
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<0> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<0>_2039 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<11>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<10>_2041 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_111 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<10>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<9>_2042 )
,
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<10>_2041 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<9>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<8>_2044 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<9>_2043 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_91 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<9>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<8>_2044 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<8>_2254 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<9>_2043 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<9>_2042 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<8>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<7>_2046 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<8>_2045 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_81 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<8>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<7>_2046 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_8 ),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<8>_2045 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<8>_2044 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<7>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<6>_2048 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<7>_2047 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_71 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<7>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<6>_2048 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_7 ),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<7>_2047 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<7>_2046 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<6>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<5>_2050 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<6>_2049 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_61 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<6>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<5>_2050 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_6 ),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<6>_2049 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<6>_2048 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<5>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<4>_2052 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<5>_2051 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_51 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<5>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<4>_2052 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_5 ),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<5>_2051 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<5>_2050 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<4>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<3>_2054 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<4>_2053 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_41 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<4>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<3>_2054 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_4 ),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<4>_2053 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<4>_2052 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<3>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<2>_2056 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<3>_2055 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_31 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<3>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<2>_2056 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_3 ),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<3>_2055 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<3>_2054 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<2>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<1>_2058 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<2>_2057 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_21 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<2>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<1>_2058 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_2 ),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<2>_2057 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<2>_2056 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<1>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<0>_2060 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<1> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_11 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<1>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<0>_2060 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<1> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<1>_2058 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_xor<0>  (
    .I0(Sl_MRdErr_7_OBUF_589),
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<0> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_01 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<0>  (
    .IB(Sl_MRdErr_7_OBUF_589),
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<0> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_cy<0>_2060 )

  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_xor<23>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [22]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [23]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<23>3 )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut<23>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [23]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [23])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_xor<22>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [21]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [22]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<22>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy<22>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [21]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [22]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [22]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [22])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut<22>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [22]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [22])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_xor<21>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [20]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [21]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<21>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy<21>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [20]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [21]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [21]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [21])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut<21>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [21]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [21])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_xor<20>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [19]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [20]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<20>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy<20>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [19]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [20]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [20]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [20])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut<20>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [20]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [20])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_xor<19>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [18]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [19]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<19>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy<19>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [18]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [19]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [19]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [19])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut<19>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [19]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [19])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_xor<18>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [17]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [18]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<18>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy<18>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [17]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [18]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [18]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [18])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut<18>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [18]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [18])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_xor<17>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [16]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [17]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<17>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy<17>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [16]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [17]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [17]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [17])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut<17>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [17]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [17])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_xor<16>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [15]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [16]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<16>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy<16>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [15]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [16]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [16]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [16])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut<16>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [16]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [16])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_xor<15>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [14]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [15]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<15>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy<15>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [14]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [15]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [15]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [15])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut<15>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [15]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [15])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_xor<14>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [13]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [14]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<14>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy<14>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [13]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [14]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [14]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [14])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut<14>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [14]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [14])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_xor<13>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [12]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [13]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<13>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy<13>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [12]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [13]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [13]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [13])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut<13>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [13]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [13])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_xor<12>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [11]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [12]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<12>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy<12>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [11]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [12]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [12]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [12])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut<12>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [12]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [12])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_xor<11>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [10]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [11]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<11>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy<11>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [10]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [11]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [11]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [11])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut<11>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [11]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [11])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_xor<10>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [9]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [10]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<10>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy<10>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [9]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [10]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [10]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [10])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut<10>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [10]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [10])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_xor<9>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [8]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [9]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<9>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy<9>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [8]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [9]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [9]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [9])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut<9>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [9]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[9] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [9])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_xor<8>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [7]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<8>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy<8>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [7]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [8]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [8])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut<8>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [8]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[8] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [8])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_xor<7>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [6]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<7>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy<7>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [6]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [7]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [7])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut<7>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [7]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[7] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [7])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_xor<6>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [5]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [6]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<6>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy<6>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [5]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [6]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [6]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [6])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut<6>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [6]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[6] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [6])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_xor<5>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [4]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [5]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<5>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy<5>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [4]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [5]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [5]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [5])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut<5>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [5]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[5] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [5])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_xor<4>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [3]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<4>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy<4>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [3]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [4]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [4])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut<4>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[4] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [4])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_xor<3>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [2]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<3>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy<3>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [2]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [3]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [3])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut<3>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[3] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [3])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_xor<2>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [1]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<2>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy<2>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [1]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [2]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [2])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut<2>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[2] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [2])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_xor<1>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [0]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<1>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy<1>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [0]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [1]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [1])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut<1>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[1] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [1])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_xor<0>  (
    .I0(Sl_MRdErr_7_OBUF_589),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<0>3 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy<0>  (
    .IB(Sl_MRdErr_7_OBUF_589),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [0]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_cy [0])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut<0>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[0] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXR_fu_110_lut [0])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_xor<23>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [22]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [23]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [23])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut<23>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [23]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [23])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_xor<22>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [21]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [22]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [22])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy<22>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [21]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [22]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [22]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [22])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut<22>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [22]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [22])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_xor<21>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [20]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [21]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [21])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy<21>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [20]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [21]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [21]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [21])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut<21>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [21]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [21])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_xor<20>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [19]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [20]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [20])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy<20>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [19]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [20]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [20]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [20])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut<20>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [20]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [20])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_xor<19>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [18]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [19]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [19])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy<19>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [18]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [19]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [19]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [19])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut<19>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [19]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [19])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_xor<18>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [17]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [18]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [18])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy<18>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [17]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [18]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [18]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [18])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut<18>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [18]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [18])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_xor<17>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [16]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [17]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [17])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy<17>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [16]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [17]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [17]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [17])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut<17>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [17]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [17])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_xor<16>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [15]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [16]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [16])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy<16>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [15]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [16]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [16]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [16])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut<16>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [16]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [16])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_xor<15>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [14]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [15]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [15])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy<15>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [14]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [15]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [15]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [15])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut<15>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [15]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [15])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_xor<14>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [13]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [14]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [14])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy<14>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [13]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [14]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [14]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [14])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut<14>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [14]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [14])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_xor<13>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [12]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [13]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [13])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy<13>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [12]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [13]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [13]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [13])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut<13>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [13]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [13])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_xor<12>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [11]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [12]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [12])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy<12>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [11]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [12]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [12]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [12])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut<12>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [12]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [12])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_xor<11>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [10]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [11]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [11])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy<11>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [10]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [11]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [11]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [11])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut<11>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [11]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [11])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_xor<10>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [9]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [10]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [10])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy<10>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [9]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [10]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [10]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [10])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut<10>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [10]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [10])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_xor<9>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [8]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [9]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [9])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy<9>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [8]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [9]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [9]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [9])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut<9>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [9]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[9] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [9])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_xor<8>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [7]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [8])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy<8>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [7]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [8]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [8])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut<8>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [8]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[8] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [8])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_xor<7>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [6]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [7])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy<7>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [6]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [7]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [7])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut<7>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [7]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[7] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [7])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_xor<6>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [5]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [6]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [6])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy<6>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [5]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [6]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [6]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [6])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut<6>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [6]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[6] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [6])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_xor<5>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [4]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [5]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [5])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy<5>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [4]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [5]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [5]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [5])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut<5>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [5]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[5] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [5])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_xor<4>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [3]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [4])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy<4>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [3]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [4]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [4])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut<4>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[4] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [4])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_xor<3>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [2]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [3])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy<3>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [2]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [3]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [3])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut<3>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[3] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [3])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_xor<2>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [1]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [2])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy<2>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [1]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [2]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [2])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut<2>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[2] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [2])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_xor<1>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [0]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [1])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy<1>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [0]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [1]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [1])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut<1>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[1] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [1])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_xor<0>  (
    .I0(Sl_MRdErr_7_OBUF_589),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [0])
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy<0>  (
    .IB(Sl_MRdErr_7_OBUF_589),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [0]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_cy [0])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut<0>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[0] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXB_fu_94_lut [0])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_xor<23>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [22]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [23]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<23>2 )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut<23>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [23]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [23])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_xor<22>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [21]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [22]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<22>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy<22>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [21]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [22]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [22]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [22])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut<22>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [22]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [22])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_xor<21>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [20]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [21]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<21>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy<21>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [20]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [21]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [21]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [21])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut<21>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [21]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [21])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_xor<20>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [19]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [20]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<20>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy<20>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [19]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [20]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [20]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [20])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut<20>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [20]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [20])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_xor<19>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [18]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [19]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<19>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy<19>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [18]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [19]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [19]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [19])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut<19>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [19]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [19])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_xor<18>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [17]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [18]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<18>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy<18>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [17]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [18]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [18]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [18])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut<18>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [18]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [18])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_xor<17>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [16]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [17]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<17>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy<17>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [16]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [17]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [17]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [17])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut<17>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [17]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [17])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_xor<16>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [15]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [16]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<16>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy<16>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [15]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [16]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [16]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [16])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut<16>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [16]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [16])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_xor<15>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [14]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [15]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<15>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy<15>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [14]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [15]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [15]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [15])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut<15>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [15]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [15])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_xor<14>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [13]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [14]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<14>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy<14>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [13]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [14]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [14]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [14])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut<14>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [14]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [14])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_xor<13>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [12]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [13]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<13>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy<13>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [12]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [13]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [13]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [13])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut<13>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [13]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [13])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_xor<12>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [11]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [12]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<12>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy<12>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [11]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [12]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [12]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [12])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut<12>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [12]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [12])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_xor<11>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [10]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [11]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<11>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy<11>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [10]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [11]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [11]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [11])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut<11>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [11]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [11])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_xor<10>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [9]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [10]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<10>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy<10>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [9]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [10]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [10]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [10])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut<10>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [10]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[11] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [10])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_xor<9>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [8]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [9]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<9>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy<9>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [8]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [9]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [9]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [9])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut<9>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [9]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[9] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [9])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_xor<8>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [7]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<8>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy<8>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [7]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [8]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [8])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut<8>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [8]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[8] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [8])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_xor<7>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [6]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<7>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy<7>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [6]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [7]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [7])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut<7>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [7]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[7] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [7])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_xor<6>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [5]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [6]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<6>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy<6>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [5]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [6]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [6]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [6])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut<6>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [6]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[6] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [6])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_xor<5>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [4]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [5]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<5>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy<5>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [4]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [5]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [5]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [5])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut<5>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [5]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[5] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [5])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_xor<4>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [3]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<4>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy<4>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [3]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [4]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [4])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut<4>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[4] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [4])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_xor<3>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [2]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<3>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy<3>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [2]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [3]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [3])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut<3>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[3] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [3])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_xor<2>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [1]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<2>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy<2>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [1]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [2]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [2])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut<2>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[2] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [2])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_xor<1>  (
    .I0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [0]),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<1>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy<1>  (
    .IB(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [0]),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [1]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [1])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut<1>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[1] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [1])
  );
  X_XOR2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_xor<0>  (
    .I0(Sl_MRdErr_7_OBUF_589),
    .I1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<0>2 )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy<0>  (
    .IB(Sl_MRdErr_7_OBUF_589),
    .IA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [0]),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_cy [0])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut<0>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[0] ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Maccum_pixelOutXG_fu_102_lut [0])
  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_xor<8>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<7>_2207 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<7>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<1> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_8 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<8>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<7>_2207 )
,
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<7>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<1> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<8>_2206 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_xor<7>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<6>_2210 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<7>_2208 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_7 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<7>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<6>_2210 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<7>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2209 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<7>_2208 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<7>_2207 )

  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<7>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [7]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [6]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [1]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<7>_2208 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_xor<6>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<5>_2213 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<6>_2211 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_6 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<6>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<5>_2213 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<6>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2212 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<6>_2211 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<6>_2210 )

  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<6>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [6]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [5]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [1]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<6>_2211 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_xor<5>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<4>_2216 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<5>_2214 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_5 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<5>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<4>_2216 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<5>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2215 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<5>_2214 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<5>_2213 )

  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<5>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [5]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [4]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [1]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<5>_2214 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_xor<4>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<3>_2219 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<4>_2217 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_4 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<4>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<3>_2219 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<4>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2218 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<4>_2217 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<4>_2216 )

  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<4>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [3]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [1]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<4>_2217 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_xor<3>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<2>_2222 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<3>_2220 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_3 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<3>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<2>_2222 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<3>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2221 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<3>_2220 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<3>_2219 )

  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<3>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [1]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<3>_2220 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_xor<2>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<1>_2225 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<2>_2223 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_2 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<2>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<1>_2225 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<2>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2224 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<2>_2223 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<2>_2222 )

  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<2>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [1]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<2>_2223 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_xor<1>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<0>_2228 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<1>_2226 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_1 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<1>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<0>_2228 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<1>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2227 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<1>_2226 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<1>_2225 )

  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<1>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [1]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<1>_2226 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_xor<0>  (
    .I0(Sl_MRdErr_7_OBUF_589),
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<0>_2229 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_0 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<0>  (
    .IB(Sl_MRdErr_7_OBUF_589),
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<0>_2229 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<0>_2228 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_xor<8>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<7>_2231 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<7>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<1> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_8 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<8>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<7>_2231 )
,
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<7>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<1> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<8>_2230 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_xor<7>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<6>_2234 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<7>_2232 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_7 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<7>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<6>_2234 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<7>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2233 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<7>_2232 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<7>_2231 )

  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<7>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [7]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [6]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [1]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<7>_2232 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_xor<6>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<5>_2237 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<6>_2235 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_6 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<6>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<5>_2237 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<6>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2236 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<6>_2235 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<6>_2234 )

  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<6>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [6]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [5]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [1]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<6>_2235 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_xor<5>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<4>_2240 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<5>_2238 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_5 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<5>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<4>_2240 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<5>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2239 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<5>_2238 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<5>_2237 )

  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<5>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [5]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [4]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [1]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<5>_2238 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_xor<4>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<3>_2243 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<4>_2241 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_4 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<4>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<3>_2243 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<4>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2242 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<4>_2241 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<4>_2240 )

  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<4>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [3]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [1]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<4>_2241 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_xor<3>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<2>_2246 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<3>_2244 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_3 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<3>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<2>_2246 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<3>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2245 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<3>_2244 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<3>_2243 )

  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<3>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [1]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<3>_2244 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_xor<2>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<1>_2249 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<2>_2247 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_2 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<2>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<1>_2249 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<2>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2248 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<2>_2247 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<2>_2246 )

  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<2>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [1]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<2>_2247 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_xor<1>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<0>_2252 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<1>_2250 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_1 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<1>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<0>_2252 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<1>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2251 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<1>_2250 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<1>_2249 )

  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<1>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [1]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<1>_2250 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_xor<0>  (
    .I0(Sl_MRdErr_7_OBUF_589),
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<0>_2253 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_0 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<0>  (
    .IB(Sl_MRdErr_7_OBUF_589),
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<0>_2253 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<0>_2252 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_xor<8>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<7>_2255 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<7>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<1> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_8 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<8>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<7>_2255 )
,
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<7>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<1> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<8>_2254 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_xor<7>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<6>_2258 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<7>_2256 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_7 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<7>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<6>_2258 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<7>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2257 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<7>_2256 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<7>_2255 )

  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<7>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [7]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [6]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [1]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<7>_2256 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_xor<6>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<5>_2261 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<6>_2259 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_6 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<6>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<5>_2261 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<6>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2260 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<6>_2259 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<6>_2258 )

  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<6>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [6]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [5]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [1]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<6>_2259 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_xor<5>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<4>_2264 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<5>_2262 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_5 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<5>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<4>_2264 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<5>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2263 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<5>_2262 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<5>_2261 )

  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<5>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [5]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [4]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [1]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<5>_2262 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_xor<4>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<3>_2267 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<4>_2265 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_4 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<4>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<3>_2267 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<4>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2266 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<4>_2265 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<4>_2264 )

  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<4>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [3]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [1]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<4>_2265 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_xor<3>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<2>_2270 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<3>_2268 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_3 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<3>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<2>_2270 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<3>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2269 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<3>_2268 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<3>_2267 )

  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<3>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [1]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<3>_2268 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_xor<2>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<1>_2273 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<2>_2271 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_2 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<2>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<1>_2273 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<2>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2272 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<2>_2271 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<2>_2270 )

  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<2>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [1]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<2>_2271 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_xor<1>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<0>_2276 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<1>_2274 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_1 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<1>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<0>_2276 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<1>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2275 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<1>_2274 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<1>_2273 )

  );
  X_LUT4 #(
    .INIT ( 16'h7888 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<1>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [1]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<1>_2274 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_xor<0>  (
    .I0(Sl_MRdErr_7_OBUF_589),
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<0>_2277 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_0 )
  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<0>  (
    .IB(Sl_MRdErr_7_OBUF_589),
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<0>_2277 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<0>_2276 )

  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110_23  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<23>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [23]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110_22  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<22>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [22]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110_21  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<21>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [21]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110_20  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<20>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [20]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110_19  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<19>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [19]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110_18  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<18>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [18]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110_17  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<17>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110_16  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<16>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110_15  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<15>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110_14  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<14>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110_13  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<13>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110_12  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<12>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110_11  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<11>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110_10  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<10>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110_9  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<9>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110_8  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<8>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110_7  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<7>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110_6  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<6>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110_5  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<5>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110_4  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<4>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110_3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<3>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<2>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<1>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<0>3 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102_23  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<23>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [23]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102_22  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<22>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [22]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102_21  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<21>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [21]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102_20  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<20>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [20]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102_19  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<19>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [19]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102_18  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<18>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [18]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102_17  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<17>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102_16  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<16>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102_15  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<15>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102_14  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<14>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102_13  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<13>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102_12  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<12>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102_11  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<11>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102_10  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<10>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102_9  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<9>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102_8  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<8>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102_7  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<7>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102_6  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<6>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102_5  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<5>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102_4  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<4>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102_3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<3>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<2>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<1>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result<0>2 ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94_23  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [23]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [23]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94_22  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [22]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [22]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94_21  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [21]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [21]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94_20  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [20]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [20]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94_19  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [19]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [19]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94_18  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [18]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [18]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94_17  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [17]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94_16  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [16]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94_15  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [15]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94_14  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [14]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94_13  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [13]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94_12  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [12]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94_11  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [11]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94_10  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [10]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94_9  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [9]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94_8  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [8]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94_7  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [7]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94_6  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [6]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94_5  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [5]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94_4  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [4]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94_3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [3]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [2]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [1]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Result [0]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd33  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1-In ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b1 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd35  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3_1382 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd35_2742 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2_2746 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd4  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd4-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd4_2741 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd5  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd5-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd5_2744 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3_1382 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd7  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd7-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd7_2434 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd8  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd8-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd8_2435 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd6  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd6-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd6_2433 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10_2437 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd11  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd11-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd11_2438 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd9  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd9-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd9_2436 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd13  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd13-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd13_2440 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd14  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd14-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd14_2441 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd12  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd12-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd12_2439 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd16  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd16-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd16_2443 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd17  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd17-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd17_2444 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd15  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd15-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd15_2442 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd19  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd19-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd19_2446 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd20  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd20-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd20_2447 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd18  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd18-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd18_2445 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd22  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd22-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd22_2449 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd23  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd23-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd23_2450 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd21  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd21-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd21_2448 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd25  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd25-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd25_2452 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd26  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd26-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd26_2453 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd24  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd24-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd24_2451 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd28  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd28-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd28_2455 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd29  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd29-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd29_2456 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd27  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd27-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd27_2454 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd31  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd31-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd31_2740 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd30  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd30-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd30_2457 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterXConstants_U/sobel_filterXConstants_rom_U/q0_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32-In ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterXConstants_U/sobel_filterXConstants_rom_U/Mram_ram1_2431 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterXConstants_U/sobel_filterXConstants_rom_U/q0 [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterXConstants_U/sobel_filterXConstants_rom_U/q0_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32-In ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterXConstants_U/sobel_filterXConstants_rom_U/Mram_ram2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterXConstants_U/sobel_filterXConstants_rom_U/q0 [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterYConstants_U/sobel_filterYConstants_rom_U/q0_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32-In ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterXConstants_U/sobel_filterXConstants_rom_U/Mram_ram ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterYConstants_U/sobel_filterYConstants_rom_U/q0 [0]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterYConstants_U/sobel_filterYConstants_rom_U/q0_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32-In ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterYConstants_U/sobel_filterYConstants_rom_U/Mram_ram1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterYConstants_U/sobel_filterYConstants_rom_U/q0 [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterYConstants_U/sobel_filterYConstants_rom_U/q0_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32-In ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterYConstants_U/sobel_filterYConstants_rom_U/Mram_ram2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterYConstants_U/sobel_filterYConstants_rom_U/q0 [2]),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229_23  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [23]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [23]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229_22  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [22]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [22]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229_21  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [21]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [21]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229_20  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [20]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [20]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229_19  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [19]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [19]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229_18  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [18]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [18]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229_17  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [17]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229_16  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [16]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229_15  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [15]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229_14  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [14]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229_13  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [13]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229_12  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [12]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229_11  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [11]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229_10  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [10]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229_9  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [9]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229_8  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [8]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229_7  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [7]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229_6  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [6]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229_5  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [5]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229_4  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [4]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229_3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [3]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [2]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [1]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_fu_110 [0]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273_23  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [23]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [23]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273_22  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [22]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [22]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273_21  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [21]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [21]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273_20  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [20]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [20]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273_19  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [19]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [19]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273_18  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [18]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [18]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273_17  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [17]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273_16  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [16]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273_15  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [15]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273_14  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [14]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273_13  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [13]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273_12  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [12]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273_11  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [11]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273_10  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [10]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273_9  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [9]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273_8  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [8]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273_7  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [7]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273_6  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [6]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273_5  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [5]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273_4  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [4]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273_3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [3]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [2]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [1]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_fu_94 [0]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251_23  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [23]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [23]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251_22  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [22]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [22]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251_21  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [21]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [21]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251_20  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [20]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [20]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251_19  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [19]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [19]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251_18  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [18]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [18]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251_17  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [17]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [17]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251_16  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [16]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [16]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251_15  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [15]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251_14  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [14]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251_13  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [13]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251_12  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [12]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251_11  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [11]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251_10  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [10]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251_9  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [9]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251_8  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [8]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251_7  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [7]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251_6  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [6]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251_5  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [5]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251_4  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [4]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251_3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [3]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [2]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [1]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_fu_102 [0]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257_11  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_0_2758 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[11] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257_9  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_2_2757 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[9] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257_8  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_3_2756 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[8] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257_7  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_4_2755 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[7] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257_6  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_5_2754 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[6] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257_5  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_6_2753 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[5] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257_4  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_7_2752 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[4] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257_3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_8_2751 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[3] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_9_2750 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[2] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_10_2749 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[1] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_11_2748 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_20_reg_1257[0] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252_11  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_0_2769 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[11] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252_9  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_2_2768 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[9] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252_8  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_3_2767 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[8] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252_7  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_4_2766 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[7] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252_6  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_5_2765 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[6] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252_5  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_6_2764 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[5] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252_4  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_7_2763 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[4] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252_3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_8_2762 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[3] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_9_2761 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[2] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_10_2760 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[1] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_11_2759 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_19_reg_1252[0] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247_11  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_0_2780 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[11] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247_9  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_2_2779 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[9] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247_8  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_3_2778 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[8] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247_7  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_4_2777 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[7] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247_6  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_5_2776 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[6] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247_5  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_6_2775 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[5] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247_4  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_7_2774 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[4] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247_3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_8_2773 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[3] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_9_2772 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[2] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_10_2771 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[1] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_11_2770 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_18_reg_1247[0] ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_31_reg_1185_7  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [23]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [7]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_31_reg_1185_6  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [22]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [6]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_31_reg_1185_5  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [21]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [5]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_31_reg_1185_4  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [20]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [4]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_31_reg_1185_3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [19]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [3]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_31_reg_1185_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [18]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_31_reg_1185_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [17]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_31_reg_1185_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [16]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [0]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_33_reg_1190_7  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [15]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [7]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_33_reg_1190_6  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [14]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [6]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_33_reg_1190_5  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [13]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [5]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_33_reg_1190_4  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [12]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [4]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_33_reg_1190_3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [11]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [3]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_33_reg_1190_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [10]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_33_reg_1190_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [9]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_33_reg_1190_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [0]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/aux_cast_reg_1175_7  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [7]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/aux_cast_reg_1175_6  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [6]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [6]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/aux_cast_reg_1175_5  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [5]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [5]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/aux_cast_reg_1175_4  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [4]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/aux_cast_reg_1175_3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [3]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/aux_cast_reg_1175_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/aux_cast_reg_1175_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/aux_cast_reg_1175_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [0]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterYConstants_load_reg_1180_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterYConstants_U/sobel_filterYConstants_rom_U/q0 [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterYConstants_load_reg_1180_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterYConstants_U/sobel_filterYConstants_rom_U/q0 [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterYConstants_load_reg_1180_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterYConstants_U/sobel_filterYConstants_rom_U/q0 [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterXConstants_load_reg_1195_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterXConstants_U/sobel_filterXConstants_rom_U/q0 [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterXConstants_load_reg_1195_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterXConstants_U/sobel_filterXConstants_rom_U/q0 [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterXConstants_load_reg_1195_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterYConstants_U/sobel_filterYConstants_rom_U/q0 [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_9_cast1_reg_1147_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/GND_42_o_GND_42_o_AND_123_o ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_9_cast1_reg_1147_0_2490 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_9_cast_reg_1142_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/GND_42_o_GND_42_o_AND_123_o ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_9_cast_reg_1142_1_2664 ),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/GND_42_o_GND_42_o_AND_125_o ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_1_reg_1137 [1]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/GND_42_o_GND_42_o_AND_125_o ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_1_reg_1137 [0]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_1_reg_1155 [1]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/GND_42_o_GND_42_o_AND_123_o ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_1_reg_1155 [0]),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/GND_42_o_GND_42_o_AND_123_o ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_addr8_cast_reg_1049_7  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd5_2744 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp_0_2787 )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_addr8_cast_reg_1049_7_2717 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_addr8_cast_reg_1049_8  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd5_2744 ),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp_1_2788 )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_addr8_cast_reg_1049_8_2718 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_addr8_cast_reg_1049_10  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd5_2744 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_addr8_cast_fu_355_p2 [10]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_addr8_cast_reg_1049_10_2720 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_addr8_cast_reg_1049_9  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd5_2744 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_pixelLine_addr8_cast_fu_355_p2_lut [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_addr8_cast_reg_1049_9_2719 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099_8  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_fu_417_p2 [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [8]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099_7  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_fu_417_p2 [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [7]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099_6  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_fu_417_p2 [6]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [6]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099_5  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_fu_417_p2 [5]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [5]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099_4  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_fu_417_p2 [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [4]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099_3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_fu_417_p2 [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [3]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_fu_417_p2 [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/columnCounter [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/columnCounter [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [0]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_6_reg_1044_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd35_2742 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_6_fu_325_p2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_6_reg_1044_0_2667 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/icmp1_reg_1039_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd35_2742 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/icmp1_fu_319_p2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/icmp1_reg_1039_0_2721 ),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_1_reg_1155_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd31_2740 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_1_fu_479_p2 [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_1_reg_1155 [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_1_reg_1155_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd31_2740 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_1_fu_479_p2 [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_1_reg_1155 [0]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_1_reg_1137_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2_2746 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_1_fu_459_p2 [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_1_reg_1137 [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_1_reg_1137_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2_2746 ),
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_1_fu_459_p2 [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_1_reg_1137 [0]),
    .SET(GND),
    .RST(GND)
  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_xor<23>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<22>_2813 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<22>[23] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<22>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<21>_2814 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<22>_2813 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<21>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<20>_2815 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<21>_2814 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<20>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<19>_2816 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<20>_2815 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<19>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<18>_2817 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<19>_2816 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<18>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<17>_2818 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<18>_2817 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<17>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<16>_2819 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<17>_2818 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<16>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<15>_2820 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<16>_2819 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<15>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<14>_2821 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<15>_2820 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<14>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<13>_2822 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<14>_2821 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<13>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<12>_2824 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<13> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<13>_2822 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<12>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<11>_2826 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<12> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<12>_2824 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<11>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<10>_2828 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<11> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<11>_2826 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<10>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<9>_2830 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<10>_2828 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<9>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<8>_2832 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<9> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<9>_2830 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<8>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<7>_2834 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<8> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<8>_2832 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<7>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<6>_2836 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<7> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<7>_2834 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<6>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<5>_2838 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<6> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<6>_2836 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<5>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<4>_2840 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<5> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<5>_2838 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<4>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<3>_2842 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<4> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<4>_2840 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<3>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<2>_2844 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<3>_2842 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_xor<2>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<1>_2846 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<22>[2] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<2>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<1>_2846 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<2>_2844 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_xor<1>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<0>_2848 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<1>_2847 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<22>[1] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<1>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<0>_2848 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_0_3444 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<1>_2847 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<1>_2846 )

  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<1>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_0_3444 )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<22>_1_3457 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<1>_2847 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_xor<0>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<0>_2849 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<22>[0] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<0>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_22_3458 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<0>_2849 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_cy<0>_2848 )

  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<0>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_22_3458 )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<22>_1_3457 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<0>_2849 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_xor<23>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<22>_2850 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[23] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<22>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<21>_2851 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<22>_2850 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<21>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<20>_2852 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<21>_2851 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<20>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<19>_2853 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<20>_2852 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<19>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<18>_2854 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<19>_2853 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<18>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<17>_2855 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<18>_2854 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<17>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<16>_2856 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<17>_2855 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<16>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<15>_2857 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<16>_2856 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<15>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<14>_2858 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<15>_2857 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<14>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<13>_2859 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<14>_2858 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<13>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<12>_2860 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<13>_2859 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_xor<12>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<11>_2862 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<12> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[12] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<12>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<11>_2862 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<12> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<12>_2860 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_xor<11>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<10>_2864 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<11> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[11] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<11>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<10>_2864 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<11> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<11>_2862 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_xor<10>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<9>_2866 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[10] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<10>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<9>_2866 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<10>_2864 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_xor<9>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<8>_2868 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<9> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[9] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<9>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<8>_2868 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<9> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<9>_2866 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_xor<8>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<7>_2870 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<8> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[8] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<8>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<7>_2870 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<8> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<8>_2868 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_xor<7>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<6>_2872 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<7> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[7] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<7>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<6>_2872 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<7> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<7>_2870 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_xor<6>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<5>_2874 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<6> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[6] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<6>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<5>_2874 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<6> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<6>_2872 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_xor<5>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<4>_2876 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<5> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[5] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<5>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<4>_2876 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<5> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<5>_2874 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_xor<4>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<3>_2878 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<4> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[4] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<4>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<3>_2878 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<4> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<4>_2876 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_xor<3>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<2>_2880 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[3] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<3>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<2>_2880 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<3>_2878 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_xor<2>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<1>_2882 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[2] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<2>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<1>_2882 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<2>_2880 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_xor<1>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<0>_2884 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<1>_2883 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[1] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<1>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<0>_2884 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_0_3459 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<1>_2883 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<1>_2882 )

  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<1>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_0_3459 )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<21>_1_3471 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<1>_2883 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_xor<0>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<0>_2885 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[0] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<0>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_21_3472 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<0>_2885 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_cy<0>_2884 )

  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<0>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_21_3472 )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<21>_1_3471 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<0>_2885 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_xor<23>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<22>_2886 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[23] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<22>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<21>_2887 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<22>_2886 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<21>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<20>_2888 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<21>_2887 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<20>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<19>_2889 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<20>_2888 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<19>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<18>_2890 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<19>_2889 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<18>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<17>_2891 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<18>_2890 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<17>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<16>_2892 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<17>_2891 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<16>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<15>_2893 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<16>_2892 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<15>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<14>_2894 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<15>_2893 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<14>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<13>_2895 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<14>_2894 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<13>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<12>_2896 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<13>_2895 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<12>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<11>_2897 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<12>_2896 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_xor<11>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<10>_2899 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<11> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[11] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<11>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<10>_2899 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<11> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<11>_2897 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_xor<10>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<9>_2901 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[10] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<10>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<9>_2901 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<10>_2899 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_xor<9>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<8>_2903 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<9> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[9] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<9>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<8>_2903 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<9> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<9>_2901 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_xor<8>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<7>_2905 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<8> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[8] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<8>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<7>_2905 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<8> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<8>_2903 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_xor<7>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<6>_2907 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<7> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[7] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<7>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<6>_2907 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<7> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<7>_2905 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_xor<6>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<5>_2909 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<6> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[6] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<6>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<5>_2909 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<6> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<6>_2907 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_xor<5>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<4>_2911 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<5> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[5] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<5>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<4>_2911 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<5> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<5>_2909 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_xor<4>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<3>_2913 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<4> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[4] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<4>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<3>_2913 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<4> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<4>_2911 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_xor<3>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<2>_2915 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[3] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<3>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<2>_2915 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<3>_2913 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_xor<2>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<1>_2917 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[2] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<2>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<1>_2917 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<2>_2915 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_xor<1>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<0>_2919 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<1>_2918 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[1] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<1>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<0>_2919 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_0_3473 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<1>_2918 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<1>_2917 )

  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<1>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_0_3473 )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<20>_0_3484 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<1>_2918 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_xor<0>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<0>_2920 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[0] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<0>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_20_3485 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<0>_2920 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_cy<0>_2919 )

  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<0>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_20_3485 )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<20>_0_3484 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<0>_2920 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_xor<23>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<22>_2921 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[23] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<22>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<21>_2922 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<22>_2921 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<21>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<20>_2923 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<21>_2922 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<20>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<19>_2924 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<20>_2923 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<19>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<18>_2925 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<19>_2924 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<18>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<17>_2926 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<18>_2925 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<17>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<16>_2927 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<17>_2926 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<16>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<15>_2928 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<16>_2927 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<15>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<14>_2929 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<15>_2928 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<14>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<13>_2930 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<14>_2929 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<13>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<12>_2931 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<13>_2930 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<12>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<11>_2932 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<12>_2931 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<11>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<10>_2933 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<11>_2932 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_xor<10>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<9>_2935 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[10] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<10>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<9>_2935 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<10>_2933 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_xor<9>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<8>_2937 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<9> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[9] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<9>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<8>_2937 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<9> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<9>_2935 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_xor<8>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<7>_2939 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<8> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[8] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<8>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<7>_2939 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<8> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<8>_2937 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_xor<7>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<6>_2941 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<7> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[7] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<7>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<6>_2941 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<7> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<7>_2939 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_xor<6>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<5>_2943 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<6> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[6] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<6>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<5>_2943 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<6> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<6>_2941 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_xor<5>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<4>_2945 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<5> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[5] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<5>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<4>_2945 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<5> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<5>_2943 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_xor<4>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<3>_2947 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<4> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[4] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<4>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<3>_2947 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<4> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<4>_2945 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_xor<3>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<2>_2949 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[3] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<3>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<2>_2949 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<3>_2947 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_xor<2>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<1>_2951 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[2] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<2>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<1>_2951 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<2>_2949 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_xor<1>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<0>_2953 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<1>_2952 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[1] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<1>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<0>_2953 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_0_3486 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<1>_2952 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<1>_2951 )

  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<1>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_0_3486 )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<19>_1_3496 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<1>_2952 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_xor<0>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<0>_2954 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[0] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<0>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_19_3497 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<0>_2954 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_cy<0>_2953 )

  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<0>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_19_3497 )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<19>_1_3496 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<0>_2954 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_xor<23>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<22>_2955 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[23] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<22>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<21>_2956 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<22>_2955 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<21>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<20>_2957 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<21>_2956 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<20>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<19>_2958 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<20>_2957 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<19>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<18>_2959 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<19>_2958 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<18>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<17>_2960 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<18>_2959 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<17>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<16>_2961 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<17>_2960 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<16>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<15>_2962 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<16>_2961 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<15>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<14>_2963 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<15>_2962 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<14>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<13>_2964 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<14>_2963 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<13>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<12>_2965 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<13>_2964 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<12>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<11>_2966 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<12>_2965 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<11>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<10>_2967 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<11>_2966 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<10>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<9>_2968 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<10>_2967 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_xor<9>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<8>_2970 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<9> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[9] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<9>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<8>_2970 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<9> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<9>_2968 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_xor<8>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<7>_2972 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<8> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[8] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<8>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<7>_2972 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<8> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<8>_2970 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_xor<7>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<6>_2974 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<7> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[7] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<7>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<6>_2974 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<7> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<7>_2972 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_xor<6>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<5>_2976 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<6> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[6] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<6>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<5>_2976 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<6> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<6>_2974 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_xor<5>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<4>_2978 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<5> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[5] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<5>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<4>_2978 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<5> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<5>_2976 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_xor<4>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<3>_2980 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<4> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[4] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<4>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<3>_2980 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<4> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<4>_2978 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_xor<3>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<2>_2982 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[3] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<3>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<2>_2982 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<3>_2980 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_xor<2>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<1>_2984 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[2] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<2>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<1>_2984 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<2>_2982 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_xor<1>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<0>_2986 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<1>_2985 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[1] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<1>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<0>_2986 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_0_3498 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<1>_2985 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<1>_2984 )

  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<1>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_0_3498 )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<18>_1_3507 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<1>_2985 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_xor<0>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<0>_2987 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[0] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<0>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_18_3508 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<0>_2987 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_cy<0>_2986 )

  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<0>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_18_3508 )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<18>_1_3507 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<0>_2987 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_xor<23>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<22>_2988 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[23] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<22>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<21>_2989 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<22>_2988 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<21>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<20>_2990 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<21>_2989 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<20>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<19>_2991 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<20>_2990 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<19>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<18>_2992 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<19>_2991 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<18>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<17>_2993 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<18>_2992 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<17>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<16>_2994 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<17>_2993 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<16>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<15>_2995 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<16>_2994 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<15>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<14>_2996 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<15>_2995 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<14>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<13>_2997 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<14>_2996 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<13>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<12>_2998 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<13>_2997 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<12>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<11>_2999 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<12>_2998 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<11>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<10>_3000 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<11>_2999 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<10>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<9>_3001 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<10>_3000 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<9>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<8>_3002 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<9>_3001 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_xor<8>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<7>_3004 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<8> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[8] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<8>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<7>_3004 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<8> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<8>_3002 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_xor<7>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<6>_3006 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<7> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[7] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<7>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<6>_3006 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<7> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<7>_3004 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_xor<6>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<5>_3008 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<6> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[6] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<6>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<5>_3008 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<6> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<6>_3006 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_xor<5>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<4>_3010 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<5> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[5] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<5>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<4>_3010 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<5> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<5>_3008 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_xor<4>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<3>_3012 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<4> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[4] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<4>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<3>_3012 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<4> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<4>_3010 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_xor<3>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<2>_3014 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[3] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<3>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<2>_3014 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<3>_3012 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_xor<2>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<1>_3016 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[2] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<2>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<1>_3016 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<2>_3014 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_xor<1>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<0>_3018 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<1>_3017 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[1] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<1>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<0>_3018 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_0_3509 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<1>_3017 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<1>_3016 )

  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<1>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_0_3509 )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<17>_1_3517 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<1>_3017 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_xor<0>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<0>_3019 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[0] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<0>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_17_3518 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<0>_3019 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_cy<0>_3018 )

  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<0>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_17_3518 )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<17>_1_3517 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<0>_3019 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_xor<23>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<22>_3020 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[23] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<22>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<21>_3021 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<22>_3020 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<21>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<20>_3022 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<21>_3021 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<20>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<19>_3023 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<20>_3022 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<19>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<18>_3024 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<19>_3023 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<18>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<17>_3025 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<18>_3024 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<17>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<16>_3026 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<17>_3025 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<16>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<15>_3027 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<16>_3026 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<15>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<14>_3028 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<15>_3027 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<14>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<13>_3029 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<14>_3028 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<13>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<12>_3030 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<13>_3029 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<12>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<11>_3031 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<12>_3030 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<11>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<10>_3032 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<11>_3031 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<10>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<9>_3033 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<10>_3032 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<9>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<8>_3034 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<9>_3033 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<8>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<7>_3035 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<8>_3034 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_xor<7>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<6>_3037 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<7> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[7] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<7>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<6>_3037 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<7> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<7>_3035 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_xor<6>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<5>_3039 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<6> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[6] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<6>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<5>_3039 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<6> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<6>_3037 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_xor<5>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<4>_3041 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<5> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[5] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<5>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<4>_3041 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<5> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<5>_3039 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_xor<4>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<3>_3043 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<4> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[4] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<4>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<3>_3043 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<4> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<4>_3041 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_xor<3>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<2>_3045 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[3] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<3>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<2>_3045 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<3>_3043 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_xor<2>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<1>_3047 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[2] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<2>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<1>_3047 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<2>_3045 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_xor<1>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<0>_3049 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<1>_3048 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[1] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<1>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<0>_3049 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_0_3519 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<1>_3048 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<1>_3047 )

  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<1>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_0_3519 )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<16>_1_3526 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<1>_3048 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_xor<0>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<0>_3050 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[0] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<0>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_16_3527 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<0>_3050 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_cy<0>_3049 )

  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<0>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_16_3527 )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<16>_1_3526 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<0>_3050 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_xor<23>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<22>_3051 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<15>[23] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<22>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<21>_3052 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<22>_3051 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<21>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<20>_3053 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<21>_3052 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<20>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<19>_3054 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<20>_3053 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<19>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<18>_3055 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<19>_3054 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<18>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<17>_3056 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<18>_3055 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<17>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<16>_3057 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<17>_3056 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<16>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<15>_3058 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<16>_3057 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<15>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<14>_3059 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<15>_3058 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<14>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<13>_3060 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<14>_3059 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<13>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<12>_3061 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<13>_3060 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<12>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<11>_3062 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<12>_3061 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<11>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<10>_3063 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<11>_3062 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<10>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<9>_3064 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<10>_3063 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<9>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<8>_3065 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<9>_3064 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<8>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<7>_3066 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<8>_3065 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<7>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<6>_3067 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<7>_3066 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_xor<6>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<5>_3069 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<6> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<15>[6] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<6>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<5>_3069 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<6> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<6>_3067 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_xor<5>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<4>_3071 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<5> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<15>[5] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<5>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<4>_3071 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<5> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<5>_3069 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_xor<4>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<3>_3073 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<4> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<15>[4] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<4>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<3>_3073 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<4> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<4>_3071 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_xor<3>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<2>_3075 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<15>[3] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<3>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<2>_3075 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<3>_3073 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_xor<2>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<1>_3077 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<15>[2] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<2>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<1>_3077 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<2>_3075 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_xor<1>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<0>_3079 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<1>_3078 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<15>[1] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<1>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<0>_3079 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_0_3528 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<1>_3078 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<1>_3077 )

  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<1>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_0_3528 )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<15>_1_3534 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<1>_3078 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_xor<0>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<0>_3080 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<15>[0] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<0>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_15_3535 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<0>_3080 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_cy<0>_3079 )

  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<0>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_15_3535 )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<15>_1_3534 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<0>_3080 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_xor<23>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<22>_3081 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<14>[23] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<22>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<21>_3082 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<22>_3081 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<21>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<20>_3083 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<21>_3082 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<20>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<19>_3084 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<20>_3083 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<19>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<18>_3085 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<19>_3084 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<18>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<17>_3086 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<18>_3085 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<17>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<16>_3087 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<17>_3086 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<16>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<15>_3088 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<16>_3087 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<15>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<14>_3089 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<15>_3088 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<14>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<13>_3090 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<14>_3089 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<13>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<12>_3091 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<13>_3090 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<12>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<11>_3092 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<12>_3091 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<11>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<10>_3093 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<11>_3092 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<10>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<9>_3094 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<10>_3093 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<9>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<8>_3095 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<9>_3094 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<8>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<7>_3096 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<8>_3095 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<7>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<6>_3097 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<7>_3096 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<6>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<5>_3098 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<6>_3097 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_xor<5>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<4>_3100 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_lut<5> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<14>[5] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<5>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<4>_3100 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_lut<5> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<5>_3098 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_xor<4>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<3>_3102 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_lut<4> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<14>[4] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<4>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<3>_3102 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_lut<4> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<4>_3100 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_xor<3>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<2>_3104 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_lut<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<14>[3] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<3>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<2>_3104 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_lut<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<3>_3102 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_xor<2>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<1>_3106 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_lut<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<14>[2] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<2>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<1>_3106 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_lut<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<2>_3104 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_xor<1>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<0>_3108 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_lut<1>_3107 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<14>[1] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<1>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<0>_3108 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<14>_0_3536 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_lut<1>_3107 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<1>_3106 )

  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_lut<1>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<14>_0_3536 )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<14>_1_3541 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_lut<1>_3107 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_xor<0>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_lut<0>_3109 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<14>[0] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<0>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_14_3542 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_lut<0>_3109 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_cy<0>_3108 )

  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_lut<0>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_14_3542 )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<14>_1_3541 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_lut<0>_3109 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_xor<23>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<22>_3110 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<13>[23] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<22>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<21>_3111 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<22>_3110 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<21>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<20>_3112 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<21>_3111 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<20>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<19>_3113 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<20>_3112 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<19>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<18>_3114 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<19>_3113 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<18>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<17>_3115 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<18>_3114 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<17>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<16>_3116 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<17>_3115 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<16>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<15>_3117 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<16>_3116 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<15>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<14>_3118 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<15>_3117 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<14>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<13>_3119 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<14>_3118 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<13>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<12>_3120 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<13>_3119 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<12>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<11>_3121 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<12>_3120 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<11>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<10>_3122 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<11>_3121 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<10>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<9>_3123 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<10>_3122 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<9>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<8>_3124 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<9>_3123 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<8>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<7>_3125 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<8>_3124 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<7>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<6>_3126 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<7>_3125 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<6>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<5>_3127 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<6>_3126 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<5>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<4>_3128 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<5>_3127 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_xor<4>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<3>_3130 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_lut<4> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<13>[4] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<4>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<3>_3130 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_lut<4> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<4>_3128 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_xor<3>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<2>_3132 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_lut<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<13>[3] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<3>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<2>_3132 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_lut<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<3>_3130 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_xor<2>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<1>_3134 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_lut<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<13>[2] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<2>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<1>_3134 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_lut<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<2>_3132 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_xor<1>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<0>_3136 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_lut<1>_3135 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<13>[1] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<1>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<0>_3136 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<13>_0_3543 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_lut<1>_3135 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<1>_3134 )

  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_lut<1>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<13>_0_3543 )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<13>_1_3547 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_lut<1>_3135 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_xor<0>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_lut<0> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<13>[0] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<0>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_lut<0> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_cy<0>_3136 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_xor<23>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<22>_3138 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<12>[23] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<22>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<21>_3139 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<22>_3138 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<21>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<20>_3140 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<21>_3139 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<20>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<19>_3141 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<20>_3140 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<19>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<18>_3142 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<19>_3141 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<18>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<17>_3143 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<18>_3142 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<17>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<16>_3144 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<17>_3143 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<16>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<15>_3145 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<16>_3144 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<15>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<14>_3146 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<15>_3145 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<14>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<13>_3147 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<14>_3146 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<13>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<12>_3148 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<13>_3147 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<12>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<11>_3149 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<12>_3148 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<11>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<10>_3150 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<11>_3149 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<10>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<9>_3151 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<10>_3150 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<9>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<8>_3152 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<9>_3151 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<8>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<7>_3153 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<8>_3152 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<7>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<6>_3154 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<7>_3153 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<6>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<5>_3155 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<6>_3154 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<5>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<4>_3156 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<5>_3155 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<4>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<3>_3157 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<4>_3156 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_xor<3>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<2>_3159 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_lut<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<12>[3] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<3>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<2>_3159 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_lut<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<3>_3157 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_xor<2>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<1>_3161 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_lut<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<12>[2] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<2>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<1>_3161 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_lut<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<2>_3159 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_xor<1>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<0>_3163 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_lut<1>_3162 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<12>[1] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<1>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<0>_3163 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<12>_0_3548 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_lut<1>_3162 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<1>_3161 )

  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_lut<1>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<12>_0_3548 )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<12>_1_3551 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_lut<1>_3162 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_xor<0>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_lut<0> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<12>[0] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<0>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_lut<0> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_cy<0>_3163 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_xor<23>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<22>_3165 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<11>[23] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<22>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<21>_3166 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<22>_3165 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<21>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<20>_3167 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<21>_3166 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<20>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<19>_3168 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<20>_3167 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<19>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<18>_3169 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<19>_3168 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<18>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<17>_3170 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<18>_3169 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<17>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<16>_3171 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<17>_3170 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<16>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<15>_3172 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<16>_3171 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<15>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<14>_3173 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<15>_3172 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<14>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<13>_3174 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<14>_3173 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<13>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<12>_3175 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<13>_3174 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<12>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<11>_3176 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<12>_3175 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<11>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<10>_3177 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<11>_3176 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<10>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<9>_3178 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<10>_3177 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<9>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<8>_3179 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<9>_3178 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<8>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<7>_3180 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<8>_3179 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<7>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<6>_3181 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<7>_3180 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<6>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<5>_3182 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<6>_3181 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<5>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<4>_3183 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<5>_3182 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<4>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<3>_3184 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<4>_3183 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<3>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<2>_3185 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<3>_3184 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_xor<2>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<1>_3187 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_lut<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<11>[2] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<2>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<1>_3187 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_lut<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<2>_3185 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_xor<1>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<0>_3189 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_lut<1>_3188 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<11>[1] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<1>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<0>_3189 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<11>_0_3552 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_lut<1>_3188 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<1>_3187 )

  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_lut<1>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<11>_0_3552 )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<11>_0_3554 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_lut<1>_3188 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_xor<0>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_lut<0> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<11>[0] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<0>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_lut<0> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_cy<0>_3189 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_xor<23>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<22>_3191 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<10>[23] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<22>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<21>_3192 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<22>_3191 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<21>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<20>_3193 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<21>_3192 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<20>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<19>_3194 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<20>_3193 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<19>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<18>_3195 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<19>_3194 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<18>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<17>_3196 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<18>_3195 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<17>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<16>_3197 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<17>_3196 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<16>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<15>_3198 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<16>_3197 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<15>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<14>_3199 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<15>_3198 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<14>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<13>_3200 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<14>_3199 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<13>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<12>_3201 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<13>_3200 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<12>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<11>_3202 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<12>_3201 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<11>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<10>_3203 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<11>_3202 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<10>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<9>_3205 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<10>_3203 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<9>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<8>_3206 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<9>_3205 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<8>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<7>_3207 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<8>_3206 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<7>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<6>_3208 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<7>_3207 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<6>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<5>_3209 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<6>_3208 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<5>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<4>_3210 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<5>_3209 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<4>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<3>_3211 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<4>_3210 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<3>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<2>_3212 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<3>_3211 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<2>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<1>_3213 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<2>_3212 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_xor<1>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<0>_3215 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<1>_3214 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<10>[1] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<1>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<0>_3215 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<10>_0_3555 )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<1>_3214 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<1>_3213 )

  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<1>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<10>_0_3555 )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<10>_1_3556 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<1>_3214 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_xor<0>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<0> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<10>[0] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<0>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<0> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_cy<0>_3215 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_xor<23>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<22>_3217 )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<9>[23] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<22>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<21>_3218 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<22>_3217 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<21>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<20>_3219 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<21>_3218 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<20>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<19>_3220 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<20>_3219 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<19>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<18>_3221 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<19>_3220 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<18>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<17>_3222 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<18>_3221 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<17>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<16>_3223 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<17>_3222 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<16>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<15>_3224 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<16>_3223 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<15>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<14>_3225 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<15>_3224 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<14>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<13>_3226 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<14>_3225 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<13>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<12>_3227 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<13>_3226 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<12>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<11>_3228 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<12>_3227 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<11>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<10>_3229 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<11>_3228 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<10>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<9>_3230 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<10>_3229 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<9>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<8>_3231 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<9>_3230 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<8>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<7>_3232 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<8>_3231 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<7>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<6>_3233 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<7>_3232 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<6>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<5>_3234 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<6>_3233 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<5>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<4>_3235 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<5>_3234 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<4>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<3>_3236 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<4>_3235 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<3>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<2>_3237 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<3>_3236 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<2>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<1>_3238 )
,
    .IA
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<2>_3237 )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<1>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<0>_3240 )
,
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_lut<1> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<1>_3238 )

  );
  X_XOR2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_xor<0>  (
    .I0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_lut<0> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<9>[0] )

  );
  X_MUX2 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<0>  (
    .IB
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .IA(Sl_MRdErr_7_OBUF_589),
    .SEL
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_lut<0> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_cy<0>_3240 )

  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[22][22]_comb_tmp[22][22]_mux_101_OUT<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp_2_2786 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[22][22]_comb_tmp[22][22]_mux_101_OUT<1> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp_1_2788 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[22][22]_comb_tmp[22][22]_mux_101_OUT<0> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp_0_2787 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<0> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_0_3444 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<1> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_1_3445 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_2_3446 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_3_3447 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_4  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<4> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_4_3448 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_5  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<5> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_5_3449 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_6  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<6> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_6_3450 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_7  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<7> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_7_3451 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_8  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<8> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_8_3452 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_9  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<9> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_9_3453 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_10  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_10_3454 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_11  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<11> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_11_3455 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_12  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<12> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_12_3456 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<0> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_0_3459 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<1> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_1_3460 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_2_3461 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_3_3462 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_4  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<4> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_4_3463 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_5  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<5> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_5_3464 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_6  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<6> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_6_3465 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_7  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<7> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_7_3466 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_8  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<8> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_8_3467 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_9  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<9> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_9_3468 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_10  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_10_3469 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_11  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<11> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_11_3470 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<0> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_0_3473 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<1> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_1_3474 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_2_3475 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_3_3476 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_4  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<4> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_4_3477 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_5  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<5> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_5_3478 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_6  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<6> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_6_3479 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_7  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<7> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_7_3480 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_8  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<8> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_8_3481 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_9  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<9> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_9_3482 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_10  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_10_3483 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<0> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_0_3486 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<1> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_1_3487 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_2_3488 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_3_3489 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_4  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<4> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_4_3490 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_5  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<5> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_5_3491 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_6  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<6> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_6_3492 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_7  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<7> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_7_3493 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_8  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<8> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_8_3494 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_9  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<9> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_9_3495 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<0> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_0_3498 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<1> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_1_3499 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_2_3500 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_3_3501 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_4  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<4> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_4_3502 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_5  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<5> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_5_3503 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_6  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<6> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_6_3504 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_7  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<7> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_7_3505 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_8  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<8> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_8_3506 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<0> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_0_3509 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<1> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_1_3510 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_2_3511 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_3_3512 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_4  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<4> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_4_3513 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_5  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<5> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_5_3514 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_6  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<6> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_6_3515 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_7  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<7> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_7_3516 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[15][22]_comb_tmp[15][22]_mux_73_OUT<0> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_0_3519 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[15][22]_comb_tmp[15][22]_mux_73_OUT<1> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_1_3520 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[15][22]_comb_tmp[15][22]_mux_73_OUT<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_2_3521 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[15][22]_comb_tmp[15][22]_mux_73_OUT<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_3_3522 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_4  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[15][22]_comb_tmp[15][22]_mux_73_OUT<4> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_4_3523 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_5  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[15][22]_comb_tmp[15][22]_mux_73_OUT<5> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_5_3524 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_6  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[15][22]_comb_tmp[15][22]_mux_73_OUT<6> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_6_3525 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[14][22]_comb_tmp[14][22]_mux_69_OUT<0> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_0_3528 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[14][22]_comb_tmp[14][22]_mux_69_OUT<1> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_1_3529 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[14][22]_comb_tmp[14][22]_mux_69_OUT<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_2_3530 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[14][22]_comb_tmp[14][22]_mux_69_OUT<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_3_3531 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_4  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[14][22]_comb_tmp[14][22]_mux_69_OUT<4> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_4_3532 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_5  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[14][22]_comb_tmp[14][22]_mux_69_OUT<5> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_5_3533 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<14>_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[13][22]_comb_tmp[13][22]_mux_65_OUT<0> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<14>_0_3536 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<14>_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[13][22]_comb_tmp[13][22]_mux_65_OUT<1> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<14>_1_3537 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<14>_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[13][22]_comb_tmp[13][22]_mux_65_OUT<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<14>_2_3538 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<14>_3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[13][22]_comb_tmp[13][22]_mux_65_OUT<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<14>_3_3539 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<14>_4  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[13][22]_comb_tmp[13][22]_mux_65_OUT<4> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<14>_4_3540 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<13>_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[12][22]_comb_tmp[12][22]_mux_61_OUT<0> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<13>_0_3543 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<13>_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[12][22]_comb_tmp[12][22]_mux_61_OUT<1> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<13>_1_3544 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<13>_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[12][22]_comb_tmp[12][22]_mux_61_OUT<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<13>_2_3545 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<13>_3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[12][22]_comb_tmp[12][22]_mux_61_OUT<3> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<13>_3_3546 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<12>_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[11][22]_comb_tmp[11][22]_mux_57_OUT<0> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<12>_0_3548 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<12>_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[11][22]_comb_tmp[11][22]_mux_57_OUT<1> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<12>_1_3549 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<12>_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[11][22]_comb_tmp[11][22]_mux_57_OUT<2> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<12>_2_3550 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<11>_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[10][22]_comb_tmp[10][22]_mux_53_OUT<0> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<11>_0_3552 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<11>_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[10][22]_comb_tmp[10][22]_mux_53_OUT<1> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<11>_1_3553 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<10>_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[9][22]_comb_tmp[9][22]_mux_49_OUT<0> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<10>_0_3555 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<22>_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<21>_1_3471 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<22>_1_3457 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<21>_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<20>_0_3484 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<21>_1_3471 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<20>_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<19>_1_3496 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<20>_0_3484 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<19>_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<18>_1_3507 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<19>_1_3496 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<18>_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<17>_1_3517 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<18>_1_3507 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<17>_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<16>_1_3526 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<17>_1_3517 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<16>_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<15>_1_3534 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<16>_1_3526 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<15>_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<14>_1_3541 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<15>_1_3534 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<14>_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<13>_1_3547 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<14>_1_3541 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<13>_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<12>_1_3551 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<13>_1_3547 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<12>_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<11>_0_3554 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<12>_1_3551 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<11>_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<10>_1_3556 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<11>_0_3554 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<10>_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp_9_3557 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<10>_1_3556 )
,
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel_23  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/output_valid ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [23]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [23]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel_22  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/output_valid ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [22]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [22]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel_21  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/output_valid ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [21]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [21]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel_20  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/output_valid ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [20]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [20]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel_19  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/output_valid ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [19]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [19]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel_18  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/output_valid ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [18]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [18]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel_17  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/output_valid ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [17]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [17]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel_16  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/output_valid ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [16]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [16]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel_15  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/output_valid ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [15]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [15]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel_14  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/output_valid ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [14]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [14]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel_13  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/output_valid ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [13]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [13]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel_12  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/output_valid ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [12]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [12]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel_11  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/output_valid ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [11]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [11]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel_10  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/output_valid ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [10]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [10]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel_9  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/output_valid ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [9]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [9]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel_8  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/output_valid ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [8]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel_7  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/output_valid ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [7]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel_6  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/output_valid ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [6]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [6]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel_5  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/output_valid ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [5]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [5]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel_4  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/output_valid ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [4]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel_3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/output_valid ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [3]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/output_valid ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/output_valid ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/output_valid ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [0]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access_3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/_n0032_inv ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access[23]_lineCounter[23]_mux_9_OUT<3> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access [3]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/_n0032_inv ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access[23]_lineCounter[23]_mux_9_OUT<2> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/_n0032_inv ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access[23]_lineCounter[23]_mux_9_OUT<1> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/_n0032_inv ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access[23]_lineCounter[23]_mux_9_OUT<0> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access [0]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access_10  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/_n0032_inv ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<10> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [10]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access_9  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/_n0032_inv ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<9> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [9]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access_8  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/_n0032_inv ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<8> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [8]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access_7  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/_n0032_inv ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<7> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [7]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access_6  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/_n0032_inv ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<6> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [6]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access_5  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/_n0032_inv ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<5> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [5]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access_4  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/_n0032_inv ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<4> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [4]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access_3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/_n0032_inv ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<3> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [3]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/_n0032_inv ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<2> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/_n0032_inv ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<1> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/_n0032_inv ),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<0> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [0]),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_GND_13_o_mux_43_OUT<7> ),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_22_o ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_GND_13_o_mux_43_OUT<6> ),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_22_o ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_2  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_GND_13_o_mux_43_OUT<5> ),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_22_o ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_3  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_GND_13_o_mux_43_OUT<4> ),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_22_o ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_4  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_GND_13_o_mux_43_OUT<3> ),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_22_o ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_5  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_GND_13_o_mux_43_OUT<2> ),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_22_o ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_6  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_GND_13_o_mux_43_OUT<1> ),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_22_o ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_7  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_PWR_13_o_MUX_167_o ),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_22_o ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/data_timeout  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [8]),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/data_timeout_3686 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_0  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg [0]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_data_ack_OR_64_o ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_1  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg [1]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_data_ack_OR_64_o ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_2  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg [2]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_data_ack_OR_64_o ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg [3]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_data_ack_OR_64_o ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_rnw_reg_3687 ),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_data_ack_OR_64_o ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_3677 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.rearbitrate_condition ),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i_647 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/do_the_cmd_GND_13_o_MUX_140_o ),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_ns_GND_13_o_MUX_145_o ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_3679 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id_2  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/decode_s_h_cs ),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_masterid_reg [0]),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[2] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id_1  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/decode_s_h_cs ),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_masterid_reg [1]),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[1] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id_0  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/decode_s_h_cs ),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_masterid_reg [2]),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[0] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_PAValid_IBUF_477),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg_3709 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy_649 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_wrdack_i  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_wrack_i ),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_wrdack_i_648 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_rnw_reg  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_RNW_IBUF_478),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_rnw_reg_3687 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[0]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_1  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[1]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_2  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[2]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_3  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[3]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_4  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[4]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_5  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[5]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_6  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[6]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_7  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[7]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_8  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[8]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [8]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_9  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[9]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [9]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_10  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[10]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [10]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_11  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[11]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [11]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_12  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[12]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [12]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_13  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[13]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [13]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_14  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[14]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [14]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_15  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[15]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [15]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_16  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[16]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [16]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_17  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[17]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [17]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_18  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[18]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [18]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_19  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[19]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [19]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_20  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[20]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [20]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_21  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[21]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [21]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_22  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[22]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [22]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_23  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[23]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [23]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[24]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [24]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[25]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [25]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[26]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [26]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[27]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [27]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[28]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [28]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[29]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [29]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[30]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [30]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31  (
    .CLK(SPLB_Clk_BUFGP),
    .I(user_IP2Bus_Data[31]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [31]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_0_IBUF_439),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_1_IBUF_440),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_2_IBUF_441),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_3_IBUF_442),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_4  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_4_IBUF_443),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_5  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_5_IBUF_444),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_6  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_6_IBUF_445),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_7  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_7_IBUF_446),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_8  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_8_IBUF_447),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [8]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_9  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_9_IBUF_448),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [9]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_10  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_10_IBUF_449),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [10]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_11  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_11_IBUF_450),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [11]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_12  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_12_IBUF_451),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [12]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_13  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_13_IBUF_452),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [13]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_14  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_14_IBUF_453),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [14]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_15  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_15_IBUF_454),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [15]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_16  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_16_IBUF_455),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [16]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_17  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_17_IBUF_456),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [17]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_18  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_18_IBUF_457),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [18]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_19  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_19_IBUF_458),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [19]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_20  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_20_IBUF_459),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [20]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_21  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_21_IBUF_460),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [21]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_22  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_22_IBUF_461),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [22]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_23  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_23_IBUF_462),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [23]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_24_IBUF_463),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [24]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_25_IBUF_464),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [25]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_26_IBUF_465),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [26]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_27_IBUF_466),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [27]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_28_IBUF_467),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [28]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_29_IBUF_468),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [29]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_30_IBUF_469),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [30]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_wrDBus_31_IBUF_470),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [31]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_type_reg_0  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_type_0_IBUF_436),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_type_reg [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_type_reg_1  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_type_1_IBUF_437),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_type_reg [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_type_reg_2  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_type_2_IBUF_438),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_type_reg [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_size_reg_0  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_size_0_IBUF_432),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_size_reg [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_size_reg_1  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_size_1_IBUF_433),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_size_reg [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_size_reg_2  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_size_2_IBUF_434),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_size_reg [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_size_reg_3  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_size_3_IBUF_435),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_size_reg [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg_0  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/plb_be_muxed [0]),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg_1  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/plb_be_muxed [1]),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg_2  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/plb_be_muxed [2]),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg_3  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/plb_be_muxed [3]),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_masterID_0_IBUF_413),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_masterid_reg [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_1  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_masterID_1_IBUF_414),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_masterid_reg [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_2  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_masterID_2_IBUF_415),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_masterid_reg [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_ABus_26_IBUF_409),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg [26]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_ABus_27_IBUF_410),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg [27]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_ABus_28_IBUF_411),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg [28]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29  (
    .CLK(SPLB_Clk_BUFGP),
    .I(PLB_ABus_29_IBUF_412),
    .SRST(SPLB_Rst_IBUF_476),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg [29]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [0]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [1]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_2  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [2]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_3  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [3]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_4  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [4]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_5  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [5]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_6  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [6]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_7  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [7]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_8  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [8]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_9  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [9]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [2]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg_3709 ),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_0 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg_3708 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/decode_s_h_cs ),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_rnw_reg_3687 ),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_22_o ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_3722 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_0  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/decode_s_h_cs ),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg [26]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_22_o ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_1  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/decode_s_h_cs ),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg [27]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_22_o ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_2  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/decode_s_h_cs ),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg [28]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_22_o ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_3  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/decode_s_h_cs ),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg [29]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_22_o ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_8  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out[8]_GND_34_o_mux_5_OUT<8> ),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.dpto_cntr_ld_en ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [8]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_7  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out[8]_GND_34_o_mux_5_OUT<7> ),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.dpto_cntr_ld_en ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \PLBV46_SLAVE_SINGLE_I/Mmux_plb_be_muxed11  (
    .ADR0(PLB_ABus_28_IBUF_411),
    .ADR1(PLB_ABus_29_IBUF_412),
    .ADR2(PLB_BE_8_IBUF_424),
    .ADR3(PLB_BE_12_IBUF_428),
    .ADR4(PLB_BE_4_IBUF_420),
    .ADR5(PLB_BE_0_IBUF_416),
    .O(\PLBV46_SLAVE_SINGLE_I/plb_be_muxed [0])
  );
  X_LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \PLBV46_SLAVE_SINGLE_I/Mmux_plb_be_muxed21  (
    .ADR0(PLB_ABus_28_IBUF_411),
    .ADR1(PLB_ABus_29_IBUF_412),
    .ADR2(PLB_BE_9_IBUF_425),
    .ADR3(PLB_BE_13_IBUF_429),
    .ADR4(PLB_BE_5_IBUF_421),
    .ADR5(PLB_BE_1_IBUF_417),
    .O(\PLBV46_SLAVE_SINGLE_I/plb_be_muxed [1])
  );
  X_LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \PLBV46_SLAVE_SINGLE_I/Mmux_plb_be_muxed31  (
    .ADR0(PLB_ABus_28_IBUF_411),
    .ADR1(PLB_ABus_29_IBUF_412),
    .ADR2(PLB_BE_10_IBUF_426),
    .ADR3(PLB_BE_14_IBUF_430),
    .ADR4(PLB_BE_6_IBUF_422),
    .ADR5(PLB_BE_2_IBUF_418),
    .O(\PLBV46_SLAVE_SINGLE_I/plb_be_muxed [2])
  );
  X_LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \PLBV46_SLAVE_SINGLE_I/Mmux_plb_be_muxed41  (
    .ADR0(PLB_ABus_28_IBUF_411),
    .ADR1(PLB_ABus_29_IBUF_412),
    .ADR2(PLB_BE_11_IBUF_427),
    .ADR3(PLB_BE_15_IBUF_431),
    .ADR4(PLB_BE_7_IBUF_423),
    .ADR5(PLB_BE_3_IBUF_419),
    .O(\PLBV46_SLAVE_SINGLE_I/plb_be_muxed [3])
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o<0>11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [6]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [9]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [5]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [4]),
    .ADR5(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [7]),
    .O(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o<0>1_656 )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000040 ))
  \USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o<0>1  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [8]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [9]),
    .ADR2(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o<0>1 ),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [5]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [4]),
    .ADR5(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [7]),
    .O(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_12_o )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000040 ))
  \USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o<0>1  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [9]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [8]),
    .ADR2(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o<0>1 ),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [5]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [4]),
    .ADR5(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [7]),
    .O(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_11_o )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000040 ))
  \USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o<0>2  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [4]),
    .ADR1(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o<0>1 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [7]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [5]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [8]),
    .ADR5(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [9]),
    .O(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000040 ))
  \USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o<0>1  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [4]),
    .ADR1(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o<0>1 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [5]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [7]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [8]),
    .ADR5(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [9]),
    .O(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_8_o )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000040 ))
  \USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o<0>1  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [5]),
    .ADR1(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o<0>1 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [4]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [7]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [8]),
    .ADR5(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [9]),
    .O(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_7_o )
  );
  X_LUT5 #(
    .INIT ( 32'h00040000 ))
  \USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o<0>1  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [1]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [2]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [3]),
    .ADR4(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o<0>1_656 ),
    .O(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_5_o )
  );
  X_LUT5 #(
    .INIT ( 32'h00040000 ))
  \USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o<0>1  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [2]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [3]),
    .ADR4(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o<0>1_656 ),
    .O(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o )
  );
  X_LUT5 #(
    .INIT ( 32'h00040000 ))
  \USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o<0>1  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [0]),
    .ADR1(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o<0>1_656 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [2]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [3]),
    .O(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_6_o )
  );
  X_LUT5 #(
    .INIT ( 32'h00000001 ))
  \USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o<0>11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [3]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [6]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [2]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [1]),
    .O(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_10_o<0>1 )
  );
  X_LUT5 #(
    .INIT ( 32'h00000001 ))
  \USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8_1_4390 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_9_1_4391 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_1_4385 ),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_6_1_4387 ),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7_1_4389 ),
    .O(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 )
  );
  X_LUT5 #(
    .INIT ( 32'h00000001 ))
  \USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_1_4392 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4_1_4403 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1_4386 ),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2_1_4388 ),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1_4402 ),
    .O(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 )
  );
  X_LUT3 #(
    .INIT ( 8'h10 ))
  \USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>21  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .O(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 )
  );
  X_LUT3 #(
    .INIT ( 8'h10 ))
  \USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>21  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR2(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>11_4408 ),
    .O(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 )
  );
  X_LUT5 #(
    .INIT ( 32'h00040000 ))
  \USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o<0>1  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [1]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [0]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [2]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [3]),
    .ADR4(\USER_LOGIC_I/GND_38_o_slv_reg_write_sel[0]_equal_4_o<0>1_656 ),
    .O(\USER_LOGIC_I/PWR_43_o_slv_reg_write_sel[0]_equal_3_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[31]_Bus2IP_Data[31]_MUX_3085_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [31]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [31]),
    .O(\USER_LOGIC_I/slv_reg9[31]_Bus2IP_Data[31]_MUX_3085_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[31]_Bus2IP_Data[31]_MUX_3053_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [31]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [31]),
    .O(\USER_LOGIC_I/slv_reg8[31]_Bus2IP_Data[31]_MUX_3053_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[31]_Bus2IP_Data[31]_MUX_3021_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [31]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [31]),
    .O(\USER_LOGIC_I/slv_reg7[31]_Bus2IP_Data[31]_MUX_3021_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[31]_Bus2IP_Data[31]_MUX_2957_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [31]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [31]),
    .O(\USER_LOGIC_I/slv_reg5[31]_Bus2IP_Data[31]_MUX_2957_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[31]_Bus2IP_Data[31]_MUX_2925_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [31]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [31]),
    .O(\USER_LOGIC_I/slv_reg4[31]_Bus2IP_Data[31]_MUX_2925_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[31]_Bus2IP_Data[31]_MUX_2861_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [31]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [31]),
    .O(\USER_LOGIC_I/slv_reg2[31]_Bus2IP_Data[31]_MUX_2861_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[31]_Bus2IP_Data[31]_MUX_2829_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [31]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [31]),
    .O(\USER_LOGIC_I/slv_reg1[31]_Bus2IP_Data[31]_MUX_2829_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[31]_Bus2IP_Data[31]_MUX_2893_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [31]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [31]),
    .O(\USER_LOGIC_I/slv_reg3[31]_Bus2IP_Data[31]_MUX_2893_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[31]_Bus2IP_Data[31]_MUX_2797_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [31]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [31]),
    .O(\USER_LOGIC_I/slv_reg0[31]_Bus2IP_Data[31]_MUX_2797_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[30]_Bus2IP_Data[30]_MUX_3084_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [30]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [30]),
    .O(\USER_LOGIC_I/slv_reg9[30]_Bus2IP_Data[30]_MUX_3084_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[30]_Bus2IP_Data[30]_MUX_3052_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [30]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [30]),
    .O(\USER_LOGIC_I/slv_reg8[30]_Bus2IP_Data[30]_MUX_3052_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[30]_Bus2IP_Data[30]_MUX_3020_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [30]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [30]),
    .O(\USER_LOGIC_I/slv_reg7[30]_Bus2IP_Data[30]_MUX_3020_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[30]_Bus2IP_Data[30]_MUX_2956_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [30]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [30]),
    .O(\USER_LOGIC_I/slv_reg5[30]_Bus2IP_Data[30]_MUX_2956_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[30]_Bus2IP_Data[30]_MUX_2924_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [30]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [30]),
    .O(\USER_LOGIC_I/slv_reg4[30]_Bus2IP_Data[30]_MUX_2924_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[30]_Bus2IP_Data[30]_MUX_2860_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [30]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [30]),
    .O(\USER_LOGIC_I/slv_reg2[30]_Bus2IP_Data[30]_MUX_2860_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[30]_Bus2IP_Data[30]_MUX_2828_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [30]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [30]),
    .O(\USER_LOGIC_I/slv_reg1[30]_Bus2IP_Data[30]_MUX_2828_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[30]_Bus2IP_Data[30]_MUX_2892_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [30]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [30]),
    .O(\USER_LOGIC_I/slv_reg3[30]_Bus2IP_Data[30]_MUX_2892_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[30]_Bus2IP_Data[30]_MUX_2796_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [30]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [30]),
    .O(\USER_LOGIC_I/slv_reg0[30]_Bus2IP_Data[30]_MUX_2796_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[29]_Bus2IP_Data[29]_MUX_3083_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [29]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [29]),
    .O(\USER_LOGIC_I/slv_reg9[29]_Bus2IP_Data[29]_MUX_3083_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[29]_Bus2IP_Data[29]_MUX_3051_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [29]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [29]),
    .O(\USER_LOGIC_I/slv_reg8[29]_Bus2IP_Data[29]_MUX_3051_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[29]_Bus2IP_Data[29]_MUX_3019_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [29]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [29]),
    .O(\USER_LOGIC_I/slv_reg7[29]_Bus2IP_Data[29]_MUX_3019_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[29]_Bus2IP_Data[29]_MUX_2955_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [29]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [29]),
    .O(\USER_LOGIC_I/slv_reg5[29]_Bus2IP_Data[29]_MUX_2955_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[29]_Bus2IP_Data[29]_MUX_2923_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [29]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [29]),
    .O(\USER_LOGIC_I/slv_reg4[29]_Bus2IP_Data[29]_MUX_2923_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[29]_Bus2IP_Data[29]_MUX_2859_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [29]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [29]),
    .O(\USER_LOGIC_I/slv_reg2[29]_Bus2IP_Data[29]_MUX_2859_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[29]_Bus2IP_Data[29]_MUX_2827_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [29]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [29]),
    .O(\USER_LOGIC_I/slv_reg1[29]_Bus2IP_Data[29]_MUX_2827_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[29]_Bus2IP_Data[29]_MUX_2891_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [29]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [29]),
    .O(\USER_LOGIC_I/slv_reg3[29]_Bus2IP_Data[29]_MUX_2891_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[29]_Bus2IP_Data[29]_MUX_2795_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [29]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [29]),
    .O(\USER_LOGIC_I/slv_reg0[29]_Bus2IP_Data[29]_MUX_2795_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[28]_Bus2IP_Data[28]_MUX_3082_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [28]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [28]),
    .O(\USER_LOGIC_I/slv_reg9[28]_Bus2IP_Data[28]_MUX_3082_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[28]_Bus2IP_Data[28]_MUX_3050_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [28]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [28]),
    .O(\USER_LOGIC_I/slv_reg8[28]_Bus2IP_Data[28]_MUX_3050_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[28]_Bus2IP_Data[28]_MUX_3018_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [28]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [28]),
    .O(\USER_LOGIC_I/slv_reg7[28]_Bus2IP_Data[28]_MUX_3018_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[28]_Bus2IP_Data[28]_MUX_2954_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [28]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [28]),
    .O(\USER_LOGIC_I/slv_reg5[28]_Bus2IP_Data[28]_MUX_2954_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[28]_Bus2IP_Data[28]_MUX_2922_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [28]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [28]),
    .O(\USER_LOGIC_I/slv_reg4[28]_Bus2IP_Data[28]_MUX_2922_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[28]_Bus2IP_Data[28]_MUX_2858_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [28]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [28]),
    .O(\USER_LOGIC_I/slv_reg2[28]_Bus2IP_Data[28]_MUX_2858_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[28]_Bus2IP_Data[28]_MUX_2826_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [28]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [28]),
    .O(\USER_LOGIC_I/slv_reg1[28]_Bus2IP_Data[28]_MUX_2826_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[28]_Bus2IP_Data[28]_MUX_2890_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [28]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [28]),
    .O(\USER_LOGIC_I/slv_reg3[28]_Bus2IP_Data[28]_MUX_2890_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[28]_Bus2IP_Data[28]_MUX_2794_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [28]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [28]),
    .O(\USER_LOGIC_I/slv_reg0[28]_Bus2IP_Data[28]_MUX_2794_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[27]_Bus2IP_Data[27]_MUX_3081_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [27]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [27]),
    .O(\USER_LOGIC_I/slv_reg9[27]_Bus2IP_Data[27]_MUX_3081_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[27]_Bus2IP_Data[27]_MUX_3049_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [27]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [27]),
    .O(\USER_LOGIC_I/slv_reg8[27]_Bus2IP_Data[27]_MUX_3049_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[27]_Bus2IP_Data[27]_MUX_3017_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [27]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [27]),
    .O(\USER_LOGIC_I/slv_reg7[27]_Bus2IP_Data[27]_MUX_3017_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[27]_Bus2IP_Data[27]_MUX_2953_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [27]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [27]),
    .O(\USER_LOGIC_I/slv_reg5[27]_Bus2IP_Data[27]_MUX_2953_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[27]_Bus2IP_Data[27]_MUX_2921_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [27]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [27]),
    .O(\USER_LOGIC_I/slv_reg4[27]_Bus2IP_Data[27]_MUX_2921_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[27]_Bus2IP_Data[27]_MUX_2857_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [27]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [27]),
    .O(\USER_LOGIC_I/slv_reg2[27]_Bus2IP_Data[27]_MUX_2857_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[27]_Bus2IP_Data[27]_MUX_2825_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [27]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [27]),
    .O(\USER_LOGIC_I/slv_reg1[27]_Bus2IP_Data[27]_MUX_2825_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[27]_Bus2IP_Data[27]_MUX_2889_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [27]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [27]),
    .O(\USER_LOGIC_I/slv_reg3[27]_Bus2IP_Data[27]_MUX_2889_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[27]_Bus2IP_Data[27]_MUX_2793_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [27]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [27]),
    .O(\USER_LOGIC_I/slv_reg0[27]_Bus2IP_Data[27]_MUX_2793_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[26]_Bus2IP_Data[26]_MUX_3080_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [26]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [26]),
    .O(\USER_LOGIC_I/slv_reg9[26]_Bus2IP_Data[26]_MUX_3080_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[26]_Bus2IP_Data[26]_MUX_3048_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [26]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [26]),
    .O(\USER_LOGIC_I/slv_reg8[26]_Bus2IP_Data[26]_MUX_3048_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[26]_Bus2IP_Data[26]_MUX_3016_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [26]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [26]),
    .O(\USER_LOGIC_I/slv_reg7[26]_Bus2IP_Data[26]_MUX_3016_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[26]_Bus2IP_Data[26]_MUX_2952_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [26]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [26]),
    .O(\USER_LOGIC_I/slv_reg5[26]_Bus2IP_Data[26]_MUX_2952_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[26]_Bus2IP_Data[26]_MUX_2920_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [26]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [26]),
    .O(\USER_LOGIC_I/slv_reg4[26]_Bus2IP_Data[26]_MUX_2920_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[26]_Bus2IP_Data[26]_MUX_2856_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [26]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [26]),
    .O(\USER_LOGIC_I/slv_reg2[26]_Bus2IP_Data[26]_MUX_2856_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[26]_Bus2IP_Data[26]_MUX_2824_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [26]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [26]),
    .O(\USER_LOGIC_I/slv_reg1[26]_Bus2IP_Data[26]_MUX_2824_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[26]_Bus2IP_Data[26]_MUX_2888_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [26]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [26]),
    .O(\USER_LOGIC_I/slv_reg3[26]_Bus2IP_Data[26]_MUX_2888_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[26]_Bus2IP_Data[26]_MUX_2792_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [26]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [26]),
    .O(\USER_LOGIC_I/slv_reg0[26]_Bus2IP_Data[26]_MUX_2792_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[25]_Bus2IP_Data[25]_MUX_3079_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [25]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [25]),
    .O(\USER_LOGIC_I/slv_reg9[25]_Bus2IP_Data[25]_MUX_3079_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[25]_Bus2IP_Data[25]_MUX_3047_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [25]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [25]),
    .O(\USER_LOGIC_I/slv_reg8[25]_Bus2IP_Data[25]_MUX_3047_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[25]_Bus2IP_Data[25]_MUX_3015_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [25]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [25]),
    .O(\USER_LOGIC_I/slv_reg7[25]_Bus2IP_Data[25]_MUX_3015_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[25]_Bus2IP_Data[25]_MUX_2951_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [25]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [25]),
    .O(\USER_LOGIC_I/slv_reg5[25]_Bus2IP_Data[25]_MUX_2951_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[25]_Bus2IP_Data[25]_MUX_2919_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [25]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [25]),
    .O(\USER_LOGIC_I/slv_reg4[25]_Bus2IP_Data[25]_MUX_2919_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[25]_Bus2IP_Data[25]_MUX_2855_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [25]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [25]),
    .O(\USER_LOGIC_I/slv_reg2[25]_Bus2IP_Data[25]_MUX_2855_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[25]_Bus2IP_Data[25]_MUX_2823_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [25]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [25]),
    .O(\USER_LOGIC_I/slv_reg1[25]_Bus2IP_Data[25]_MUX_2823_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[25]_Bus2IP_Data[25]_MUX_2887_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [25]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [25]),
    .O(\USER_LOGIC_I/slv_reg3[25]_Bus2IP_Data[25]_MUX_2887_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[25]_Bus2IP_Data[25]_MUX_2791_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [25]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [25]),
    .O(\USER_LOGIC_I/slv_reg0[25]_Bus2IP_Data[25]_MUX_2791_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[24]_Bus2IP_Data[24]_MUX_3078_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [24]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [24]),
    .O(\USER_LOGIC_I/slv_reg9[24]_Bus2IP_Data[24]_MUX_3078_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[24]_Bus2IP_Data[24]_MUX_3046_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [24]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [24]),
    .O(\USER_LOGIC_I/slv_reg8[24]_Bus2IP_Data[24]_MUX_3046_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[24]_Bus2IP_Data[24]_MUX_3014_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [24]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [24]),
    .O(\USER_LOGIC_I/slv_reg7[24]_Bus2IP_Data[24]_MUX_3014_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[24]_Bus2IP_Data[24]_MUX_2950_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [24]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [24]),
    .O(\USER_LOGIC_I/slv_reg5[24]_Bus2IP_Data[24]_MUX_2950_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[24]_Bus2IP_Data[24]_MUX_2918_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [24]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [24]),
    .O(\USER_LOGIC_I/slv_reg4[24]_Bus2IP_Data[24]_MUX_2918_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[24]_Bus2IP_Data[24]_MUX_2854_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [24]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [24]),
    .O(\USER_LOGIC_I/slv_reg2[24]_Bus2IP_Data[24]_MUX_2854_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[24]_Bus2IP_Data[24]_MUX_2822_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [24]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [24]),
    .O(\USER_LOGIC_I/slv_reg1[24]_Bus2IP_Data[24]_MUX_2822_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[24]_Bus2IP_Data[24]_MUX_2886_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [24]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [24]),
    .O(\USER_LOGIC_I/slv_reg3[24]_Bus2IP_Data[24]_MUX_2886_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[24]_Bus2IP_Data[24]_MUX_2790_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [3]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [24]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [24]),
    .O(\USER_LOGIC_I/slv_reg0[24]_Bus2IP_Data[24]_MUX_2790_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[23]_Bus2IP_Data[23]_MUX_3077_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [23]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [23]),
    .O(\USER_LOGIC_I/slv_reg9[23]_Bus2IP_Data[23]_MUX_3077_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[23]_Bus2IP_Data[23]_MUX_3045_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [23]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [23]),
    .O(\USER_LOGIC_I/slv_reg8[23]_Bus2IP_Data[23]_MUX_3045_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[23]_Bus2IP_Data[23]_MUX_3013_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [23]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [23]),
    .O(\USER_LOGIC_I/slv_reg7[23]_Bus2IP_Data[23]_MUX_3013_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[23]_Bus2IP_Data[23]_MUX_2949_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [23]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [23]),
    .O(\USER_LOGIC_I/slv_reg5[23]_Bus2IP_Data[23]_MUX_2949_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[23]_Bus2IP_Data[23]_MUX_2917_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [23]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [23]),
    .O(\USER_LOGIC_I/slv_reg4[23]_Bus2IP_Data[23]_MUX_2917_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[23]_Bus2IP_Data[23]_MUX_2853_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [23]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [23]),
    .O(\USER_LOGIC_I/slv_reg2[23]_Bus2IP_Data[23]_MUX_2853_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[23]_Bus2IP_Data[23]_MUX_2821_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [23]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [23]),
    .O(\USER_LOGIC_I/slv_reg1[23]_Bus2IP_Data[23]_MUX_2821_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[23]_Bus2IP_Data[23]_MUX_2885_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [23]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [23]),
    .O(\USER_LOGIC_I/slv_reg3[23]_Bus2IP_Data[23]_MUX_2885_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[23]_Bus2IP_Data[23]_MUX_2789_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [23]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [23]),
    .O(\USER_LOGIC_I/slv_reg0[23]_Bus2IP_Data[23]_MUX_2789_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[22]_Bus2IP_Data[22]_MUX_3076_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [22]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [22]),
    .O(\USER_LOGIC_I/slv_reg9[22]_Bus2IP_Data[22]_MUX_3076_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[22]_Bus2IP_Data[22]_MUX_3044_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [22]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [22]),
    .O(\USER_LOGIC_I/slv_reg8[22]_Bus2IP_Data[22]_MUX_3044_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[22]_Bus2IP_Data[22]_MUX_3012_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [22]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [22]),
    .O(\USER_LOGIC_I/slv_reg7[22]_Bus2IP_Data[22]_MUX_3012_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[22]_Bus2IP_Data[22]_MUX_2948_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [22]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [22]),
    .O(\USER_LOGIC_I/slv_reg5[22]_Bus2IP_Data[22]_MUX_2948_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[22]_Bus2IP_Data[22]_MUX_2916_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [22]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [22]),
    .O(\USER_LOGIC_I/slv_reg4[22]_Bus2IP_Data[22]_MUX_2916_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[22]_Bus2IP_Data[22]_MUX_2852_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [22]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [22]),
    .O(\USER_LOGIC_I/slv_reg2[22]_Bus2IP_Data[22]_MUX_2852_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[22]_Bus2IP_Data[22]_MUX_2820_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [22]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [22]),
    .O(\USER_LOGIC_I/slv_reg1[22]_Bus2IP_Data[22]_MUX_2820_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[22]_Bus2IP_Data[22]_MUX_2884_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [22]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [22]),
    .O(\USER_LOGIC_I/slv_reg3[22]_Bus2IP_Data[22]_MUX_2884_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[22]_Bus2IP_Data[22]_MUX_2788_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [22]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [22]),
    .O(\USER_LOGIC_I/slv_reg0[22]_Bus2IP_Data[22]_MUX_2788_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[21]_Bus2IP_Data[21]_MUX_3075_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [21]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [21]),
    .O(\USER_LOGIC_I/slv_reg9[21]_Bus2IP_Data[21]_MUX_3075_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[21]_Bus2IP_Data[21]_MUX_3043_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [21]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [21]),
    .O(\USER_LOGIC_I/slv_reg8[21]_Bus2IP_Data[21]_MUX_3043_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[21]_Bus2IP_Data[21]_MUX_3011_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [21]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [21]),
    .O(\USER_LOGIC_I/slv_reg7[21]_Bus2IP_Data[21]_MUX_3011_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[21]_Bus2IP_Data[21]_MUX_2947_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [21]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [21]),
    .O(\USER_LOGIC_I/slv_reg5[21]_Bus2IP_Data[21]_MUX_2947_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[21]_Bus2IP_Data[21]_MUX_2915_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [21]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [21]),
    .O(\USER_LOGIC_I/slv_reg4[21]_Bus2IP_Data[21]_MUX_2915_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[21]_Bus2IP_Data[21]_MUX_2851_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [21]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [21]),
    .O(\USER_LOGIC_I/slv_reg2[21]_Bus2IP_Data[21]_MUX_2851_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[21]_Bus2IP_Data[21]_MUX_2819_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [21]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [21]),
    .O(\USER_LOGIC_I/slv_reg1[21]_Bus2IP_Data[21]_MUX_2819_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[21]_Bus2IP_Data[21]_MUX_2883_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [21]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [21]),
    .O(\USER_LOGIC_I/slv_reg3[21]_Bus2IP_Data[21]_MUX_2883_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[21]_Bus2IP_Data[21]_MUX_2787_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [21]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [21]),
    .O(\USER_LOGIC_I/slv_reg0[21]_Bus2IP_Data[21]_MUX_2787_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[20]_Bus2IP_Data[20]_MUX_3074_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [20]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [20]),
    .O(\USER_LOGIC_I/slv_reg9[20]_Bus2IP_Data[20]_MUX_3074_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[20]_Bus2IP_Data[20]_MUX_3042_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [20]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [20]),
    .O(\USER_LOGIC_I/slv_reg8[20]_Bus2IP_Data[20]_MUX_3042_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[20]_Bus2IP_Data[20]_MUX_3010_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [20]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [20]),
    .O(\USER_LOGIC_I/slv_reg7[20]_Bus2IP_Data[20]_MUX_3010_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[20]_Bus2IP_Data[20]_MUX_2946_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [20]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [20]),
    .O(\USER_LOGIC_I/slv_reg5[20]_Bus2IP_Data[20]_MUX_2946_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[20]_Bus2IP_Data[20]_MUX_2914_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [20]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [20]),
    .O(\USER_LOGIC_I/slv_reg4[20]_Bus2IP_Data[20]_MUX_2914_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[20]_Bus2IP_Data[20]_MUX_2850_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [20]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [20]),
    .O(\USER_LOGIC_I/slv_reg2[20]_Bus2IP_Data[20]_MUX_2850_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[20]_Bus2IP_Data[20]_MUX_2818_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [20]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [20]),
    .O(\USER_LOGIC_I/slv_reg1[20]_Bus2IP_Data[20]_MUX_2818_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[20]_Bus2IP_Data[20]_MUX_2882_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [20]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [20]),
    .O(\USER_LOGIC_I/slv_reg3[20]_Bus2IP_Data[20]_MUX_2882_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[20]_Bus2IP_Data[20]_MUX_2786_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [20]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [20]),
    .O(\USER_LOGIC_I/slv_reg0[20]_Bus2IP_Data[20]_MUX_2786_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[19]_Bus2IP_Data[19]_MUX_3073_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [19]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [19]),
    .O(\USER_LOGIC_I/slv_reg9[19]_Bus2IP_Data[19]_MUX_3073_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[19]_Bus2IP_Data[19]_MUX_3041_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [19]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [19]),
    .O(\USER_LOGIC_I/slv_reg8[19]_Bus2IP_Data[19]_MUX_3041_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[19]_Bus2IP_Data[19]_MUX_3009_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [19]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [19]),
    .O(\USER_LOGIC_I/slv_reg7[19]_Bus2IP_Data[19]_MUX_3009_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[19]_Bus2IP_Data[19]_MUX_2945_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [19]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [19]),
    .O(\USER_LOGIC_I/slv_reg5[19]_Bus2IP_Data[19]_MUX_2945_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[19]_Bus2IP_Data[19]_MUX_2913_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [19]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [19]),
    .O(\USER_LOGIC_I/slv_reg4[19]_Bus2IP_Data[19]_MUX_2913_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[19]_Bus2IP_Data[19]_MUX_2849_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [19]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [19]),
    .O(\USER_LOGIC_I/slv_reg2[19]_Bus2IP_Data[19]_MUX_2849_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[19]_Bus2IP_Data[19]_MUX_2817_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [19]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [19]),
    .O(\USER_LOGIC_I/slv_reg1[19]_Bus2IP_Data[19]_MUX_2817_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[19]_Bus2IP_Data[19]_MUX_2881_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [19]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [19]),
    .O(\USER_LOGIC_I/slv_reg3[19]_Bus2IP_Data[19]_MUX_2881_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[19]_Bus2IP_Data[19]_MUX_2785_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [19]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [19]),
    .O(\USER_LOGIC_I/slv_reg0[19]_Bus2IP_Data[19]_MUX_2785_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[18]_Bus2IP_Data[18]_MUX_3072_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [18]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [18]),
    .O(\USER_LOGIC_I/slv_reg9[18]_Bus2IP_Data[18]_MUX_3072_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[18]_Bus2IP_Data[18]_MUX_3040_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [18]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [18]),
    .O(\USER_LOGIC_I/slv_reg8[18]_Bus2IP_Data[18]_MUX_3040_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[18]_Bus2IP_Data[18]_MUX_3008_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [18]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [18]),
    .O(\USER_LOGIC_I/slv_reg7[18]_Bus2IP_Data[18]_MUX_3008_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[18]_Bus2IP_Data[18]_MUX_2944_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [18]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [18]),
    .O(\USER_LOGIC_I/slv_reg5[18]_Bus2IP_Data[18]_MUX_2944_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[18]_Bus2IP_Data[18]_MUX_2912_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [18]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [18]),
    .O(\USER_LOGIC_I/slv_reg4[18]_Bus2IP_Data[18]_MUX_2912_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[18]_Bus2IP_Data[18]_MUX_2848_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [18]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [18]),
    .O(\USER_LOGIC_I/slv_reg2[18]_Bus2IP_Data[18]_MUX_2848_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[18]_Bus2IP_Data[18]_MUX_2816_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [18]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [18]),
    .O(\USER_LOGIC_I/slv_reg1[18]_Bus2IP_Data[18]_MUX_2816_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[18]_Bus2IP_Data[18]_MUX_2880_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [18]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [18]),
    .O(\USER_LOGIC_I/slv_reg3[18]_Bus2IP_Data[18]_MUX_2880_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[18]_Bus2IP_Data[18]_MUX_2784_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [18]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [18]),
    .O(\USER_LOGIC_I/slv_reg0[18]_Bus2IP_Data[18]_MUX_2784_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[17]_Bus2IP_Data[17]_MUX_3071_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [17]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [17]),
    .O(\USER_LOGIC_I/slv_reg9[17]_Bus2IP_Data[17]_MUX_3071_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[17]_Bus2IP_Data[17]_MUX_3039_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [17]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [17]),
    .O(\USER_LOGIC_I/slv_reg8[17]_Bus2IP_Data[17]_MUX_3039_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[17]_Bus2IP_Data[17]_MUX_3007_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [17]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [17]),
    .O(\USER_LOGIC_I/slv_reg7[17]_Bus2IP_Data[17]_MUX_3007_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[17]_Bus2IP_Data[17]_MUX_2943_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [17]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [17]),
    .O(\USER_LOGIC_I/slv_reg5[17]_Bus2IP_Data[17]_MUX_2943_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[17]_Bus2IP_Data[17]_MUX_2911_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [17]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [17]),
    .O(\USER_LOGIC_I/slv_reg4[17]_Bus2IP_Data[17]_MUX_2911_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[17]_Bus2IP_Data[17]_MUX_2847_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [17]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [17]),
    .O(\USER_LOGIC_I/slv_reg2[17]_Bus2IP_Data[17]_MUX_2847_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[17]_Bus2IP_Data[17]_MUX_2815_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [17]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [17]),
    .O(\USER_LOGIC_I/slv_reg1[17]_Bus2IP_Data[17]_MUX_2815_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[17]_Bus2IP_Data[17]_MUX_2879_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [17]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [17]),
    .O(\USER_LOGIC_I/slv_reg3[17]_Bus2IP_Data[17]_MUX_2879_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[17]_Bus2IP_Data[17]_MUX_2783_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [17]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [17]),
    .O(\USER_LOGIC_I/slv_reg0[17]_Bus2IP_Data[17]_MUX_2783_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[16]_Bus2IP_Data[16]_MUX_3070_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [16]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [16]),
    .O(\USER_LOGIC_I/slv_reg9[16]_Bus2IP_Data[16]_MUX_3070_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[16]_Bus2IP_Data[16]_MUX_3006_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [16]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [16]),
    .O(\USER_LOGIC_I/slv_reg7[16]_Bus2IP_Data[16]_MUX_3006_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[16]_Bus2IP_Data[16]_MUX_2942_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [16]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [16]),
    .O(\USER_LOGIC_I/slv_reg5[16]_Bus2IP_Data[16]_MUX_2942_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[16]_Bus2IP_Data[16]_MUX_3038_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [16]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [16]),
    .O(\USER_LOGIC_I/slv_reg8[16]_Bus2IP_Data[16]_MUX_3038_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[16]_Bus2IP_Data[16]_MUX_2910_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [16]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [16]),
    .O(\USER_LOGIC_I/slv_reg4[16]_Bus2IP_Data[16]_MUX_2910_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[16]_Bus2IP_Data[16]_MUX_2878_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [16]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [16]),
    .O(\USER_LOGIC_I/slv_reg3[16]_Bus2IP_Data[16]_MUX_2878_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[16]_Bus2IP_Data[16]_MUX_2814_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [16]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [16]),
    .O(\USER_LOGIC_I/slv_reg1[16]_Bus2IP_Data[16]_MUX_2814_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[16]_Bus2IP_Data[16]_MUX_2782_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [16]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [16]),
    .O(\USER_LOGIC_I/slv_reg0[16]_Bus2IP_Data[16]_MUX_2782_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[16]_Bus2IP_Data[16]_MUX_2846_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [2]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [16]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [16]),
    .O(\USER_LOGIC_I/slv_reg2[16]_Bus2IP_Data[16]_MUX_2846_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[15]_Bus2IP_Data[15]_MUX_3069_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [15]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [15]),
    .O(\USER_LOGIC_I/slv_reg9[15]_Bus2IP_Data[15]_MUX_3069_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[15]_Bus2IP_Data[15]_MUX_3037_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [15]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [15]),
    .O(\USER_LOGIC_I/slv_reg8[15]_Bus2IP_Data[15]_MUX_3037_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[15]_Bus2IP_Data[15]_MUX_3005_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [15]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [15]),
    .O(\USER_LOGIC_I/slv_reg7[15]_Bus2IP_Data[15]_MUX_3005_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[15]_Bus2IP_Data[15]_MUX_2941_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [15]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [15]),
    .O(\USER_LOGIC_I/slv_reg5[15]_Bus2IP_Data[15]_MUX_2941_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[15]_Bus2IP_Data[15]_MUX_2909_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [15]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [15]),
    .O(\USER_LOGIC_I/slv_reg4[15]_Bus2IP_Data[15]_MUX_2909_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[15]_Bus2IP_Data[15]_MUX_2877_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [15]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [15]),
    .O(\USER_LOGIC_I/slv_reg3[15]_Bus2IP_Data[15]_MUX_2877_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[15]_Bus2IP_Data[15]_MUX_2813_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [15]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [15]),
    .O(\USER_LOGIC_I/slv_reg1[15]_Bus2IP_Data[15]_MUX_2813_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[15]_Bus2IP_Data[15]_MUX_2781_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [15]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [15]),
    .O(\USER_LOGIC_I/slv_reg0[15]_Bus2IP_Data[15]_MUX_2781_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[15]_Bus2IP_Data[15]_MUX_2845_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [15]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [15]),
    .O(\USER_LOGIC_I/slv_reg2[15]_Bus2IP_Data[15]_MUX_2845_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[14]_Bus2IP_Data[14]_MUX_3068_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [14]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [14]),
    .O(\USER_LOGIC_I/slv_reg9[14]_Bus2IP_Data[14]_MUX_3068_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[14]_Bus2IP_Data[14]_MUX_3036_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [14]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [14]),
    .O(\USER_LOGIC_I/slv_reg8[14]_Bus2IP_Data[14]_MUX_3036_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[14]_Bus2IP_Data[14]_MUX_3004_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [14]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [14]),
    .O(\USER_LOGIC_I/slv_reg7[14]_Bus2IP_Data[14]_MUX_3004_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[14]_Bus2IP_Data[14]_MUX_2940_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [14]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [14]),
    .O(\USER_LOGIC_I/slv_reg5[14]_Bus2IP_Data[14]_MUX_2940_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[14]_Bus2IP_Data[14]_MUX_2908_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [14]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [14]),
    .O(\USER_LOGIC_I/slv_reg4[14]_Bus2IP_Data[14]_MUX_2908_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[14]_Bus2IP_Data[14]_MUX_2876_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [14]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [14]),
    .O(\USER_LOGIC_I/slv_reg3[14]_Bus2IP_Data[14]_MUX_2876_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[14]_Bus2IP_Data[14]_MUX_2812_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [14]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [14]),
    .O(\USER_LOGIC_I/slv_reg1[14]_Bus2IP_Data[14]_MUX_2812_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[14]_Bus2IP_Data[14]_MUX_2780_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [14]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [14]),
    .O(\USER_LOGIC_I/slv_reg0[14]_Bus2IP_Data[14]_MUX_2780_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[14]_Bus2IP_Data[14]_MUX_2844_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [14]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [14]),
    .O(\USER_LOGIC_I/slv_reg2[14]_Bus2IP_Data[14]_MUX_2844_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[13]_Bus2IP_Data[13]_MUX_3067_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [13]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [13]),
    .O(\USER_LOGIC_I/slv_reg9[13]_Bus2IP_Data[13]_MUX_3067_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[13]_Bus2IP_Data[13]_MUX_3035_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [13]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [13]),
    .O(\USER_LOGIC_I/slv_reg8[13]_Bus2IP_Data[13]_MUX_3035_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[13]_Bus2IP_Data[13]_MUX_3003_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [13]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [13]),
    .O(\USER_LOGIC_I/slv_reg7[13]_Bus2IP_Data[13]_MUX_3003_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[13]_Bus2IP_Data[13]_MUX_2939_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [13]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [13]),
    .O(\USER_LOGIC_I/slv_reg5[13]_Bus2IP_Data[13]_MUX_2939_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[13]_Bus2IP_Data[13]_MUX_2907_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [13]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [13]),
    .O(\USER_LOGIC_I/slv_reg4[13]_Bus2IP_Data[13]_MUX_2907_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[13]_Bus2IP_Data[13]_MUX_2875_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [13]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [13]),
    .O(\USER_LOGIC_I/slv_reg3[13]_Bus2IP_Data[13]_MUX_2875_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[13]_Bus2IP_Data[13]_MUX_2811_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [13]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [13]),
    .O(\USER_LOGIC_I/slv_reg1[13]_Bus2IP_Data[13]_MUX_2811_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[13]_Bus2IP_Data[13]_MUX_2779_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [13]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [13]),
    .O(\USER_LOGIC_I/slv_reg0[13]_Bus2IP_Data[13]_MUX_2779_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[13]_Bus2IP_Data[13]_MUX_2843_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [13]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [13]),
    .O(\USER_LOGIC_I/slv_reg2[13]_Bus2IP_Data[13]_MUX_2843_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[12]_Bus2IP_Data[12]_MUX_3066_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [12]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [12]),
    .O(\USER_LOGIC_I/slv_reg9[12]_Bus2IP_Data[12]_MUX_3066_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[12]_Bus2IP_Data[12]_MUX_3034_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [12]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [12]),
    .O(\USER_LOGIC_I/slv_reg8[12]_Bus2IP_Data[12]_MUX_3034_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[12]_Bus2IP_Data[12]_MUX_3002_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [12]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [12]),
    .O(\USER_LOGIC_I/slv_reg7[12]_Bus2IP_Data[12]_MUX_3002_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[12]_Bus2IP_Data[12]_MUX_2938_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [12]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [12]),
    .O(\USER_LOGIC_I/slv_reg5[12]_Bus2IP_Data[12]_MUX_2938_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[12]_Bus2IP_Data[12]_MUX_2906_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [12]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [12]),
    .O(\USER_LOGIC_I/slv_reg4[12]_Bus2IP_Data[12]_MUX_2906_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[12]_Bus2IP_Data[12]_MUX_2874_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [12]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [12]),
    .O(\USER_LOGIC_I/slv_reg3[12]_Bus2IP_Data[12]_MUX_2874_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[12]_Bus2IP_Data[12]_MUX_2810_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [12]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [12]),
    .O(\USER_LOGIC_I/slv_reg1[12]_Bus2IP_Data[12]_MUX_2810_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[12]_Bus2IP_Data[12]_MUX_2778_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [12]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [12]),
    .O(\USER_LOGIC_I/slv_reg0[12]_Bus2IP_Data[12]_MUX_2778_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[12]_Bus2IP_Data[12]_MUX_2842_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [12]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [12]),
    .O(\USER_LOGIC_I/slv_reg2[12]_Bus2IP_Data[12]_MUX_2842_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[11]_Bus2IP_Data[11]_MUX_3065_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [11]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [11]),
    .O(\USER_LOGIC_I/slv_reg9[11]_Bus2IP_Data[11]_MUX_3065_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[11]_Bus2IP_Data[11]_MUX_3033_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [11]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [11]),
    .O(\USER_LOGIC_I/slv_reg8[11]_Bus2IP_Data[11]_MUX_3033_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[11]_Bus2IP_Data[11]_MUX_3001_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [11]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [11]),
    .O(\USER_LOGIC_I/slv_reg7[11]_Bus2IP_Data[11]_MUX_3001_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[11]_Bus2IP_Data[11]_MUX_2937_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [11]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [11]),
    .O(\USER_LOGIC_I/slv_reg5[11]_Bus2IP_Data[11]_MUX_2937_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[11]_Bus2IP_Data[11]_MUX_2905_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [11]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [11]),
    .O(\USER_LOGIC_I/slv_reg4[11]_Bus2IP_Data[11]_MUX_2905_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[11]_Bus2IP_Data[11]_MUX_2873_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [11]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [11]),
    .O(\USER_LOGIC_I/slv_reg3[11]_Bus2IP_Data[11]_MUX_2873_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[11]_Bus2IP_Data[11]_MUX_2809_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [11]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [11]),
    .O(\USER_LOGIC_I/slv_reg1[11]_Bus2IP_Data[11]_MUX_2809_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[11]_Bus2IP_Data[11]_MUX_2777_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [11]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [11]),
    .O(\USER_LOGIC_I/slv_reg0[11]_Bus2IP_Data[11]_MUX_2777_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[11]_Bus2IP_Data[11]_MUX_2841_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [11]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [11]),
    .O(\USER_LOGIC_I/slv_reg2[11]_Bus2IP_Data[11]_MUX_2841_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[10]_Bus2IP_Data[10]_MUX_3064_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [10]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [10]),
    .O(\USER_LOGIC_I/slv_reg9[10]_Bus2IP_Data[10]_MUX_3064_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[10]_Bus2IP_Data[10]_MUX_3032_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [10]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [10]),
    .O(\USER_LOGIC_I/slv_reg8[10]_Bus2IP_Data[10]_MUX_3032_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[10]_Bus2IP_Data[10]_MUX_3000_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [10]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [10]),
    .O(\USER_LOGIC_I/slv_reg7[10]_Bus2IP_Data[10]_MUX_3000_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[10]_Bus2IP_Data[10]_MUX_2936_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [10]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [10]),
    .O(\USER_LOGIC_I/slv_reg5[10]_Bus2IP_Data[10]_MUX_2936_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[10]_Bus2IP_Data[10]_MUX_2904_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [10]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [10]),
    .O(\USER_LOGIC_I/slv_reg4[10]_Bus2IP_Data[10]_MUX_2904_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[10]_Bus2IP_Data[10]_MUX_2872_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [10]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [10]),
    .O(\USER_LOGIC_I/slv_reg3[10]_Bus2IP_Data[10]_MUX_2872_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[10]_Bus2IP_Data[10]_MUX_2808_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [10]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [10]),
    .O(\USER_LOGIC_I/slv_reg1[10]_Bus2IP_Data[10]_MUX_2808_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[10]_Bus2IP_Data[10]_MUX_2776_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [10]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [10]),
    .O(\USER_LOGIC_I/slv_reg0[10]_Bus2IP_Data[10]_MUX_2776_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[10]_Bus2IP_Data[10]_MUX_2840_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [10]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [10]),
    .O(\USER_LOGIC_I/slv_reg2[10]_Bus2IP_Data[10]_MUX_2840_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[9]_Bus2IP_Data[9]_MUX_3063_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [9]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [9]),
    .O(\USER_LOGIC_I/slv_reg9[9]_Bus2IP_Data[9]_MUX_3063_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[9]_Bus2IP_Data[9]_MUX_3031_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [9]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [9]),
    .O(\USER_LOGIC_I/slv_reg8[9]_Bus2IP_Data[9]_MUX_3031_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[9]_Bus2IP_Data[9]_MUX_2999_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [9]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [9]),
    .O(\USER_LOGIC_I/slv_reg7[9]_Bus2IP_Data[9]_MUX_2999_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[9]_Bus2IP_Data[9]_MUX_2935_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [9]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [9]),
    .O(\USER_LOGIC_I/slv_reg5[9]_Bus2IP_Data[9]_MUX_2935_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[9]_Bus2IP_Data[9]_MUX_2903_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [9]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [9]),
    .O(\USER_LOGIC_I/slv_reg4[9]_Bus2IP_Data[9]_MUX_2903_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[9]_Bus2IP_Data[9]_MUX_2871_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [9]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [9]),
    .O(\USER_LOGIC_I/slv_reg3[9]_Bus2IP_Data[9]_MUX_2871_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[9]_Bus2IP_Data[9]_MUX_2807_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [9]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [9]),
    .O(\USER_LOGIC_I/slv_reg1[9]_Bus2IP_Data[9]_MUX_2807_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[9]_Bus2IP_Data[9]_MUX_2775_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [9]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [9]),
    .O(\USER_LOGIC_I/slv_reg0[9]_Bus2IP_Data[9]_MUX_2775_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[9]_Bus2IP_Data[9]_MUX_2839_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [9]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [9]),
    .O(\USER_LOGIC_I/slv_reg2[9]_Bus2IP_Data[9]_MUX_2839_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[8]_Bus2IP_Data[8]_MUX_3062_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [8]),
    .O(\USER_LOGIC_I/slv_reg9[8]_Bus2IP_Data[8]_MUX_3062_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[8]_Bus2IP_Data[8]_MUX_3030_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [8]),
    .O(\USER_LOGIC_I/slv_reg8[8]_Bus2IP_Data[8]_MUX_3030_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[8]_Bus2IP_Data[8]_MUX_2998_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [8]),
    .O(\USER_LOGIC_I/slv_reg7[8]_Bus2IP_Data[8]_MUX_2998_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[8]_Bus2IP_Data[8]_MUX_2934_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [8]),
    .O(\USER_LOGIC_I/slv_reg5[8]_Bus2IP_Data[8]_MUX_2934_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[8]_Bus2IP_Data[8]_MUX_2902_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [8]),
    .O(\USER_LOGIC_I/slv_reg4[8]_Bus2IP_Data[8]_MUX_2902_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[8]_Bus2IP_Data[8]_MUX_2870_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [8]),
    .O(\USER_LOGIC_I/slv_reg3[8]_Bus2IP_Data[8]_MUX_2870_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[8]_Bus2IP_Data[8]_MUX_2806_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [8]),
    .O(\USER_LOGIC_I/slv_reg1[8]_Bus2IP_Data[8]_MUX_2806_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[8]_Bus2IP_Data[8]_MUX_2774_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [8]),
    .O(\USER_LOGIC_I/slv_reg0[8]_Bus2IP_Data[8]_MUX_2774_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[8]_Bus2IP_Data[8]_MUX_2838_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [1]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [8]),
    .O(\USER_LOGIC_I/slv_reg2[8]_Bus2IP_Data[8]_MUX_2838_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[7]_Bus2IP_Data[7]_MUX_3061_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [7]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [7]),
    .O(\USER_LOGIC_I/slv_reg9[7]_Bus2IP_Data[7]_MUX_3061_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[7]_Bus2IP_Data[7]_MUX_3029_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [7]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [7]),
    .O(\USER_LOGIC_I/slv_reg8[7]_Bus2IP_Data[7]_MUX_3029_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[7]_Bus2IP_Data[7]_MUX_2997_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [7]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [7]),
    .O(\USER_LOGIC_I/slv_reg7[7]_Bus2IP_Data[7]_MUX_2997_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[7]_Bus2IP_Data[7]_MUX_2933_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [7]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [7]),
    .O(\USER_LOGIC_I/slv_reg5[7]_Bus2IP_Data[7]_MUX_2933_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[7]_Bus2IP_Data[7]_MUX_2901_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [7]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [7]),
    .O(\USER_LOGIC_I/slv_reg4[7]_Bus2IP_Data[7]_MUX_2901_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[7]_Bus2IP_Data[7]_MUX_2869_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [7]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [7]),
    .O(\USER_LOGIC_I/slv_reg3[7]_Bus2IP_Data[7]_MUX_2869_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[7]_Bus2IP_Data[7]_MUX_2805_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [7]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [7]),
    .O(\USER_LOGIC_I/slv_reg1[7]_Bus2IP_Data[7]_MUX_2805_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[7]_Bus2IP_Data[7]_MUX_2773_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [7]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [7]),
    .O(\USER_LOGIC_I/slv_reg0[7]_Bus2IP_Data[7]_MUX_2773_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[7]_Bus2IP_Data[7]_MUX_2837_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [7]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [7]),
    .O(\USER_LOGIC_I/slv_reg2[7]_Bus2IP_Data[7]_MUX_2837_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[6]_Bus2IP_Data[6]_MUX_3060_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [6]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [6]),
    .O(\USER_LOGIC_I/slv_reg9[6]_Bus2IP_Data[6]_MUX_3060_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[6]_Bus2IP_Data[6]_MUX_3028_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [6]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [6]),
    .O(\USER_LOGIC_I/slv_reg8[6]_Bus2IP_Data[6]_MUX_3028_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[6]_Bus2IP_Data[6]_MUX_2996_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [6]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [6]),
    .O(\USER_LOGIC_I/slv_reg7[6]_Bus2IP_Data[6]_MUX_2996_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[6]_Bus2IP_Data[6]_MUX_2932_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [6]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [6]),
    .O(\USER_LOGIC_I/slv_reg5[6]_Bus2IP_Data[6]_MUX_2932_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[6]_Bus2IP_Data[6]_MUX_2900_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [6]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [6]),
    .O(\USER_LOGIC_I/slv_reg4[6]_Bus2IP_Data[6]_MUX_2900_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[6]_Bus2IP_Data[6]_MUX_2868_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [6]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [6]),
    .O(\USER_LOGIC_I/slv_reg3[6]_Bus2IP_Data[6]_MUX_2868_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[6]_Bus2IP_Data[6]_MUX_2804_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [6]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [6]),
    .O(\USER_LOGIC_I/slv_reg1[6]_Bus2IP_Data[6]_MUX_2804_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[6]_Bus2IP_Data[6]_MUX_2772_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [6]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [6]),
    .O(\USER_LOGIC_I/slv_reg0[6]_Bus2IP_Data[6]_MUX_2772_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[6]_Bus2IP_Data[6]_MUX_2836_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [6]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [6]),
    .O(\USER_LOGIC_I/slv_reg2[6]_Bus2IP_Data[6]_MUX_2836_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[5]_Bus2IP_Data[5]_MUX_3059_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [5]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [5]),
    .O(\USER_LOGIC_I/slv_reg9[5]_Bus2IP_Data[5]_MUX_3059_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[5]_Bus2IP_Data[5]_MUX_3027_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [5]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [5]),
    .O(\USER_LOGIC_I/slv_reg8[5]_Bus2IP_Data[5]_MUX_3027_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[5]_Bus2IP_Data[5]_MUX_2995_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [5]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [5]),
    .O(\USER_LOGIC_I/slv_reg7[5]_Bus2IP_Data[5]_MUX_2995_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[5]_Bus2IP_Data[5]_MUX_2931_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [5]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [5]),
    .O(\USER_LOGIC_I/slv_reg5[5]_Bus2IP_Data[5]_MUX_2931_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[5]_Bus2IP_Data[5]_MUX_2899_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [5]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [5]),
    .O(\USER_LOGIC_I/slv_reg4[5]_Bus2IP_Data[5]_MUX_2899_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[5]_Bus2IP_Data[5]_MUX_2867_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [5]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [5]),
    .O(\USER_LOGIC_I/slv_reg3[5]_Bus2IP_Data[5]_MUX_2867_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[5]_Bus2IP_Data[5]_MUX_2803_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [5]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [5]),
    .O(\USER_LOGIC_I/slv_reg1[5]_Bus2IP_Data[5]_MUX_2803_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[5]_Bus2IP_Data[5]_MUX_2771_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [5]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [5]),
    .O(\USER_LOGIC_I/slv_reg0[5]_Bus2IP_Data[5]_MUX_2771_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[5]_Bus2IP_Data[5]_MUX_2835_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [5]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [5]),
    .O(\USER_LOGIC_I/slv_reg2[5]_Bus2IP_Data[5]_MUX_2835_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[4]_Bus2IP_Data[4]_MUX_3058_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [4]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [4]),
    .O(\USER_LOGIC_I/slv_reg9[4]_Bus2IP_Data[4]_MUX_3058_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[4]_Bus2IP_Data[4]_MUX_3026_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [4]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [4]),
    .O(\USER_LOGIC_I/slv_reg8[4]_Bus2IP_Data[4]_MUX_3026_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[4]_Bus2IP_Data[4]_MUX_2994_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [4]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [4]),
    .O(\USER_LOGIC_I/slv_reg7[4]_Bus2IP_Data[4]_MUX_2994_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[4]_Bus2IP_Data[4]_MUX_2930_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [4]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [4]),
    .O(\USER_LOGIC_I/slv_reg5[4]_Bus2IP_Data[4]_MUX_2930_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[4]_Bus2IP_Data[4]_MUX_2898_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [4]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [4]),
    .O(\USER_LOGIC_I/slv_reg4[4]_Bus2IP_Data[4]_MUX_2898_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[4]_Bus2IP_Data[4]_MUX_2866_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [4]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [4]),
    .O(\USER_LOGIC_I/slv_reg3[4]_Bus2IP_Data[4]_MUX_2866_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[4]_Bus2IP_Data[4]_MUX_2802_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [4]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [4]),
    .O(\USER_LOGIC_I/slv_reg1[4]_Bus2IP_Data[4]_MUX_2802_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[4]_Bus2IP_Data[4]_MUX_2770_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [4]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [4]),
    .O(\USER_LOGIC_I/slv_reg0[4]_Bus2IP_Data[4]_MUX_2770_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[4]_Bus2IP_Data[4]_MUX_2834_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [4]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [4]),
    .O(\USER_LOGIC_I/slv_reg2[4]_Bus2IP_Data[4]_MUX_2834_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[3]_Bus2IP_Data[3]_MUX_3057_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [3]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [3]),
    .O(\USER_LOGIC_I/slv_reg9[3]_Bus2IP_Data[3]_MUX_3057_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[3]_Bus2IP_Data[3]_MUX_3025_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [3]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [3]),
    .O(\USER_LOGIC_I/slv_reg8[3]_Bus2IP_Data[3]_MUX_3025_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[3]_Bus2IP_Data[3]_MUX_2993_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [3]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [3]),
    .O(\USER_LOGIC_I/slv_reg7[3]_Bus2IP_Data[3]_MUX_2993_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[3]_Bus2IP_Data[3]_MUX_2929_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [3]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [3]),
    .O(\USER_LOGIC_I/slv_reg5[3]_Bus2IP_Data[3]_MUX_2929_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[3]_Bus2IP_Data[3]_MUX_2897_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [3]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [3]),
    .O(\USER_LOGIC_I/slv_reg4[3]_Bus2IP_Data[3]_MUX_2897_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[3]_Bus2IP_Data[3]_MUX_2865_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [3]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [3]),
    .O(\USER_LOGIC_I/slv_reg3[3]_Bus2IP_Data[3]_MUX_2865_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[3]_Bus2IP_Data[3]_MUX_2801_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [3]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [3]),
    .O(\USER_LOGIC_I/slv_reg1[3]_Bus2IP_Data[3]_MUX_2801_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[3]_Bus2IP_Data[3]_MUX_2769_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [3]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [3]),
    .O(\USER_LOGIC_I/slv_reg0[3]_Bus2IP_Data[3]_MUX_2769_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[3]_Bus2IP_Data[3]_MUX_2833_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [3]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [3]),
    .O(\USER_LOGIC_I/slv_reg2[3]_Bus2IP_Data[3]_MUX_2833_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[2]_Bus2IP_Data[2]_MUX_3056_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [2]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [2]),
    .O(\USER_LOGIC_I/slv_reg9[2]_Bus2IP_Data[2]_MUX_3056_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[2]_Bus2IP_Data[2]_MUX_3024_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [2]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [2]),
    .O(\USER_LOGIC_I/slv_reg8[2]_Bus2IP_Data[2]_MUX_3024_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[2]_Bus2IP_Data[2]_MUX_2992_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [2]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [2]),
    .O(\USER_LOGIC_I/slv_reg7[2]_Bus2IP_Data[2]_MUX_2992_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[2]_Bus2IP_Data[2]_MUX_2928_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [2]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [2]),
    .O(\USER_LOGIC_I/slv_reg5[2]_Bus2IP_Data[2]_MUX_2928_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[2]_Bus2IP_Data[2]_MUX_2896_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [2]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [2]),
    .O(\USER_LOGIC_I/slv_reg4[2]_Bus2IP_Data[2]_MUX_2896_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[2]_Bus2IP_Data[2]_MUX_2864_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [2]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [2]),
    .O(\USER_LOGIC_I/slv_reg3[2]_Bus2IP_Data[2]_MUX_2864_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[2]_Bus2IP_Data[2]_MUX_2800_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [2]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [2]),
    .O(\USER_LOGIC_I/slv_reg1[2]_Bus2IP_Data[2]_MUX_2800_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[2]_Bus2IP_Data[2]_MUX_2768_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [2]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [2]),
    .O(\USER_LOGIC_I/slv_reg0[2]_Bus2IP_Data[2]_MUX_2768_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[2]_Bus2IP_Data[2]_MUX_2832_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [2]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [2]),
    .O(\USER_LOGIC_I/slv_reg2[2]_Bus2IP_Data[2]_MUX_2832_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[1]_Bus2IP_Data[1]_MUX_3055_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [1]),
    .O(\USER_LOGIC_I/slv_reg9[1]_Bus2IP_Data[1]_MUX_3055_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[1]_Bus2IP_Data[1]_MUX_3023_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [1]),
    .O(\USER_LOGIC_I/slv_reg8[1]_Bus2IP_Data[1]_MUX_3023_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[1]_Bus2IP_Data[1]_MUX_2991_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [1]),
    .O(\USER_LOGIC_I/slv_reg7[1]_Bus2IP_Data[1]_MUX_2991_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[1]_Bus2IP_Data[1]_MUX_2927_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [1]),
    .O(\USER_LOGIC_I/slv_reg5[1]_Bus2IP_Data[1]_MUX_2927_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[1]_Bus2IP_Data[1]_MUX_2895_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [1]),
    .O(\USER_LOGIC_I/slv_reg4[1]_Bus2IP_Data[1]_MUX_2895_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[1]_Bus2IP_Data[1]_MUX_2863_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [1]),
    .O(\USER_LOGIC_I/slv_reg3[1]_Bus2IP_Data[1]_MUX_2863_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[1]_Bus2IP_Data[1]_MUX_2799_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [1]),
    .O(\USER_LOGIC_I/slv_reg1[1]_Bus2IP_Data[1]_MUX_2799_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[1]_Bus2IP_Data[1]_MUX_2767_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [1]),
    .O(\USER_LOGIC_I/slv_reg0[1]_Bus2IP_Data[1]_MUX_2767_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[1]_Bus2IP_Data[1]_MUX_2831_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [1]),
    .O(\USER_LOGIC_I/slv_reg2[1]_Bus2IP_Data[1]_MUX_2831_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg9[0]_Bus2IP_Data[0]_MUX_3054_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg9 [0]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [0]),
    .O(\USER_LOGIC_I/slv_reg9[0]_Bus2IP_Data[0]_MUX_3054_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg8[0]_Bus2IP_Data[0]_MUX_3022_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg8 [0]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [0]),
    .O(\USER_LOGIC_I/slv_reg8[0]_Bus2IP_Data[0]_MUX_3022_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg5[0]_Bus2IP_Data[0]_MUX_2926_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [0]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [0]),
    .O(\USER_LOGIC_I/slv_reg5[0]_Bus2IP_Data[0]_MUX_2926_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg4[0]_Bus2IP_Data[0]_MUX_2894_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg4 [0]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [0]),
    .O(\USER_LOGIC_I/slv_reg4[0]_Bus2IP_Data[0]_MUX_2894_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg7[0]_Bus2IP_Data[0]_MUX_2990_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg7 [0]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [0]),
    .O(\USER_LOGIC_I/slv_reg7[0]_Bus2IP_Data[0]_MUX_2990_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg3[0]_Bus2IP_Data[0]_MUX_2862_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [0]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [0]),
    .O(\USER_LOGIC_I/slv_reg3[0]_Bus2IP_Data[0]_MUX_2862_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg2[0]_Bus2IP_Data[0]_MUX_2830_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [0]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [0]),
    .O(\USER_LOGIC_I/slv_reg2[0]_Bus2IP_Data[0]_MUX_2830_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg0[0]_Bus2IP_Data[0]_MUX_2766_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [0]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [0]),
    .O(\USER_LOGIC_I/slv_reg0[0]_Bus2IP_Data[0]_MUX_2766_o )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/Mmux_slv_reg1[0]_Bus2IP_Data[0]_MUX_2798_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i [0]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [0]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg [0]),
    .O(\USER_LOGIC_I/slv_reg1[0]_Bus2IP_Data[0]_MUX_2798_o )
  );
  X_LUT5 #(
    .INIT ( 32'h00FC2222 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_GND_39_o_GND_39_o_mux_62_OUT151  (
    .ADR0(\USER_LOGIC_I/slv_reg1 [8]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [31]),
    .ADR2(\USER_LOGIC_I/slv_reg0 [7]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_203_o1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[24] )
  );
  X_LUT4 #(
    .INIT ( 16'hE5FF ))
  \USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o_01  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/hcnt [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/hcnt [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/hcnt [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o311_1273 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o_0 )
  );
  X_LUT4 #(
    .INIT ( 16'hA9FF ))
  \USER_LOGIC_I/hdmi_out_inst/_n02251  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/hcnt [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/hcnt [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/hcnt [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o311_1273 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/_n0225 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \USER_LOGIC_I/hdmi_out_inst/GND_39_o_vsr[15]_LessThan_38_o_inv2  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_vsr[15]_LessThan_38_o_inv1 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/vcnt [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/vcnt [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/vcnt [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/vcnt [5]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/vcnt [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_vsr[15]_LessThan_38_o_inv )
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \USER_LOGIC_I/hdmi_out_inst/GND_39_o_vsr[15]_LessThan_38_o_inv11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/vcnt [6]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/vcnt [7]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/vcnt [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/vcnt [9]),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_vsr[15]_LessThan_38_o_inv1 )
  );
  X_LUT5 #(
    .INIT ( 32'h0022FCFC ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_GND_39_o_GND_39_o_mux_62_OUT31  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [19]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [31]),
    .ADR2(\USER_LOGIC_I/slv_reg1 [20]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_203_o1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[12] )
  );
  X_LUT5 #(
    .INIT ( 32'h000C0A0A ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_GND_39_o_GND_39_o_mux_62_OUT21  (
    .ADR0(\USER_LOGIC_I/slv_reg1 [21]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [20]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [31]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_203_o1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[11] )
  );
  X_LUT5 #(
    .INIT ( 32'h000C0A0A ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_GND_39_o_GND_39_o_mux_62_OUT41  (
    .ADR0(\USER_LOGIC_I/slv_reg1 [19]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [18]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [31]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_203_o1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[13] )
  );
  X_LUT5 #(
    .INIT ( 32'h000C0A0A ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_GND_39_o_GND_39_o_mux_62_OUT51  (
    .ADR0(\USER_LOGIC_I/slv_reg1 [18]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [17]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [31]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_203_o1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[14] )
  );
  X_LUT5 #(
    .INIT ( 32'h000C0A0A ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_GND_39_o_GND_39_o_mux_62_OUT61  (
    .ADR0(\USER_LOGIC_I/slv_reg1 [17]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [16]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [31]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_203_o1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[15] )
  );
  X_LUT5 #(
    .INIT ( 32'h000C0A0A ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_GND_39_o_GND_39_o_mux_62_OUT71  (
    .ADR0(\USER_LOGIC_I/slv_reg1 [16]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [15]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [31]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_203_o1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[16] )
  );
  X_LUT5 #(
    .INIT ( 32'h000C0A0A ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_GND_39_o_GND_39_o_mux_62_OUT81  (
    .ADR0(\USER_LOGIC_I/slv_reg1 [15]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [14]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [31]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_203_o1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[17] )
  );
  X_LUT5 #(
    .INIT ( 32'h000C0A0A ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_GND_39_o_GND_39_o_mux_62_OUT91  (
    .ADR0(\USER_LOGIC_I/slv_reg1 [14]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [13]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [31]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_203_o1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[18] )
  );
  X_LUT5 #(
    .INIT ( 32'h000C0A0A ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_GND_39_o_GND_39_o_mux_62_OUT101  (
    .ADR0(\USER_LOGIC_I/slv_reg1 [13]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [12]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [31]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_203_o1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[19] )
  );
  X_LUT5 #(
    .INIT ( 32'h000C0A0A ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_GND_39_o_GND_39_o_mux_62_OUT111  (
    .ADR0(\USER_LOGIC_I/slv_reg1 [12]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [11]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [31]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_203_o1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[20] )
  );
  X_LUT5 #(
    .INIT ( 32'h000C0A0A ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_GND_39_o_GND_39_o_mux_62_OUT121  (
    .ADR0(\USER_LOGIC_I/slv_reg1 [11]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [10]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [31]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_203_o1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[21] )
  );
  X_LUT5 #(
    .INIT ( 32'h000C0A0A ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_GND_39_o_GND_39_o_mux_62_OUT131  (
    .ADR0(\USER_LOGIC_I/slv_reg1 [10]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [9]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [31]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_203_o1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[22] )
  );
  X_LUT5 #(
    .INIT ( 32'h000C0A0A ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_GND_39_o_GND_39_o_mux_62_OUT141  (
    .ADR0(\USER_LOGIC_I/slv_reg1 [9]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [8]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [31]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_203_o1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[23] )
  );
  X_LUT5 #(
    .INIT ( 32'h000C0A0A ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_GND_39_o_GND_39_o_mux_62_OUT261  (
    .ADR0(\USER_LOGIC_I/slv_reg1 [23]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [22]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [31]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_203_o1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[9] )
  );
  X_LUT3 #(
    .INIT ( 8'h1F ))
  \USER_LOGIC_I/hdmi_out_inst/columnCounter[15]_columnLimit[15]_LessThan_13_o11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/columnCounter [8]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/columnCounter [7]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/columnCounter [9]),
    .O(\USER_LOGIC_I/hdmi_out_inst/columnCounter[15]_columnLimit[15]_LessThan_13_o )
  );
  X_LUT3 #(
    .INIT ( 8'h20 ))
  \USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_203_o11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/hcnt [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/hcnt [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o311_1273 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_203_o1 )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_equal_58_o<0>2  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_equal_58_o<0>1 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/vcnt [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/vcnt [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/vcnt [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/vcnt [0]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/vcnt [9]),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_equal_58_o )
  );
  X_LUT3 #(
    .INIT ( 8'hFE ))
  \USER_LOGIC_I/hdmi_out_inst/active_video_i111  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/hcnt [5]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/hcnt [7]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/hcnt [6]),
    .O(\USER_LOGIC_I/hdmi_out_inst/active_video_i11 )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_equal_58_o<0>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/vcnt [6]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/vcnt [5]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/vcnt [4]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/vcnt [8]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/vcnt [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_equal_58_o<0>1 )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFFEEE ))
  \USER_LOGIC_I/hdmi_out_inst/GND_39_o_hsr[15]_LessThan_37_o_inv1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/hcnt [7]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/hcnt [9]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/hcnt [6]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [5]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/hcnt [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_hsr[15]_LessThan_37_o_inv )
  );
  X_LUT6 #(
    .INIT ( 64'h7777557522220020 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT191  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [30]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [29]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [4]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [23]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<16>1 ),
    .ADR5(VFBC_RD_DATA_9_IBUF_399),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<4> )
  );
  X_LUT6 #(
    .INIT ( 64'h7777557522220020 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT201  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [30]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [29]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [5]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [23]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<16>1 ),
    .ADR5(VFBC_RD_DATA_10_IBUF_398),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<5> )
  );
  X_LUT6 #(
    .INIT ( 64'h7777557522220020 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT211  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [30]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [29]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [6]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [23]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<16>1 ),
    .ADR5(VFBC_RD_DATA_11_IBUF_397),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<6> )
  );
  X_LUT6 #(
    .INIT ( 64'h7777557522220020 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT221  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [30]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [29]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [7]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [23]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<16>1 ),
    .ADR5(VFBC_RD_DATA_12_IBUF_396),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<7> )
  );
  X_LUT5 #(
    .INIT ( 32'h22220020 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT241  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [30]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [29]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [23]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<9> )
  );
  X_LUT3 #(
    .INIT ( 8'hFD ))
  \USER_LOGIC_I/hdmi_out_inst/LOCKED_I_enabled_OR_66_o1  (
    .ADR0(LOCKED_I_IBUF_474),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_cy<4>_1313 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<6>_1323 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/LOCKED_I_enabled_OR_66_o )
  );
  X_LUT6 #(
    .INIT ( 64'hFF775F5F55110505 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT10411  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<1> ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<2> ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT813 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT1041 )
  );
  X_LUT3 #(
    .INIT ( 8'hB1 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_c1_reg_decision3_mux_54_OUT91  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c0_reg_1604 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c1_reg_decision3_mux_54_OUT [8])
  );
  X_LUT3 #(
    .INIT ( 8'h96 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_q_m<6>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [5]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [6]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [6])
  );
  X_LUT3 #(
    .INIT ( 8'h96 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd3_lut<0>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [16]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [17]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [20]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd3_lut [0])
  );
  X_LUT6 #(
    .INIT ( 64'hAAAAA955555555AA ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_q_m<1>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [3]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [1])
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFA8AA ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_q_m<3>111  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_q_m<3>11 )
  );
  X_LUT3 #(
    .INIT ( 8'h96 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_q_m<2>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [2])
  );
  X_LUT4 #(
    .INIT ( 16'h5755 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_q_m<3>121  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_q_m<3>12 )
  );
  X_LUT3 #(
    .INIT ( 8'hE8 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd31  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [17]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [20]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [16]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd3 )
  );
  X_LUT5 #(
    .INIT ( 32'hA88A2002 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT41  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision2_1634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision3_1633 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT61_1594 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<1> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/GND_108_o_cnt[4]_mux_55_OUT<1> )
  );
  X_LUT3 #(
    .INIT ( 8'h96 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<1>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<1> )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd_lut<0>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [21]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [22]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd_lut [0])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_n0233_lut<3>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_n0233_lut [3])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_n0233_lut<2>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_n0233_lut [2])
  );
  X_LUT6 #(
    .INIT ( 64'hFF775F5F55110505 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT10411  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<1> ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<2> ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT813 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT1041 )
  );
  X_LUT2 #(
    .INIT ( 4'hD ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_c1_reg_decision3_mux_54_OUT91  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/c1_reg_decision3_mux_54_OUT [8])
  );
  X_LUT3 #(
    .INIT ( 8'h96 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_q_m<6>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [5]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [6]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [6])
  );
  X_LUT3 #(
    .INIT ( 8'h96 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd3_lut<0>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [8]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [9]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [12]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd3_lut [0])
  );
  X_LUT6 #(
    .INIT ( 64'hAAAAA955555555AA ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_q_m<1>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [3]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [1])
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFA8AA ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_q_m<3>111  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_q_m<3>11 )
  );
  X_LUT3 #(
    .INIT ( 8'h96 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_q_m<2>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [2])
  );
  X_LUT4 #(
    .INIT ( 16'h5755 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_q_m<3>121  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_q_m<3>12 )
  );
  X_LUT3 #(
    .INIT ( 8'hE8 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd31  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [9]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [12]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd3 )
  );
  X_LUT5 #(
    .INIT ( 32'hA88A2002 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT41  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision2_1737 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision3_1736 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT61_1697 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<1> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/GND_108_o_cnt[4]_mux_55_OUT<1> )
  );
  X_LUT3 #(
    .INIT ( 8'h96 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<1>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<1> )
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0233_lut<1>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0233_lut [1])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd_lut<0>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [13]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [14]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd_lut [0])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0233_lut<3>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0233_lut [3])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0233_lut<2>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0233_lut [2])
  );
  X_LUT6 #(
    .INIT ( 64'hFF775F5F55110505 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT10411  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<1> ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<2> ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT813 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT1041 )
  );
  X_LUT2 #(
    .INIT ( 4'hD ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_c1_reg_decision3_mux_54_OUT91  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/c1_reg_decision3_mux_54_OUT [8])
  );
  X_LUT3 #(
    .INIT ( 8'h96 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_q_m<6>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [5]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [6]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [6])
  );
  X_LUT3 #(
    .INIT ( 8'h96 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd3_lut<0>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd3_lut [0])
  );
  X_LUT6 #(
    .INIT ( 64'hAAAAA955555555AA ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_q_m<1>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [3]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [1])
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFA8AA ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_q_m<3>111  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_q_m<3>11 )
  );
  X_LUT3 #(
    .INIT ( 8'h96 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_q_m<2>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [2])
  );
  X_LUT4 #(
    .INIT ( 16'h5755 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_q_m<3>121  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_q_m<3>12 )
  );
  X_LUT3 #(
    .INIT ( 8'hE8 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd31  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [4]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd3 )
  );
  X_LUT5 #(
    .INIT ( 32'hA88A2002 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT41  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision2_1838 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision3_1837 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT61_1798 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<1> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/GND_108_o_cnt[4]_mux_55_OUT<1> )
  );
  X_LUT3 #(
    .INIT ( 8'h96 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<1>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<1> )
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0233_lut<1>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0233_lut [1])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd_lut<0>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [5]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [6]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd_lut [0])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0233_lut<3>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0233_lut [3])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0233_lut<2>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0233_lut [2])
  );
  X_LUT3 #(
    .INIT ( 8'h6A ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_ra_d21  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_ra_d2 )
  );
  X_LUT3 #(
    .INIT ( 8'h6A ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_wa_d21  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_wa_d2 )
  );
  X_LUT4 #(
    .INIT ( 16'h6AAA ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_ra_d31  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_ra_d3 )
  );
  X_LUT4 #(
    .INIT ( 16'h6AAA ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_wa_d31  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_wa_d3 )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mmux_mux16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [15]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux [0])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mmux_mux21  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [10]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [25]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux [10])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mmux_mux31  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [11]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [26]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux [11])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mmux_mux41  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [12]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [27]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux [12])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mmux_mux51  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [13]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [28]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux [13])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mmux_mux61  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [14]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [29]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux [14])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mmux_mux71  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [16]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux [1])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mmux_mux81  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [17]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux [2])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mmux_mux91  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [18]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux [3])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mmux_mux101  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [4]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [19]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux [4])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mmux_mux111  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [5]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [20]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux [5])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mmux_mux121  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [6]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [21]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux [6])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mmux_mux131  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [7]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [22]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux [7])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mmux_mux141  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [8]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [23]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux [8])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mmux_mux151  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [9]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/db [24]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/mux [9])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_ra_d111  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_ra_d1 )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_wa_d111  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_wa_d1 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF828882888288 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address01011  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0515 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_tmp_12_fu_493_p2_lut [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_tmp_12_fu_493_p2_lut [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/columnCounter [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0513 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [1])
  );
  X_LUT6 #(
    .INIT ( 64'h0001010101010101 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In21  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2_2746 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd4_2741 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd31_2740 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [0]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In2 )
  );
  X_LUT3 #(
    .INIT ( 8'h80 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_GND_42_o_GND_42_o_AND_125_o1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd31_2740 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/GND_42_o_GND_42_o_AND_125_o )
  );
  X_LUT3 #(
    .INIT ( 8'h2A ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_GND_42_o_GND_42_o_AND_123_o1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2_2746 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/GND_42_o_GND_42_o_AND_123_o )
  );
  X_LUT4 #(
    .INIT ( 16'h0222 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address05151  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd31_2740 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd4_2741 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0515 )
  );
  X_LUT3 #(
    .INIT ( 8'h2A ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32-In1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd31_2740 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32-In )
  );
  X_LUT4 #(
    .INIT ( 16'hFF2A ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_pixelLine_ce01  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd31_2740 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd4_2741 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_ce0 )
  );
  X_LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA9 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_tmp_7_fu_417_p2_xor<7>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/columnCounter [7]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/columnCounter [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/columnCounter [3]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/columnCounter [4]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/columnCounter [5]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/columnCounter [6]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_fu_417_p2 [7])
  );
  X_LUT4 #(
    .INIT ( 16'hAAA9 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_tmp_7_fu_417_p2_xor<5>12  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/columnCounter [5]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/columnCounter [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/columnCounter [3]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/columnCounter [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_fu_417_p2 [5])
  );
  X_LUT3 #(
    .INIT ( 8'h80 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address051621  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [5]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address05161 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address05162 )
  );
  X_LUT3 #(
    .INIT ( 8'hA9 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_tmp_7_fu_417_p2_xor<4>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/columnCounter [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/columnCounter [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/columnCounter [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_fu_417_p2 [4])
  );
  X_LUT4 #(
    .INIT ( 16'hAAA9 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_tmp_7_fu_417_p2_xor<8>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/columnCounter [8]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_tmp_7_fu_417_p2_xor<5>11 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/columnCounter [6]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/columnCounter [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_fu_417_p2 [8])
  );
  X_LUT6 #(
    .INIT ( 64'h4000404044004040 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In1111  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In311 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11112 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd4_2741 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2_2746 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In )
  );
  X_LUT3 #(
    .INIT ( 8'h80 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In111131  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2_2746 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11113 )
  );
  X_LUT5 #(
    .INIT ( 32'h80000000 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In3121  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd4_2741 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/icmp1_reg_1039_0_2721 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/icmp_fu_385_p22 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_5_fu_391_p22 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_6_reg_1044_0_2667 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 )
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_tmp_7_fu_417_p2_xor<5>111  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/columnCounter [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/columnCounter [5]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/columnCounter [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/columnCounter [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_tmp_7_fu_417_p2_xor<5>11 )
  );
  X_LUT5 #(
    .INIT ( 32'h00000001 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In3111  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1_2743 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd32_2747 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd31_2740 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3_1382 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd1-In ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In311 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd5-In1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd6_2433 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd5-In )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd7-In1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd8_2435 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd7-In )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd6-In1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd7_2434 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd6-In )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd8-In1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd9_2436 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd8-In )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd11_2438 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd9-In1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10_2437 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd9-In )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd11-In1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd12_2439 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd11-In )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd13-In1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd14_2441 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd13-In )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd12-In1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd13_2440 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd12-In )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd14-In1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd15_2442 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd14-In )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd15-In1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd16_2443 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd15-In )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd16-In1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd17_2444 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd16-In )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd17-In1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd18_2445 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd17-In )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd18-In1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd19_2446 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd18-In )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd20-In1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd21_2448 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd20-In )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd19-In1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd20_2447 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd19-In )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd21-In1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd22_2449 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd21-In )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd23-In1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd24_2451 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd23-In )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd22-In1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd23_2450 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd22-In )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd24-In1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd25_2452 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd24-In )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd26-In1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd27_2454 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd26-In )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd25-In1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd26_2453 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd25-In )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd27-In1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd28_2455 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd27-In )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd28-In1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd29_2456 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd28-In )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd29-In1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd30_2457 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd29-In )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd30-In1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd35_2742 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd30-In )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd4-In1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd5_2744 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd10-In2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd4-In )
  );
  X_LUT4 #(
    .INIT ( 16'h7FFF ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In111121  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/icmp1_reg_1039_0_2721 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/icmp_fu_385_p22 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_5_fu_391_p22 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_6_reg_1044_0_2667 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3-In11112 )
  );
  X_LUT4 #(
    .INIT ( 16'hFDDD ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address05131  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd31_2740 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd4_2741 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0513 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<7>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [7]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<7>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2209 )

  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<6>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [6]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<6>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2212 )

  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<5>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [5]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<5>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2215 )

  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<4>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<4>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2218 )

  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<3>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<3>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2221 )

  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<2>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<2>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2224 )

  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<1>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<1>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2227 )

  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<7>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [7]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<7>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2233 )

  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<6>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [6]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<6>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2236 )

  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<5>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [5]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<5>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2239 )

  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<4>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<4>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2242 )

  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<3>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<3>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2245 )

  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<2>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<2>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2248 )

  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<1>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<1>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2251 )

  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<7>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [7]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<7>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2257 )

  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<6>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [6]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<6>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2260 )

  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<5>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [5]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<5>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2263 )

  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<4>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<4>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2266 )

  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<3>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<3>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2269 )

  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<2>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<2>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2272 )

  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<1>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<1>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<0>_mand1_2275 )

  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_countY_1_fu_459_p2_xor<1>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_1_fu_459_p2 [1])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_countX_1_fu_479_p2_xor<1>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_1_fu_479_p2 [1])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_tmp_7_fu_417_p2_xor<3>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/columnCounter [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/columnCounter [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_fu_417_p2 [3])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<7>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<1>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [7]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [1]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<7>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<1> )

  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<7>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<1>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [7]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [1]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<7>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<1> )

  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<7>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<1>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [7]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [1]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b<7>_x_sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a<1> )

  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_pixelLine_addr8_cast_fu_355_p2_lut<4>1  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp_0_2787 )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp_2_2786 )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_pixelLine_addr8_cast_fu_355_p2_lut [4])
  );
  X_LUT6 #(
    .INIT ( 64'h595566666A666666 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_pixelLine_addr7_cast_fu_529_p1<10:0>_lut<7>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_9_cast1_reg_1147_0_2490 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [7]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_tmp_12_fu_493_p2_xor<5>11_1998 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [5]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [6]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address05162 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_pixelLine_addr7_cast_fu_529_p1<10:0>_lut<7> )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_tmp_12_fu_493_p2_lut<1>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_tmp_12_fu_493_p2_lut [1])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_tmp_12_fu_493_p2_lut<0>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_tmp_12_fu_493_p2_lut [0])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[22][22]_comb_tmp[22][22]_mux_101_OUT<1>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<22>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<22>[1] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_0_3444 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[22][22]_comb_tmp[22][22]_mux_101_OUT<1> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[22][22]_comb_tmp[22][22]_mux_101_OUT<2>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<22>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<22>[2] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_1_3445 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[22][22]_comb_tmp[22][22]_mux_101_OUT<2> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[22][22]_comb_tmp[22][22]_mux_101_OUT<0>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<22>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<22>[0] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_22_3458 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[22][22]_comb_tmp[22][22]_mux_101_OUT<0> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<1>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[1] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_0_3459 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<1> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<2>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[2] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_1_3460 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<2> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<3>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[3] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_2_3461 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<3> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<4>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[4] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_3_3462 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<4> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<5>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[5] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_4_3463 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<5> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<6>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[6] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_5_3464 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<6> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<7>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[7] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_6_3465 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<7> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<8>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[8] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_7_3466 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<8> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<9>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[9] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_8_3467 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<9> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<10>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[10] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_9_3468 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<10> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<11>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[11] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_10_3469 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<11> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<12>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[12] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_11_3470 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<12> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<0>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<21>[0] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_21_3472 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[21][22]_comb_tmp[21][22]_mux_97_OUT<0> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<1>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[1] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_0_3473 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<1> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<2>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[2] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_1_3474 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<2> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<3>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[3] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_2_3475 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<3> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<4>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[4] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_3_3476 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<4> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<5>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[5] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_4_3477 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<5> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<6>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[6] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_5_3478 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<6> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<7>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[7] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_6_3479 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<7> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<8>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[8] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_7_3480 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<8> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<9>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[9] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_8_3481 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<9> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<10>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[10] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_9_3482 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<10> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<11>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[11] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_10_3483 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<11> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<0>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<20>[0] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_20_3485 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[20][22]_comb_tmp[20][22]_mux_93_OUT<0> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<1>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[1] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_0_3486 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<1> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<2>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[2] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_1_3487 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<2> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<3>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[3] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_2_3488 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<3> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<4>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[4] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_3_3489 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<4> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<5>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[5] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_4_3490 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<5> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<6>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[6] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_5_3491 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<6> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<8>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[8] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_7_3493 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<8> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<9>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[9] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_8_3494 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<9> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<7>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[7] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_6_3492 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<7> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<10>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[10] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_9_3495 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<10> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<0>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<19>[0] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_19_3497 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[19][22]_comb_tmp[19][22]_mux_89_OUT<0> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<1>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[1] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_0_3498 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<1> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<2>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[2] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_1_3499 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<2> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<3>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[3] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_2_3500 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<3> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<4>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[4] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_3_3501 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<4> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<5>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[5] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_4_3502 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<5> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<6>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[6] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_5_3503 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<6> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<7>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[7] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_6_3504 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<7> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<8>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[8] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_7_3505 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<8> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<9>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[9] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_8_3506 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<9> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<0>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<18>[0] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_18_3508 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[18][22]_comb_tmp[18][22]_mux_85_OUT<0> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<1>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[1] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_0_3509 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<1> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<2>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[2] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_1_3510 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<2> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<3>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[3] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_2_3511 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<3> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<4>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[4] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_3_3512 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<4> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<5>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[5] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_4_3513 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<5> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<6>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[6] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_5_3514 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<6> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<7>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[7] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_6_3515 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<7> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<8>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[8] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_7_3516 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<8> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<0>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<17>[0] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_17_3518 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[17][22]_comb_tmp[17][22]_mux_81_OUT<0> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<1>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[1] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_0_3519 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<1> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<2>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[2] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_1_3520 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<2> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<3>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[3] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_2_3521 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<3> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<4>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[4] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_3_3522 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<4> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<5>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[5] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_4_3523 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<5> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<6>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[6] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_5_3524 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<6> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<7>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[7] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_6_3525 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<7> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<0>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<16>[0] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_16_3527 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[16][22]_comb_tmp[16][22]_mux_77_OUT<0> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[15][22]_comb_tmp[15][22]_mux_73_OUT<1>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<15>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<15>[1] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_0_3528 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[15][22]_comb_tmp[15][22]_mux_73_OUT<1> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[15][22]_comb_tmp[15][22]_mux_73_OUT<2>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<15>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<15>[2] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_1_3529 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[15][22]_comb_tmp[15][22]_mux_73_OUT<2> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[15][22]_comb_tmp[15][22]_mux_73_OUT<3>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<15>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<15>[3] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_2_3530 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[15][22]_comb_tmp[15][22]_mux_73_OUT<3> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[15][22]_comb_tmp[15][22]_mux_73_OUT<4>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<15>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<15>[4] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_3_3531 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[15][22]_comb_tmp[15][22]_mux_73_OUT<4> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[15][22]_comb_tmp[15][22]_mux_73_OUT<5>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<15>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<15>[5] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_4_3532 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[15][22]_comb_tmp[15][22]_mux_73_OUT<5> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[15][22]_comb_tmp[15][22]_mux_73_OUT<6>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<15>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<15>[6] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_5_3533 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[15][22]_comb_tmp[15][22]_mux_73_OUT<6> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[15][22]_comb_tmp[15][22]_mux_73_OUT<0>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<15>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<15>[0] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_15_3535 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[15][22]_comb_tmp[15][22]_mux_73_OUT<0> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[14][22]_comb_tmp[14][22]_mux_69_OUT<1>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<14>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<14>[1] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<14>_0_3536 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[14][22]_comb_tmp[14][22]_mux_69_OUT<1> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[14][22]_comb_tmp[14][22]_mux_69_OUT<2>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<14>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<14>[2] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<14>_1_3537 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[14][22]_comb_tmp[14][22]_mux_69_OUT<2> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[14][22]_comb_tmp[14][22]_mux_69_OUT<3>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<14>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<14>[3] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<14>_2_3538 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[14][22]_comb_tmp[14][22]_mux_69_OUT<3> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[14][22]_comb_tmp[14][22]_mux_69_OUT<4>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<14>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<14>[4] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<14>_3_3539 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[14][22]_comb_tmp[14][22]_mux_69_OUT<4> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[14][22]_comb_tmp[14][22]_mux_69_OUT<5>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<14>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<14>[5] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<14>_4_3540 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[14][22]_comb_tmp[14][22]_mux_69_OUT<5> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[14][22]_comb_tmp[14][22]_mux_69_OUT<0>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<14>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<14>[0] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_14_3542 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[14][22]_comb_tmp[14][22]_mux_69_OUT<0> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[13][22]_comb_tmp[13][22]_mux_65_OUT<1>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<13>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<13>[1] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<13>_0_3543 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[13][22]_comb_tmp[13][22]_mux_65_OUT<1> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[13][22]_comb_tmp[13][22]_mux_65_OUT<2>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<13>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<13>[2] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<13>_1_3544 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[13][22]_comb_tmp[13][22]_mux_65_OUT<2> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[13][22]_comb_tmp[13][22]_mux_65_OUT<3>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<13>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<13>[3] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<13>_2_3545 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[13][22]_comb_tmp[13][22]_mux_65_OUT<3> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[13][22]_comb_tmp[13][22]_mux_65_OUT<4>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<13>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<13>[4] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<13>_3_3546 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[13][22]_comb_tmp[13][22]_mux_65_OUT<4> )

  );
  X_LUT2 #(
    .INIT ( 4'h2 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[13][22]_comb_tmp[13][22]_mux_65_OUT<0>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<13>[0] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<13>[23] )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[13][22]_comb_tmp[13][22]_mux_65_OUT<0> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[12][22]_comb_tmp[12][22]_mux_61_OUT<1>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<12>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<12>[1] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<12>_0_3548 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[12][22]_comb_tmp[12][22]_mux_61_OUT<1> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[12][22]_comb_tmp[12][22]_mux_61_OUT<3>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<12>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<12>[3] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<12>_2_3550 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[12][22]_comb_tmp[12][22]_mux_61_OUT<3> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[12][22]_comb_tmp[12][22]_mux_61_OUT<2>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<12>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<12>[2] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<12>_1_3549 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[12][22]_comb_tmp[12][22]_mux_61_OUT<2> )

  );
  X_LUT2 #(
    .INIT ( 4'h2 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[12][22]_comb_tmp[12][22]_mux_61_OUT<0>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<12>[0] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<12>[23] )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[12][22]_comb_tmp[12][22]_mux_61_OUT<0> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[11][22]_comb_tmp[11][22]_mux_57_OUT<1>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<11>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<11>[1] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<11>_0_3552 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[11][22]_comb_tmp[11][22]_mux_57_OUT<1> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[11][22]_comb_tmp[11][22]_mux_57_OUT<2>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<11>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<11>[2] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<11>_1_3553 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[11][22]_comb_tmp[11][22]_mux_57_OUT<2> )

  );
  X_LUT2 #(
    .INIT ( 4'h2 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[11][22]_comb_tmp[11][22]_mux_57_OUT<0>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<11>[0] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<11>[23] )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[11][22]_comb_tmp[11][22]_mux_57_OUT<0> )

  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[10][22]_comb_tmp[10][22]_mux_53_OUT<1>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<10>[23] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<10>[1] )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<10>_0_3555 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[10][22]_comb_tmp[10][22]_mux_53_OUT<1> )

  );
  X_LUT2 #(
    .INIT ( 4'h2 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[10][22]_comb_tmp[10][22]_mux_53_OUT<0>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<10>[0] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<10>[23] )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[10][22]_comb_tmp[10][22]_mux_53_OUT<0> )

  );
  X_LUT2 #(
    .INIT ( 4'h2 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mmux_cal_tmp[9][22]_comb_tmp[9][22]_mux_49_OUT<0>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<9>[0] )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp<9>[23] )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/cal_tmp[9][22]_comb_tmp[9][22]_mux_49_OUT<0> )

  );
  X_LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAABA ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/_n0032_inv1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o ),
    .ADR1(\USER_LOGIC_I/slv_reg2 [28]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [26]),
    .ADR3(\USER_LOGIC_I/slv_reg2 [24]),
    .ADR4(\USER_LOGIC_I/slv_reg2 [25]),
    .ADR5(\USER_LOGIC_I/slv_reg2 [27]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/_n0032_inv )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000100010000 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_ce01  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .ADR1(\USER_LOGIC_I/slv_reg2 [26]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [25]),
    .ADR3(\USER_LOGIC_I/slv_reg2 [24]),
    .ADR4(\USER_LOGIC_I/slv_reg2 [28]),
    .ADR5(\USER_LOGIC_I/slv_reg2 [27]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_ce0 )
  );
  X_LUT5 #(
    .INIT ( 32'h00000002 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_fu_85_p2<7>1  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [28]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [27]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [24]),
    .ADR3(\USER_LOGIC_I/slv_reg2 [25]),
    .ADR4(\USER_LOGIC_I/slv_reg2 [26]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_fu_85_p2 )
  );
  X_LUT5 #(
    .INIT ( 32'h00000002 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_fu_91_p2<7>1  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [27]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [28]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [24]),
    .ADR3(\USER_LOGIC_I/slv_reg2 [25]),
    .ADR4(\USER_LOGIC_I/slv_reg2 [26]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_fu_91_p2 )
  );
  X_LUT4 #(
    .INIT ( 16'h9666 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Madd_pixelLine_addr4_cast_fu_174_p1<10:0>_lut<0>81  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [8]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [7]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Madd_pixelLine_addr4_cast_fu_174_p1<10:0>_lut<0>8 )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Madd_pixelLine_addr4_cast_fu_174_p1<10:0>_lut<0>71  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Madd_pixelLine_addr4_cast_fu_174_p1<10:0>_lut<0>7 )
  );
  X_LUT2 #(
    .INIT ( 4'h2 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Mmux_do_the_cmd_GND_13_o_MUX_140_o11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/valid_request_address_match_early_AND_6_o_3674 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_busy_3678 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/do_the_cmd_GND_13_o_MUX_140_o )
  );
  X_LUT3 #(
    .INIT ( 8'hEF ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_01  (
    .ADR0(SPLB_Rst_IBUF_476),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/data_timeout_3686 ),
    .ADR2(user_IP2Bus_RdAck),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_35_o_inv_0 )
  );
  X_LUT3 #(
    .INIT ( 8'hF8 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i1  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/data_timeout_3686 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_3677 ),
    .ADR2(user_IP2Bus_RdAck),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_01  (
    .ADR0(SPLB_Rst_IBUF_476),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_3679 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_0 )
  );
  X_LUT5 #(
    .INIT ( 32'h00800000 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [1]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [3]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg_3709 ),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [0]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [2]),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [7])
  );
  X_LUT5 #(
    .INIT ( 32'h00200000 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [1]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [3]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg_3709 ),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [0]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [2]),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [6])
  );
  X_LUT5 #(
    .INIT ( 32'h00200000 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [3]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg_3709 ),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [0]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [2]),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [3])
  );
  X_LUT5 #(
    .INIT ( 32'h00040000 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [1]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg_3709 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [3]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [0]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [2]),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [2])
  );
  X_LUT5 #(
    .INIT ( 32'h00200000 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [0]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg_3709 ),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [2]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [3]),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [9])
  );
  X_LUT5 #(
    .INIT ( 32'h00040000 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [1]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [0]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [3]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [2]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg_3709 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [8])
  );
  X_LUT5 #(
    .INIT ( 32'h00200000 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [1]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [0]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg_3709 ),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [2]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [3]),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [5])
  );
  X_LUT5 #(
    .INIT ( 32'h00040000 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [3]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [2]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg_3709 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [4])
  );
  X_LUT5 #(
    .INIT ( 32'h00040000 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [1]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [3]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [2]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg_3709 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [1])
  );
  X_LUT5 #(
    .INIT ( 32'h00000002 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg_3709 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [3]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [0]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h [2]),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [0])
  );
  X_LUT4 #(
    .INIT ( 16'h0001 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out[8]_GND_34_o_mux_5_OUT<4>11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [0]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [2]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [3]),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out[8]_GND_34_o_mux_5_OUT<4>_bdd0 )
  );
  X_LUT5 #(
    .INIT ( 32'hAAAAA9AA ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out[8]_GND_34_o_mux_5_OUT<7>1  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [7]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [4]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [6]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out[8]_GND_34_o_mux_5_OUT<4>_bdd0 ),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [5]),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out[8]_GND_34_o_mux_5_OUT<7> )
  );
  X_LUT5 #(
    .INIT ( 32'h00000002 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out[8]_GND_34_o_mux_5_OUT<8>1  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out[8]_GND_34_o_mux_5_OUT<4>_bdd0 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [4]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [6]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [5]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [7]),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out[8]_GND_34_o_mux_5_OUT<8> )
  );
  X_LUT6 #(
    .INIT ( 64'h00000CA000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data93  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [17]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [17]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data92_3739 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data94  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [14]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [17]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data93_3740 )
  );
  X_LUT4 #(
    .INIT ( 16'h6420 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data95  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR2(\USER_LOGIC_I/slv_reg8 [17]),
    .ADR3(\USER_LOGIC_I/slv_reg9 [17]),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data94_3741 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF1F0 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data97  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR2(\USER_LOGIC_I/Mmux_IP2Bus_Data91 ),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data95_3742 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data92_3739 ),
    .ADR5(\USER_LOGIC_I/Mmux_IP2Bus_Data93_3740 ),
    .O(user_IP2Bus_Data[17])
  );
  X_LUT6 #(
    .INIT ( 64'h00000CA000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data83  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [16]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [16]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data82_3744 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data84  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [15]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [16]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data83_3745 )
  );
  X_LUT4 #(
    .INIT ( 16'h6420 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data85  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR2(\USER_LOGIC_I/slv_reg8 [16]),
    .ADR3(\USER_LOGIC_I/slv_reg9 [16]),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data84_3746 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF1F0 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data87  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR2(\USER_LOGIC_I/Mmux_IP2Bus_Data81 ),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data85_3747 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data82_3744 ),
    .ADR5(\USER_LOGIC_I/Mmux_IP2Bus_Data83_3745 ),
    .O(user_IP2Bus_Data[16])
  );
  X_LUT6 #(
    .INIT ( 64'h00000CA000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data73  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [15]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [15]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data72_3749 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data74  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [16]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [15]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data73_3750 )
  );
  X_LUT4 #(
    .INIT ( 16'h6420 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data75  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR2(\USER_LOGIC_I/slv_reg8 [15]),
    .ADR3(\USER_LOGIC_I/slv_reg9 [15]),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data74_3751 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF1F0 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data77  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR2(\USER_LOGIC_I/Mmux_IP2Bus_Data71 ),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data75_3752 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data72_3749 ),
    .ADR5(\USER_LOGIC_I/Mmux_IP2Bus_Data73_3750 ),
    .O(user_IP2Bus_Data[15])
  );
  X_LUT6 #(
    .INIT ( 64'h00000CA000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data63  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [14]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [14]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data62_3754 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data64  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [17]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [14]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data63_3755 )
  );
  X_LUT4 #(
    .INIT ( 16'h6420 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data65  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR2(\USER_LOGIC_I/slv_reg8 [14]),
    .ADR3(\USER_LOGIC_I/slv_reg9 [14]),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data64_3756 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF1F0 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data67  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR2(\USER_LOGIC_I/Mmux_IP2Bus_Data61 ),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data65_3757 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data62_3754 ),
    .ADR5(\USER_LOGIC_I/Mmux_IP2Bus_Data63_3755 ),
    .O(user_IP2Bus_Data[14])
  );
  X_LUT6 #(
    .INIT ( 64'h00000CA000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data53  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [13]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [13]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data52_3759 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data54  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [18]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [13]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data53_3760 )
  );
  X_LUT4 #(
    .INIT ( 16'h6420 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data55  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR2(\USER_LOGIC_I/slv_reg8 [13]),
    .ADR3(\USER_LOGIC_I/slv_reg9 [13]),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data54_3761 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF1F0 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data57  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR2(\USER_LOGIC_I/Mmux_IP2Bus_Data51 ),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data55_3762 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data52_3759 ),
    .ADR5(\USER_LOGIC_I/Mmux_IP2Bus_Data53_3760 ),
    .O(user_IP2Bus_Data[13])
  );
  X_LUT6 #(
    .INIT ( 64'h00000CA000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data43  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [12]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [12]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data42_3764 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data44  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [19]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [12]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data43_3765 )
  );
  X_LUT4 #(
    .INIT ( 16'h6420 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data45  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR2(\USER_LOGIC_I/slv_reg8 [12]),
    .ADR3(\USER_LOGIC_I/slv_reg9 [12]),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data44_3766 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF1F0 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data47  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR2(\USER_LOGIC_I/Mmux_IP2Bus_Data41 ),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data45_3767 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data42_3764 ),
    .ADR5(\USER_LOGIC_I/Mmux_IP2Bus_Data43_3765 ),
    .O(user_IP2Bus_Data[12])
  );
  X_LUT6 #(
    .INIT ( 64'h00000CA000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data323  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [9]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [9]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data322_3769 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data324  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [22]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [9]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data323_3770 )
  );
  X_LUT4 #(
    .INIT ( 16'h6420 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data325  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR2(\USER_LOGIC_I/slv_reg8 [9]),
    .ADR3(\USER_LOGIC_I/slv_reg9 [9]),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data324_3771 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF1F0 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data327  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR2(\USER_LOGIC_I/Mmux_IP2Bus_Data321 ),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data325_3772 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data322_3769 ),
    .ADR5(\USER_LOGIC_I/Mmux_IP2Bus_Data323_3770 ),
    .O(user_IP2Bus_Data[9])
  );
  X_LUT6 #(
    .INIT ( 64'h00000CA000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data313  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [8]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data312_3774 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data314  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [23]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data313_3775 )
  );
  X_LUT4 #(
    .INIT ( 16'h6420 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data315  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR2(\USER_LOGIC_I/slv_reg8 [8]),
    .ADR3(\USER_LOGIC_I/slv_reg9 [8]),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data314_3776 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF1F0 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data317  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR2(\USER_LOGIC_I/Mmux_IP2Bus_Data311 ),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data315_3777 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data312_3774 ),
    .ADR5(\USER_LOGIC_I/Mmux_IP2Bus_Data313_3775 ),
    .O(user_IP2Bus_Data[8])
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data305  (
    .ADR0(\USER_LOGIC_I/slv_reg1 [7]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [7]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data304 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000CA000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data33  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [11]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [11]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data34_3781 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data34  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [20]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [11]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data35_3782 )
  );
  X_LUT4 #(
    .INIT ( 16'h6420 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data35  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR2(\USER_LOGIC_I/slv_reg8 [11]),
    .ADR3(\USER_LOGIC_I/slv_reg9 [11]),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data36_3783 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF1F0 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data37  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR2(\USER_LOGIC_I/Mmux_IP2Bus_Data33_3780 ),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data37_3784 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data34_3781 ),
    .ADR5(\USER_LOGIC_I/Mmux_IP2Bus_Data35_3782 ),
    .O(user_IP2Bus_Data[11])
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data295  (
    .ADR0(\USER_LOGIC_I/slv_reg1 [6]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [6]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data294 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data285  (
    .ADR0(\USER_LOGIC_I/slv_reg1 [5]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [5]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data284 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data275  (
    .ADR0(\USER_LOGIC_I/slv_reg1 [4]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [4]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data274 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data265  (
    .ADR0(\USER_LOGIC_I/slv_reg1 [3]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [3]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data264 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000CA000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data253  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [31]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [31]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data252_3794 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data254  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [0]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [31]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data253_3795 )
  );
  X_LUT4 #(
    .INIT ( 16'h6420 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data255  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR2(\USER_LOGIC_I/slv_reg8 [31]),
    .ADR3(\USER_LOGIC_I/slv_reg9 [31]),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data254_3796 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF1F0 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data257  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR2(\USER_LOGIC_I/Mmux_IP2Bus_Data251 ),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data255_3797 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data252_3794 ),
    .ADR5(\USER_LOGIC_I/Mmux_IP2Bus_Data253_3795 ),
    .O(user_IP2Bus_Data[31])
  );
  X_LUT6 #(
    .INIT ( 64'h00000CA000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data243  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [30]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [30]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data242_3799 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data244  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [1]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [30]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data243_3800 )
  );
  X_LUT4 #(
    .INIT ( 16'h6420 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data245  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR2(\USER_LOGIC_I/slv_reg8 [30]),
    .ADR3(\USER_LOGIC_I/slv_reg9 [30]),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data244_3801 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF1F0 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data247  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR2(\USER_LOGIC_I/Mmux_IP2Bus_Data241 ),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data245_3802 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data242_3799 ),
    .ADR5(\USER_LOGIC_I/Mmux_IP2Bus_Data243_3800 ),
    .O(user_IP2Bus_Data[30])
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data235  (
    .ADR0(\USER_LOGIC_I/slv_reg1 [2]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [2]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data234 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000CA000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data223  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [29]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [29]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data222_3806 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data224  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [2]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [29]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data223_3807 )
  );
  X_LUT4 #(
    .INIT ( 16'h6420 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data225  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR2(\USER_LOGIC_I/slv_reg8 [29]),
    .ADR3(\USER_LOGIC_I/slv_reg9 [29]),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data224_3808 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF1F0 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data227  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR2(\USER_LOGIC_I/Mmux_IP2Bus_Data221 ),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data225_3809 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data222_3806 ),
    .ADR5(\USER_LOGIC_I/Mmux_IP2Bus_Data223_3807 ),
    .O(user_IP2Bus_Data[29])
  );
  X_LUT6 #(
    .INIT ( 64'h00000CA000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data213  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [28]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [28]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data212_3811 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data214  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [3]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [28]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data213_3812 )
  );
  X_LUT4 #(
    .INIT ( 16'h6420 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data215  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR2(\USER_LOGIC_I/slv_reg8 [28]),
    .ADR3(\USER_LOGIC_I/slv_reg9 [28]),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data214_3813 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF1F0 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data217  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR2(\USER_LOGIC_I/Mmux_IP2Bus_Data211 ),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data215_3814 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data212_3811 ),
    .ADR5(\USER_LOGIC_I/Mmux_IP2Bus_Data213_3812 ),
    .O(user_IP2Bus_Data[28])
  );
  X_LUT6 #(
    .INIT ( 64'h00000CA000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data203  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [27]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [27]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data202_3816 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data204  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [4]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [27]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data203_3817 )
  );
  X_LUT4 #(
    .INIT ( 16'h6420 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data205  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR2(\USER_LOGIC_I/slv_reg8 [27]),
    .ADR3(\USER_LOGIC_I/slv_reg9 [27]),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data204_3818 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF1F0 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data207  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR2(\USER_LOGIC_I/Mmux_IP2Bus_Data201 ),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data205_3819 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data202_3816 ),
    .ADR5(\USER_LOGIC_I/Mmux_IP2Bus_Data203_3817 ),
    .O(user_IP2Bus_Data[27])
  );
  X_LUT6 #(
    .INIT ( 64'h00000CA000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data23  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [10]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [10]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data216_3821 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data24  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [21]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [10]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data217_3822 )
  );
  X_LUT4 #(
    .INIT ( 16'h6420 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data25  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR2(\USER_LOGIC_I/slv_reg8 [10]),
    .ADR3(\USER_LOGIC_I/slv_reg9 [10]),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data218 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF1F0 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data27  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR2(\USER_LOGIC_I/Mmux_IP2Bus_Data210 ),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data219 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data216_3821 ),
    .ADR5(\USER_LOGIC_I/Mmux_IP2Bus_Data217_3822 ),
    .O(user_IP2Bus_Data[10])
  );
  X_LUT6 #(
    .INIT ( 64'h00000CA000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data193  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [26]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [26]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data192_3826 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data194  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [5]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [26]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data193_3827 )
  );
  X_LUT4 #(
    .INIT ( 16'h6420 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data195  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR2(\USER_LOGIC_I/slv_reg8 [26]),
    .ADR3(\USER_LOGIC_I/slv_reg9 [26]),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data194_3828 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF1F0 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data197  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR2(\USER_LOGIC_I/Mmux_IP2Bus_Data191 ),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data195_3829 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data192_3826 ),
    .ADR5(\USER_LOGIC_I/Mmux_IP2Bus_Data193_3827 ),
    .O(user_IP2Bus_Data[26])
  );
  X_LUT6 #(
    .INIT ( 64'h00000CA000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data183  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [25]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [25]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data182_3831 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data184  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [6]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [25]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data183_3832 )
  );
  X_LUT4 #(
    .INIT ( 16'h6420 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data185  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR2(\USER_LOGIC_I/slv_reg8 [25]),
    .ADR3(\USER_LOGIC_I/slv_reg9 [25]),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data184_3833 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF1F0 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data187  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR2(\USER_LOGIC_I/Mmux_IP2Bus_Data181 ),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data185_3834 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data182_3831 ),
    .ADR5(\USER_LOGIC_I/Mmux_IP2Bus_Data183_3832 ),
    .O(user_IP2Bus_Data[25])
  );
  X_LUT6 #(
    .INIT ( 64'h00000CA000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data173  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [24]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [24]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data172_3836 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data174  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [7]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [24]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data173_3837 )
  );
  X_LUT4 #(
    .INIT ( 16'h6420 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data175  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR2(\USER_LOGIC_I/slv_reg8 [24]),
    .ADR3(\USER_LOGIC_I/slv_reg9 [24]),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data174_3838 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF1F0 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data177  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR2(\USER_LOGIC_I/Mmux_IP2Bus_Data171 ),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data175_3839 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data172_3836 ),
    .ADR5(\USER_LOGIC_I/Mmux_IP2Bus_Data173_3837 ),
    .O(user_IP2Bus_Data[24])
  );
  X_LUT6 #(
    .INIT ( 64'h00000CA000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data163  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [23]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [23]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data162_3841 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data164  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [8]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [23]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data163_3842 )
  );
  X_LUT4 #(
    .INIT ( 16'h6420 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data165  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR2(\USER_LOGIC_I/slv_reg8 [23]),
    .ADR3(\USER_LOGIC_I/slv_reg9 [23]),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data164_3843 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF1F0 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data167  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR2(\USER_LOGIC_I/Mmux_IP2Bus_Data161 ),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data165_3844 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data162_3841 ),
    .ADR5(\USER_LOGIC_I/Mmux_IP2Bus_Data163_3842 ),
    .O(user_IP2Bus_Data[23])
  );
  X_LUT6 #(
    .INIT ( 64'h00000CA000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data153  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [22]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [22]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data152_3846 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data154  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [9]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [22]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data153_3847 )
  );
  X_LUT4 #(
    .INIT ( 16'h6420 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data155  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR2(\USER_LOGIC_I/slv_reg8 [22]),
    .ADR3(\USER_LOGIC_I/slv_reg9 [22]),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data154_3848 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF1F0 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data157  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR2(\USER_LOGIC_I/Mmux_IP2Bus_Data151 ),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data155_3849 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data152_3846 ),
    .ADR5(\USER_LOGIC_I/Mmux_IP2Bus_Data153_3847 ),
    .O(user_IP2Bus_Data[22])
  );
  X_LUT6 #(
    .INIT ( 64'h00000CA000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data143  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [21]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [21]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data142_3851 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data144  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [10]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [21]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data143_3852 )
  );
  X_LUT4 #(
    .INIT ( 16'h6420 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data145  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR2(\USER_LOGIC_I/slv_reg8 [21]),
    .ADR3(\USER_LOGIC_I/slv_reg9 [21]),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data144_3853 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF1F0 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data147  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR2(\USER_LOGIC_I/Mmux_IP2Bus_Data141 ),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data145_3854 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data142_3851 ),
    .ADR5(\USER_LOGIC_I/Mmux_IP2Bus_Data143_3852 ),
    .O(user_IP2Bus_Data[21])
  );
  X_LUT6 #(
    .INIT ( 64'h00000CA000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data133  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [20]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [20]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data132_3856 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data134  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [11]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [20]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data133_3857 )
  );
  X_LUT4 #(
    .INIT ( 16'h6420 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data135  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR2(\USER_LOGIC_I/slv_reg8 [20]),
    .ADR3(\USER_LOGIC_I/slv_reg9 [20]),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data134_3858 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF1F0 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data137  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR2(\USER_LOGIC_I/Mmux_IP2Bus_Data131 ),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data135_3859 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data132_3856 ),
    .ADR5(\USER_LOGIC_I/Mmux_IP2Bus_Data133_3857 ),
    .O(user_IP2Bus_Data[20])
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data125  (
    .ADR0(\USER_LOGIC_I/slv_reg1 [1]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data124 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000CA000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data113  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [19]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [19]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data112_3863 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data114  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [12]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [19]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data113_3864 )
  );
  X_LUT4 #(
    .INIT ( 16'h6420 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data115  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR2(\USER_LOGIC_I/slv_reg8 [19]),
    .ADR3(\USER_LOGIC_I/slv_reg9 [19]),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data114_3865 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF1F0 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data117  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR2(\USER_LOGIC_I/Mmux_IP2Bus_Data111 ),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data115_3866 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data112_3863 ),
    .ADR5(\USER_LOGIC_I/Mmux_IP2Bus_Data113_3864 ),
    .O(user_IP2Bus_Data[19])
  );
  X_LUT6 #(
    .INIT ( 64'h00000CA000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data103  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [18]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [18]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data102_3868 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data104  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/outputPixel [13]),
    .ADR1(\USER_LOGIC_I/slv_reg5 [18]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data103_3869 )
  );
  X_LUT4 #(
    .INIT ( 16'h6420 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data105  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR2(\USER_LOGIC_I/slv_reg8 [18]),
    .ADR3(\USER_LOGIC_I/slv_reg9 [18]),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data104_3870 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF1F0 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data107  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR2(\USER_LOGIC_I/Mmux_IP2Bus_Data101 ),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data105_3871 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data102_3868 ),
    .ADR5(\USER_LOGIC_I/Mmux_IP2Bus_Data103_3869 ),
    .O(user_IP2Bus_Data[18])
  );
  X_LUT6 #(
    .INIT ( 64'h00000AC000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data15  (
    .ADR0(\USER_LOGIC_I/slv_reg1 [0]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [0]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>2 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data118 )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \USER_LOGIC_I/slv_read_ack<0>_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2_2_4409 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_2_4404 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_2_4405 ),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_2_4407 ),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8_2_4406 ),
    .O(N2)
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \USER_LOGIC_I/slv_read_ack<0>  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR5(N2),
    .O(user_IP2Bus_RdAck)
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \USER_LOGIC_I/hdmi_out_inst/GND_39_o_hcnt[0]_AND_209_o_norst2_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/hcnt [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/hcnt [2]),
    .O(N4)
  );
  X_LUT6 #(
    .INIT ( 64'h0000000100010001 ))
  \USER_LOGIC_I/hdmi_out_inst/GND_39_o_hcnt[0]_AND_209_o_norst2  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/active_video_i11 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/hcnt [4]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/hcnt [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [9]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/hcnt [3]),
    .ADR5(N4),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_hcnt[0]_AND_209_o_norst )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o311_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<6>_1323 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_cy<4>_1313 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/hcnt [7]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [9]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/hcnt [8]),
    .O(N6)
  );
  X_LUT3 #(
    .INIT ( 8'hA8 ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_val_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/vcnt [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/vcnt [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/vcnt [1]),
    .O(N8)
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFF88888000 ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_val  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/vcnt [9]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_htr[15]_LessThan_22_o_inv1 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/vcnt [2]),
    .ADR3(N8),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_equal_58_o<0>1 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/LOCKED_I_enabled_OR_66_o ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_val_1347 )
  );
  X_LUT6 #(
    .INIT ( 64'h555555555F5F7FFF ))
  \USER_LOGIC_I/hdmi_out_inst/active_video_i1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/vcnt [9]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/vcnt [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/vcnt [3]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/vcnt [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/vcnt [2]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_equal_58_o<0>1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/active_video_i )
  );
  X_LUT6 #(
    .INIT ( 64'hCCCCC88888888888 ))
  \USER_LOGIC_I/hdmi_out_inst/active_video_i4  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/vcnt [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/vcnt [5]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/vcnt [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/vcnt [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/vcnt [2]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/vcnt [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/active_video_i3_3880 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT1_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [16]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>1 ),
    .O(N12)
  );
  X_LUT6 #(
    .INIT ( 64'h2222222220222020 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT1  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [30]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [29]),
    .ADR2(N12),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [23]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [0]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<16>1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<0> )
  );
  X_LUT3 #(
    .INIT ( 8'hF8 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT2_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [10]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>1 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>2 ),
    .O(N14)
  );
  X_LUT6 #(
    .INIT ( 64'h7777557522220020 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT2  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [30]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [29]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [23]),
    .ADR4(N14),
    .ADR5(VFBC_RD_DATA_13_IBUF_395),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<10> )
  );
  X_LUT3 #(
    .INIT ( 8'hF8 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT3_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [11]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>1 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>2 ),
    .O(N16)
  );
  X_LUT6 #(
    .INIT ( 64'h7777557522220020 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT3  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [30]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [29]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [3]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [23]),
    .ADR4(N16),
    .ADR5(VFBC_RD_DATA_14_IBUF_394),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<11> )
  );
  X_LUT3 #(
    .INIT ( 8'hF8 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT4_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [12]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>1 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>2 ),
    .O(N18)
  );
  X_LUT6 #(
    .INIT ( 64'h7777557522220020 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT4  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [30]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [29]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [4]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [23]),
    .ADR4(N18),
    .ADR5(VFBC_RD_DATA_15_IBUF_393),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<12> )
  );
  X_LUT3 #(
    .INIT ( 8'hF8 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT5_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [13]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>1 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>2 ),
    .O(N20)
  );
  X_LUT6 #(
    .INIT ( 64'h7777557522220020 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT5  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [30]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [29]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [5]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [23]),
    .ADR4(N20),
    .ADR5(VFBC_RD_DATA_0_IBUF_408),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<13> )
  );
  X_LUT3 #(
    .INIT ( 8'hF8 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT6_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [14]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>1 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>2 ),
    .O(N22)
  );
  X_LUT6 #(
    .INIT ( 64'h7777557522220020 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT6  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [30]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [29]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [6]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [23]),
    .ADR4(N22),
    .ADR5(VFBC_RD_DATA_1_IBUF_407),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<14> )
  );
  X_LUT3 #(
    .INIT ( 8'hF8 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT7_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [15]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>1 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>2 ),
    .O(N24)
  );
  X_LUT6 #(
    .INIT ( 64'h7777557522220020 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT7  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [30]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [29]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [7]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [23]),
    .ADR4(N24),
    .ADR5(VFBC_RD_DATA_2_IBUF_406),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<15> )
  );
  X_LUT6 #(
    .INIT ( 64'h0202020202020200 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT8  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [30]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [29]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [23]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [22]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [21]),
    .ADR5(N26),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<16> )
  );
  X_LUT6 #(
    .INIT ( 64'h0202020202020200 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT9  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [30]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [29]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [23]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [22]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [21]),
    .ADR5(N28),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<17> )
  );
  X_LUT6 #(
    .INIT ( 64'h0202020202020200 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT10  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [30]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [29]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [23]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [22]),
    .ADR5(N30),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<18> )
  );
  X_LUT6 #(
    .INIT ( 64'h5755575702000202 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT11  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [30]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [29]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [23]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [3]),
    .ADR4(N32),
    .ADR5(VFBC_RD_DATA_3_IBUF_405),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<19> )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT12_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [17]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>1 ),
    .O(N34)
  );
  X_LUT6 #(
    .INIT ( 64'h2222222220222020 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT12  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [30]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [29]),
    .ADR2(N34),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [23]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<16>1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<1> )
  );
  X_LUT6 #(
    .INIT ( 64'h5755575702000202 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT13  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [30]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [29]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [23]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [4]),
    .ADR4(N32),
    .ADR5(VFBC_RD_DATA_4_IBUF_404),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<20> )
  );
  X_LUT6 #(
    .INIT ( 64'h5755575702000202 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT14  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [30]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [29]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [23]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [5]),
    .ADR4(N32),
    .ADR5(VFBC_RD_DATA_5_IBUF_403),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<21> )
  );
  X_LUT6 #(
    .INIT ( 64'h5755575702000202 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT15  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [30]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [29]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [23]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [6]),
    .ADR4(N32),
    .ADR5(VFBC_RD_DATA_6_IBUF_402),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<22> )
  );
  X_LUT6 #(
    .INIT ( 64'h5755575702000202 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT16  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [30]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [29]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [23]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [7]),
    .ADR4(N32),
    .ADR5(VFBC_RD_DATA_7_IBUF_401),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<23> )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT17_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [18]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>1 ),
    .O(N44)
  );
  X_LUT6 #(
    .INIT ( 64'h2222222220222020 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT17  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [30]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [29]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<16>1 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [23]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [2]),
    .ADR5(N44),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<2> )
  );
  X_LUT3 #(
    .INIT ( 8'hF8 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT18_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [19]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>1 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<16>1 ),
    .O(N46)
  );
  X_LUT6 #(
    .INIT ( 64'h7777557522220020 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT18  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [30]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [29]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [3]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [23]),
    .ADR4(N46),
    .ADR5(VFBC_RD_DATA_8_IBUF_400),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<3> )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT23_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [8]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>1 ),
    .O(N48)
  );
  X_LUT6 #(
    .INIT ( 64'h2222222220222020 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT23  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [30]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [29]),
    .ADR2(N48),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [23]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [0]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_data_i[23]_GND_39_o_mux_45_OUT<8> )
  );
  X_LUT6 #(
    .INIT ( 64'hAAA288808880AAA2 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT85  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision2_1634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT8 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT83 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [3]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT81_1595 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/GND_108_o_cnt[4]_mux_55_OUT<3> )
  );
  X_LUT6 #(
    .INIT ( 64'h9966996696966969 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT61  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Madd_cnt[4]_GND_108_o_add_47_OUT1 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT61_1594 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0233 [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0236 [2]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision3_1633 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT6 )
  );
  X_LUT6 #(
    .INIT ( 64'h2AA22A2A08800808 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT62  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision2_1634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT63 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<1> ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT6 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/GND_108_o_cnt[4]_mux_55_OUT<2> )
  );
  X_LUT6 #(
    .INIT ( 64'h0F0FF0F066996699 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT81  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0236 [3]),
    .ADR1(N50),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT813 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Madd_cnt[4]_GND_108_o_add_50_OUT_cy<0>2 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT811 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision3_1633 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT81_1595 )
  );
  X_LUT6 #(
    .INIT ( 64'h7F55BFAA3F003F00 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<3>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd8 ),
    .ADR2(N52),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>16 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd9_cy<0>2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/PWR_76_o_BUS_0017_sub_29_OUT [3])
  );
  X_LUT5 #(
    .INIT ( 32'hCCCC0C48 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>12  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>1 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd9 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd9_lut<0>1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>11_3903 )
  );
  X_LUT4 #(
    .INIT ( 16'hE400 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>13  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd5_lut [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [5]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [7]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd8 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>12_3904 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFD5EAFFFFC0C0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>14  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>16 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>12_3904 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>11_3903 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd9_cy<0>2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/PWR_76_o_BUS_0017_sub_29_OUT [2])
  );
  X_LUT3 #(
    .INIT ( 8'hE7 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision3_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [1]),
    .O(N54)
  );
  X_LUT6 #(
    .INIT ( 64'h24A66524E7A665E7 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision3  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [3]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [2]),
    .ADR5(N54),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision3_1633 )
  );
  X_LUT6 #(
    .INIT ( 64'hAAA288808880AAA2 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT85  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision2_1737 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT8 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT83 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [3]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT81_1698 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/GND_108_o_cnt[4]_mux_55_OUT<3> )
  );
  X_LUT6 #(
    .INIT ( 64'h9966996696966969 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT61  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Madd_cnt[4]_GND_108_o_add_47_OUT1 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT61_1697 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0233 [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0236 [2]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision3_1736 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT6 )
  );
  X_LUT6 #(
    .INIT ( 64'h2AA22A2A08800808 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT62  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision2_1737 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT63 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<1> ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT6 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/GND_108_o_cnt[4]_mux_55_OUT<2> )
  );
  X_LUT6 #(
    .INIT ( 64'h0F0FF0F066996699 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT81  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0236 [3]),
    .ADR1(N58),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT813 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Madd_cnt[4]_GND_108_o_add_50_OUT_cy<0>2 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT811 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision3_1736 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT81_1698 )
  );
  X_LUT6 #(
    .INIT ( 64'h7F55BFAA3F003F00 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<3>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd8 ),
    .ADR2(N60),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>16 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd9_cy<0>2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/PWR_76_o_BUS_0017_sub_29_OUT [3])
  );
  X_LUT5 #(
    .INIT ( 32'hCCCC0C48 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>12  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>1 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd9 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd9_lut<0>1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>11_3913 )
  );
  X_LUT4 #(
    .INIT ( 16'hE400 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>13  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd5_lut [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [5]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [7]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd8 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>12_3914 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFD5EAFFFFC0C0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>14  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>16 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>12_3914 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>11_3913 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd9_cy<0>2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/PWR_76_o_BUS_0017_sub_29_OUT [2])
  );
  X_LUT3 #(
    .INIT ( 8'hE7 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision3_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [1]),
    .O(N62)
  );
  X_LUT6 #(
    .INIT ( 64'h24A66524E7A665E7 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision3  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [3]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [2]),
    .ADR5(N62),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision3_1736 )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision2_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [4]),
    .O(N64)
  );
  X_LUT6 #(
    .INIT ( 64'hFF01010101010101 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision2  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [2]),
    .ADR2(N64),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0233_lut [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0233_lut [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0233_lut [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision2_1737 )
  );
  X_LUT6 #(
    .INIT ( 64'hAAA288808880AAA2 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT85  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision2_1838 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT8 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT83 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [3]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT81_1799 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/GND_108_o_cnt[4]_mux_55_OUT<3> )
  );
  X_LUT6 #(
    .INIT ( 64'h9966996696966969 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT61  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Madd_cnt[4]_GND_108_o_add_47_OUT1 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT61_1798 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0233 [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0236 [2]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision3_1837 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT6 )
  );
  X_LUT6 #(
    .INIT ( 64'h2AA22A2A08800808 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT62  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision2_1838 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT63 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<1> ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT6 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/GND_108_o_cnt[4]_mux_55_OUT<2> )
  );
  X_LUT6 #(
    .INIT ( 64'h0F0FF0F066996699 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT81  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0236 [3]),
    .ADR1(N66),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT813 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Madd_cnt[4]_GND_108_o_add_50_OUT_cy<0>2 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT811 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision3_1837 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT81_1799 )
  );
  X_LUT6 #(
    .INIT ( 64'h7F55BFAA3F003F00 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<3>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd8 ),
    .ADR2(N68),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>16 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd9_cy<0>2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/PWR_76_o_BUS_0017_sub_29_OUT [3])
  );
  X_LUT5 #(
    .INIT ( 32'hCCCC0C48 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>12  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>1 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd9 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd9_lut<0>1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>11_3924 )
  );
  X_LUT4 #(
    .INIT ( 16'hE400 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>13  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd5_lut [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [5]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [7]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd8 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>12_3925 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFD5EAFFFFC0C0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>14  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>16 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>12_3925 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>11_3924 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd9_cy<0>2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/PWR_76_o_BUS_0017_sub_29_OUT [2])
  );
  X_LUT3 #(
    .INIT ( 8'hE7 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision3_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [1]),
    .O(N70)
  );
  X_LUT6 #(
    .INIT ( 64'h24A66524E7A665E7 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision3  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [3]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [2]),
    .ADR5(N70),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision3_1837 )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision2_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [4]),
    .O(N72)
  );
  X_LUT6 #(
    .INIT ( 64'hFF01010101010101 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision2  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [2]),
    .ADR2(N72),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0233_lut [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0233_lut [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0233_lut [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision2_1838 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_tmp_12_fu_493_p2_xor<5>11_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [2]),
    .O(N74)
  );
  X_LUT5 #(
    .INIT ( 32'hFF282828 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address091  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0515 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [2]),
    .ADR2(N76),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/columnCounter [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0513 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [2])
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF828882888288 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address081  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0515 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [3]),
    .ADR2(N78),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0513 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/columnCounter [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [3])
  );
  X_LUT6 #(
    .INIT ( 64'hFCA8A8A8A8A8A8A8 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd31-In111  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In311 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/GND_42_o_GND_42_o_AND_123_o ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd31_2740 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd31-In )
  );
  X_LUT4 #(
    .INIT ( 16'hFF2A ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In3_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2_2746 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd34_2745 ),
    .O(N82)
  );
  X_LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In3  (
    .ADR0(N82),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd31_2740 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In312 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In311 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd2-In )
  );
  X_LUT6 #(
    .INIT ( 64'hFFC0C0C0D5C0EAC0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address031  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_9_cast1_reg_1147_0_2490 ),
    .ADR1(N86),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0513 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0515 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_pixelLine_addr7_cast_fu_529_p1<10:0>_lut<8>_2063 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_pixelLine_addr7_cast_fu_529_p1<10:0>_lut<7> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [8])
  );
  X_LUT4 #(
    .INIT ( 16'hFF7F ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address051_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [5]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address08111 ),
    .O(N88)
  );
  X_LUT6 #(
    .INIT ( 64'hFFA0B3A0ECA0A0A0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address051  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/columnCounter [6]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [6]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0513 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0515 ),
    .ADR4(N88),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address05162 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [6])
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFA2808080 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address061  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0515 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [5]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_tmp_12_fu_493_p2_xor<5>11_1998 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [4]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address05161 ),
    .ADR5(N90),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [5])
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFA2AA8088 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address071  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0515 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [4]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address08111 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [3]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address05161 ),
    .ADR5(N92),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [4])
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<16>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [19]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [20]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [21]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [22]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [8]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [9]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<16>11_3937 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<16>12  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [14]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [15]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [16]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [17]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [18]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<16>11_3937 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<16>12_3938 )
  );
  X_LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<16>13  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [23]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [11]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [12]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [13]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<16>12_3938 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXR_1_reg_229 [10]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<16>1 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>21  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [19]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [20]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [21]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [22]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [8]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [9]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>21_3939 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>22  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [14]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [15]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [16]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [17]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [18]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>21_3939 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>22_3940 )
  );
  X_LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>23  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [23]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [11]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [12]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [13]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>22_3940 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXG_1_reg_251 [10]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>2 )
  );
  X_LUT5 #(
    .INIT ( 32'h80000000 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_5_fu_391_p21_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/columnCounter [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/columnCounter [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/columnCounter [4]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/columnCounter [5]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/columnCounter [6]),
    .O(N94)
  );
  X_LUT6 #(
    .INIT ( 64'h1555555555555555 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_5_fu_391_p21  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/columnCounter [9]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/columnCounter [7]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/columnCounter [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/columnCounter [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/columnCounter [1]),
    .ADR5(N94),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_5_fu_391_p22 )
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_6_fu_325_p22_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/lineCounter [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/lineCounter [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/lineCounter [3]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/lineCounter [4]),
    .O(N96)
  );
  X_LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_6_fu_325_p22  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/lineCounter [8]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/lineCounter [7]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/lineCounter [6]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/lineCounter [5]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/lineCounter [0]),
    .ADR5(N96),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_6_fu_325_p2 )
  );
  X_LUT3 #(
    .INIT ( 8'hFE ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/icmp1_fu_319_p22_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/lineCounter [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/lineCounter [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/lineCounter [4]),
    .O(N98)
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/icmp1_fu_319_p22  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/lineCounter [8]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/lineCounter [7]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/lineCounter [6]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/lineCounter [5]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/lineCounter [1]),
    .ADR5(N98),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/icmp1_fu_319_p2 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/icmp7_fu_974_p211  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [13]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [8]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [9]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [15]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [16]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [17]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/icmp7_fu_974_p21 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/icmp7_fu_974_p212  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [19]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [14]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [10]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [11]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [12]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/icmp7_fu_974_p21 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/icmp7_fu_974_p211_3945 )
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/icmp_fu_385_p21_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/columnCounter [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/columnCounter [4]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/columnCounter [5]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/columnCounter [6]),
    .O(N100)
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/icmp_fu_385_p21  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/columnCounter [8]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/columnCounter [7]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/columnCounter [9]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/columnCounter [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/columnCounter [2]),
    .ADR5(N100),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/icmp_fu_385_p22 )
  );
  X_LUT6 #(
    .INIT ( 64'h00000000001F1F1F ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/columnCounter [7]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/columnCounter [8]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/columnCounter [9]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/lineCounter [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/lineCounter [1]),
    .ADR5(\USER_LOGIC_I/slv_reg2 [24]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o1_3948 )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000040 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o2  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [25]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o1_3948 ),
    .ADR2(\USER_LOGIC_I/slv_reg2 [28]),
    .ADR3(\USER_LOGIC_I/slv_reg2 [26]),
    .ADR4(\USER_LOGIC_I/slv_reg2 [27]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/lineCounter [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o2_3949 )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o3  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o2_3949 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/lineCounter [7]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/lineCounter [6]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/lineCounter [5]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/lineCounter [4]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/lineCounter [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o3_3950 )
  );
  X_LUT2 #(
    .INIT ( 4'h2 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o4  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o3_3950 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/lineCounter [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0]_PWR_13_o_MUX_167_o1_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[1] ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[0] ),
    .O(N104)
  );
  X_LUT6 #(
    .INIT ( 64'h44F4444444444444 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0]_PWR_13_o_MUX_167_o1  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_22_o ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i [7]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[31] ),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[2] ),
    .ADR5(N104),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_PWR_13_o_MUX_167_o )
  );
  X_LUT2 #(
    .INIT ( 4'h2 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0]_GND_13_o_mux_43_OUT1_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[1] ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[0] ),
    .O(N106)
  );
  X_LUT6 #(
    .INIT ( 64'h5555555504000000 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0]_GND_13_o_mux_43_OUT1  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_22_o ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[31] ),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[2] ),
    .ADR4(N106),
    .ADR5(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i [6]),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_GND_13_o_mux_43_OUT<1> )
  );
  X_LUT2 #(
    .INIT ( 4'h2 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0]_GND_13_o_mux_43_OUT2_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[0] ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[1] ),
    .O(N108)
  );
  X_LUT6 #(
    .INIT ( 64'h5555555504000000 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0]_GND_13_o_mux_43_OUT2  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_22_o ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[31] ),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[2] ),
    .ADR4(N108),
    .ADR5(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i [5]),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_GND_13_o_mux_43_OUT<2> )
  );
  X_LUT2 #(
    .INIT ( 4'h1 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0]_GND_13_o_mux_43_OUT3_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[1] ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[0] ),
    .O(N110)
  );
  X_LUT6 #(
    .INIT ( 64'h5555555504000000 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0]_GND_13_o_mux_43_OUT3  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_22_o ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[31] ),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[2] ),
    .ADR4(N110),
    .ADR5(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i [4]),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_GND_13_o_mux_43_OUT<3> )
  );
  X_LUT6 #(
    .INIT ( 64'h5555555500040000 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0]_GND_13_o_mux_43_OUT4  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_22_o ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[31] ),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[2] ),
    .ADR4(N104),
    .ADR5(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i [3]),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_GND_13_o_mux_43_OUT<4> )
  );
  X_LUT6 #(
    .INIT ( 64'h5555555500040000 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0]_GND_13_o_mux_43_OUT5  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_22_o ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[31] ),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[2] ),
    .ADR4(N106),
    .ADR5(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i [2]),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_GND_13_o_mux_43_OUT<5> )
  );
  X_LUT6 #(
    .INIT ( 64'h5555555500040000 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0]_GND_13_o_mux_43_OUT6  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_22_o ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[31] ),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[2] ),
    .ADR4(N108),
    .ADR5(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i [1]),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_GND_13_o_mux_43_OUT<6> )
  );
  X_LUT6 #(
    .INIT ( 64'h5555555500040000 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0]_GND_13_o_mux_43_OUT7  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_22_o ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[31] ),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[2] ),
    .ADR4(N110),
    .ADR5(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i [0]),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_GND_13_o_mux_43_OUT<7> )
  );
  X_LUT3 #(
    .INIT ( 8'hFE ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/valid_request_address_match_early_AND_6_o_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_size_reg [2]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_size_reg [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_size_reg [0]),
    .O(N120)
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/valid_request_address_match_early_AND_6_o  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg_3709 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_type_reg [2]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_type_reg [1]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_type_reg [0]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_size_reg [3]),
    .ADR5(N120),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/valid_request_address_match_early_AND_6_o_3674 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_wrack_i1  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [6]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [5]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [4]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [7]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [9]),
    .ADR5(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [8]),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_wrack_i1_3956 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFEFFFEFFFFFFFE ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_wrack_i2  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [2]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [3]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/data_timeout_3686 ),
    .ADR5(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_3677 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_wrack_i2_3957 )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_wrack_i3  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_wrack_i2_3957 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_wrack_i1_3956 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_wrack_i )
  );
  X_BUF   PXLCLK_10X_I_IBUF (
    .I(PXLCLK_10X_I),
    .O(PXLCLK_10X_I_IBUF_4433)
  );
  X_BUF   PXLCLK_I_IBUF (
    .I(PXLCLK_I),
    .O(PXLCLK_I_IBUF_4434)
  );
  X_BUF   PXLCLK_2X_I_IBUF (
    .I(PXLCLK_2X_I),
    .O(PXLCLK_2X_I_IBUF_4435)
  );
  X_BUF   VFBC_RD_DATA_15_IBUF (
    .I(VFBC_RD_DATA[15]),
    .O(VFBC_RD_DATA_15_IBUF_393)
  );
  X_BUF   VFBC_RD_DATA_14_IBUF (
    .I(VFBC_RD_DATA[14]),
    .O(VFBC_RD_DATA_14_IBUF_394)
  );
  X_BUF   VFBC_RD_DATA_13_IBUF (
    .I(VFBC_RD_DATA[13]),
    .O(VFBC_RD_DATA_13_IBUF_395)
  );
  X_BUF   VFBC_RD_DATA_12_IBUF (
    .I(VFBC_RD_DATA[12]),
    .O(VFBC_RD_DATA_12_IBUF_396)
  );
  X_BUF   VFBC_RD_DATA_11_IBUF (
    .I(VFBC_RD_DATA[11]),
    .O(VFBC_RD_DATA_11_IBUF_397)
  );
  X_BUF   VFBC_RD_DATA_10_IBUF (
    .I(VFBC_RD_DATA[10]),
    .O(VFBC_RD_DATA_10_IBUF_398)
  );
  X_BUF   VFBC_RD_DATA_9_IBUF (
    .I(VFBC_RD_DATA[9]),
    .O(VFBC_RD_DATA_9_IBUF_399)
  );
  X_BUF   VFBC_RD_DATA_8_IBUF (
    .I(VFBC_RD_DATA[8]),
    .O(VFBC_RD_DATA_8_IBUF_400)
  );
  X_BUF   VFBC_RD_DATA_7_IBUF (
    .I(VFBC_RD_DATA[7]),
    .O(VFBC_RD_DATA_7_IBUF_401)
  );
  X_BUF   VFBC_RD_DATA_6_IBUF (
    .I(VFBC_RD_DATA[6]),
    .O(VFBC_RD_DATA_6_IBUF_402)
  );
  X_BUF   VFBC_RD_DATA_5_IBUF (
    .I(VFBC_RD_DATA[5]),
    .O(VFBC_RD_DATA_5_IBUF_403)
  );
  X_BUF   VFBC_RD_DATA_4_IBUF (
    .I(VFBC_RD_DATA[4]),
    .O(VFBC_RD_DATA_4_IBUF_404)
  );
  X_BUF   VFBC_RD_DATA_3_IBUF (
    .I(VFBC_RD_DATA[3]),
    .O(VFBC_RD_DATA_3_IBUF_405)
  );
  X_BUF   VFBC_RD_DATA_2_IBUF (
    .I(VFBC_RD_DATA[2]),
    .O(VFBC_RD_DATA_2_IBUF_406)
  );
  X_BUF   VFBC_RD_DATA_1_IBUF (
    .I(VFBC_RD_DATA[1]),
    .O(VFBC_RD_DATA_1_IBUF_407)
  );
  X_BUF   VFBC_RD_DATA_0_IBUF (
    .I(VFBC_RD_DATA[0]),
    .O(VFBC_RD_DATA_0_IBUF_408)
  );
  X_BUF   PLB_ABus_26_IBUF (
    .I(PLB_ABus[26]),
    .O(PLB_ABus_26_IBUF_409)
  );
  X_BUF   PLB_ABus_27_IBUF (
    .I(PLB_ABus[27]),
    .O(PLB_ABus_27_IBUF_410)
  );
  X_BUF   PLB_ABus_28_IBUF (
    .I(PLB_ABus[28]),
    .O(PLB_ABus_28_IBUF_411)
  );
  X_BUF   PLB_ABus_29_IBUF (
    .I(PLB_ABus[29]),
    .O(PLB_ABus_29_IBUF_412)
  );
  X_BUF   PLB_masterID_0_IBUF (
    .I(PLB_masterID[0]),
    .O(PLB_masterID_0_IBUF_413)
  );
  X_BUF   PLB_masterID_1_IBUF (
    .I(PLB_masterID[1]),
    .O(PLB_masterID_1_IBUF_414)
  );
  X_BUF   PLB_masterID_2_IBUF (
    .I(PLB_masterID[2]),
    .O(PLB_masterID_2_IBUF_415)
  );
  X_BUF   PLB_BE_0_IBUF (
    .I(PLB_BE[0]),
    .O(PLB_BE_0_IBUF_416)
  );
  X_BUF   PLB_BE_1_IBUF (
    .I(PLB_BE[1]),
    .O(PLB_BE_1_IBUF_417)
  );
  X_BUF   PLB_BE_2_IBUF (
    .I(PLB_BE[2]),
    .O(PLB_BE_2_IBUF_418)
  );
  X_BUF   PLB_BE_3_IBUF (
    .I(PLB_BE[3]),
    .O(PLB_BE_3_IBUF_419)
  );
  X_BUF   PLB_BE_4_IBUF (
    .I(PLB_BE[4]),
    .O(PLB_BE_4_IBUF_420)
  );
  X_BUF   PLB_BE_5_IBUF (
    .I(PLB_BE[5]),
    .O(PLB_BE_5_IBUF_421)
  );
  X_BUF   PLB_BE_6_IBUF (
    .I(PLB_BE[6]),
    .O(PLB_BE_6_IBUF_422)
  );
  X_BUF   PLB_BE_7_IBUF (
    .I(PLB_BE[7]),
    .O(PLB_BE_7_IBUF_423)
  );
  X_BUF   PLB_BE_8_IBUF (
    .I(PLB_BE[8]),
    .O(PLB_BE_8_IBUF_424)
  );
  X_BUF   PLB_BE_9_IBUF (
    .I(PLB_BE[9]),
    .O(PLB_BE_9_IBUF_425)
  );
  X_BUF   PLB_BE_10_IBUF (
    .I(PLB_BE[10]),
    .O(PLB_BE_10_IBUF_426)
  );
  X_BUF   PLB_BE_11_IBUF (
    .I(PLB_BE[11]),
    .O(PLB_BE_11_IBUF_427)
  );
  X_BUF   PLB_BE_12_IBUF (
    .I(PLB_BE[12]),
    .O(PLB_BE_12_IBUF_428)
  );
  X_BUF   PLB_BE_13_IBUF (
    .I(PLB_BE[13]),
    .O(PLB_BE_13_IBUF_429)
  );
  X_BUF   PLB_BE_14_IBUF (
    .I(PLB_BE[14]),
    .O(PLB_BE_14_IBUF_430)
  );
  X_BUF   PLB_BE_15_IBUF (
    .I(PLB_BE[15]),
    .O(PLB_BE_15_IBUF_431)
  );
  X_BUF   PLB_size_0_IBUF (
    .I(PLB_size[0]),
    .O(PLB_size_0_IBUF_432)
  );
  X_BUF   PLB_size_1_IBUF (
    .I(PLB_size[1]),
    .O(PLB_size_1_IBUF_433)
  );
  X_BUF   PLB_size_2_IBUF (
    .I(PLB_size[2]),
    .O(PLB_size_2_IBUF_434)
  );
  X_BUF   PLB_size_3_IBUF (
    .I(PLB_size[3]),
    .O(PLB_size_3_IBUF_435)
  );
  X_BUF   PLB_type_0_IBUF (
    .I(PLB_type[0]),
    .O(PLB_type_0_IBUF_436)
  );
  X_BUF   PLB_type_1_IBUF (
    .I(PLB_type[1]),
    .O(PLB_type_1_IBUF_437)
  );
  X_BUF   PLB_type_2_IBUF (
    .I(PLB_type[2]),
    .O(PLB_type_2_IBUF_438)
  );
  X_BUF   PLB_wrDBus_0_IBUF (
    .I(PLB_wrDBus[0]),
    .O(PLB_wrDBus_0_IBUF_439)
  );
  X_BUF   PLB_wrDBus_1_IBUF (
    .I(PLB_wrDBus[1]),
    .O(PLB_wrDBus_1_IBUF_440)
  );
  X_BUF   PLB_wrDBus_2_IBUF (
    .I(PLB_wrDBus[2]),
    .O(PLB_wrDBus_2_IBUF_441)
  );
  X_BUF   PLB_wrDBus_3_IBUF (
    .I(PLB_wrDBus[3]),
    .O(PLB_wrDBus_3_IBUF_442)
  );
  X_BUF   PLB_wrDBus_4_IBUF (
    .I(PLB_wrDBus[4]),
    .O(PLB_wrDBus_4_IBUF_443)
  );
  X_BUF   PLB_wrDBus_5_IBUF (
    .I(PLB_wrDBus[5]),
    .O(PLB_wrDBus_5_IBUF_444)
  );
  X_BUF   PLB_wrDBus_6_IBUF (
    .I(PLB_wrDBus[6]),
    .O(PLB_wrDBus_6_IBUF_445)
  );
  X_BUF   PLB_wrDBus_7_IBUF (
    .I(PLB_wrDBus[7]),
    .O(PLB_wrDBus_7_IBUF_446)
  );
  X_BUF   PLB_wrDBus_8_IBUF (
    .I(PLB_wrDBus[8]),
    .O(PLB_wrDBus_8_IBUF_447)
  );
  X_BUF   PLB_wrDBus_9_IBUF (
    .I(PLB_wrDBus[9]),
    .O(PLB_wrDBus_9_IBUF_448)
  );
  X_BUF   PLB_wrDBus_10_IBUF (
    .I(PLB_wrDBus[10]),
    .O(PLB_wrDBus_10_IBUF_449)
  );
  X_BUF   PLB_wrDBus_11_IBUF (
    .I(PLB_wrDBus[11]),
    .O(PLB_wrDBus_11_IBUF_450)
  );
  X_BUF   PLB_wrDBus_12_IBUF (
    .I(PLB_wrDBus[12]),
    .O(PLB_wrDBus_12_IBUF_451)
  );
  X_BUF   PLB_wrDBus_13_IBUF (
    .I(PLB_wrDBus[13]),
    .O(PLB_wrDBus_13_IBUF_452)
  );
  X_BUF   PLB_wrDBus_14_IBUF (
    .I(PLB_wrDBus[14]),
    .O(PLB_wrDBus_14_IBUF_453)
  );
  X_BUF   PLB_wrDBus_15_IBUF (
    .I(PLB_wrDBus[15]),
    .O(PLB_wrDBus_15_IBUF_454)
  );
  X_BUF   PLB_wrDBus_16_IBUF (
    .I(PLB_wrDBus[16]),
    .O(PLB_wrDBus_16_IBUF_455)
  );
  X_BUF   PLB_wrDBus_17_IBUF (
    .I(PLB_wrDBus[17]),
    .O(PLB_wrDBus_17_IBUF_456)
  );
  X_BUF   PLB_wrDBus_18_IBUF (
    .I(PLB_wrDBus[18]),
    .O(PLB_wrDBus_18_IBUF_457)
  );
  X_BUF   PLB_wrDBus_19_IBUF (
    .I(PLB_wrDBus[19]),
    .O(PLB_wrDBus_19_IBUF_458)
  );
  X_BUF   PLB_wrDBus_20_IBUF (
    .I(PLB_wrDBus[20]),
    .O(PLB_wrDBus_20_IBUF_459)
  );
  X_BUF   PLB_wrDBus_21_IBUF (
    .I(PLB_wrDBus[21]),
    .O(PLB_wrDBus_21_IBUF_460)
  );
  X_BUF   PLB_wrDBus_22_IBUF (
    .I(PLB_wrDBus[22]),
    .O(PLB_wrDBus_22_IBUF_461)
  );
  X_BUF   PLB_wrDBus_23_IBUF (
    .I(PLB_wrDBus[23]),
    .O(PLB_wrDBus_23_IBUF_462)
  );
  X_BUF   PLB_wrDBus_24_IBUF (
    .I(PLB_wrDBus[24]),
    .O(PLB_wrDBus_24_IBUF_463)
  );
  X_BUF   PLB_wrDBus_25_IBUF (
    .I(PLB_wrDBus[25]),
    .O(PLB_wrDBus_25_IBUF_464)
  );
  X_BUF   PLB_wrDBus_26_IBUF (
    .I(PLB_wrDBus[26]),
    .O(PLB_wrDBus_26_IBUF_465)
  );
  X_BUF   PLB_wrDBus_27_IBUF (
    .I(PLB_wrDBus[27]),
    .O(PLB_wrDBus_27_IBUF_466)
  );
  X_BUF   PLB_wrDBus_28_IBUF (
    .I(PLB_wrDBus[28]),
    .O(PLB_wrDBus_28_IBUF_467)
  );
  X_BUF   PLB_wrDBus_29_IBUF (
    .I(PLB_wrDBus[29]),
    .O(PLB_wrDBus_29_IBUF_468)
  );
  X_BUF   PLB_wrDBus_30_IBUF (
    .I(PLB_wrDBus[30]),
    .O(PLB_wrDBus_30_IBUF_469)
  );
  X_BUF   PLB_wrDBus_31_IBUF (
    .I(PLB_wrDBus[31]),
    .O(PLB_wrDBus_31_IBUF_470)
  );
  X_BUF   LOCKED_I_IBUF (
    .I(LOCKED_I),
    .O(LOCKED_I_IBUF_474)
  );
  X_BUF   SPLB_Rst_IBUF (
    .I(SPLB_Rst),
    .O(SPLB_Rst_IBUF_476)
  );
  X_BUF   PLB_PAValid_IBUF (
    .I(PLB_PAValid),
    .O(PLB_PAValid_IBUF_477)
  );
  X_BUF   PLB_RNW_IBUF (
    .I(PLB_RNW),
    .O(PLB_RNW_IBUF_478)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vsync_d1  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_vsr[15]_LessThan_38_o_inv ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/LOCKED_I_enabled_OR_66_o ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vsync_d1_1504 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/hsync_d1  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_hsr[15]_LessThan_37_o_inv ),
    .SRST(\USER_LOGIC_I/hdmi_out_inst/LOCKED_I_enabled_OR_66_o ),
    .O(\USER_LOGIC_I/hdmi_out_inst/hsync_d1_1505 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_busy  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_busy_glue_set_4260 ),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_22_o ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_busy_3678 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_busy_glue_set  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_busy_3678 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_busy_glue_set_4260 )
  );
  X_FF #(
    .INIT ( 1'b1 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id_31  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id_31_glue_rst_4261 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[31] ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<8>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/hcnt [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<8>_rt_4262 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<7>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/hcnt [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<7>_rt_4263 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<6>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/hcnt [6]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<6>_rt_4264 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<5>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/hcnt [5]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<5>_rt_4265 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<4>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/hcnt [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<4>_rt_4266 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<3>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/hcnt [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<3>_rt_4267 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<2>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/hcnt [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<2>_rt_4268 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<1>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/hcnt [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_cy<1>_rt_4269 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<8>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/columnCounter [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<8>_rt_4270 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<7>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/columnCounter [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<7>_rt_4271 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<6>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/columnCounter [6]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<6>_rt_4272 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<5>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/columnCounter [5]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<5>_rt_4273 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<4>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/columnCounter [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<4>_rt_4274 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<3>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/columnCounter [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<3>_rt_4275 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<2>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/columnCounter [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<2>_rt_4276 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<1>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/columnCounter [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_cy<1>_rt_4277 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<8>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/vcnt [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<8>_rt_4278 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<7>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/vcnt [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<7>_rt_4279 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<6>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/vcnt [6]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<6>_rt_4280 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<5>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/vcnt [5]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<5>_rt_4281 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<4>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/vcnt [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<4>_rt_4282 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<3>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/vcnt [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<3>_rt_4283 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<2>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/vcnt [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<2>_rt_4284 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<1>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/vcnt [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_cy<1>_rt_4285 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<7>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/lineCounter [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<7>_rt_4286 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<6>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/lineCounter [6]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<6>_rt_4287 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<5>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/lineCounter [5]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<5>_rt_4288 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<4>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/lineCounter [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<4>_rt_4289 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<3>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/lineCounter [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<3>_rt_4290 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<2>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/lineCounter [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<2>_rt_4291 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<1>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/lineCounter [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_cy<1>_rt_4292 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_xor<9>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/hcnt [9]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_xor<9>_rt_4293 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_xor<9>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/columnCounter [9]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_xor<9>_rt_4294 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_xor<9>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/vcnt [9]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_xor<9>_rt_4295 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_xor<8>_rt  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/lineCounter [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_xor<8>_rt_4296 ),
    .ADR1(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vfbc_rd_reset_i  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/vfbc_rd_reset_i_rstpot_4297 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vfbc_rd_reset_i_546 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_write_i  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_write_i_rstpot_4298 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_write_i_545 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmdsclkint_0  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/toggle_1559 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/tmdsclkint [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_rstpot_4299 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_3633 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_rstpot_4300 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_3634 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_rstpot ),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT6 #(
    .INIT ( 64'hD841412727BEBED8 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd9_lut<0>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd5_lut [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [5]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd8_lut [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [7]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd8 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd9_lut<0>1 )
  );
  X_LUT6 #(
    .INIT ( 64'hD841412727BEBED8 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd9_lut<0>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd5_lut [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [5]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd8_lut [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [7]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd8 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd9_lut<0>1 )
  );
  X_LUT6 #(
    .INIT ( 64'hD841412727BEBED8 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd9_lut<0>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd5_lut [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [5]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd8_lut [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [7]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd8 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd9_lut<0>1 )
  );
  X_LUT5 #(
    .INIT ( 32'h96696996 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_q_m<4>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [4])
  );
  X_LUT5 #(
    .INIT ( 32'h96696996 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_q_m<4>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [4])
  );
  X_LUT5 #(
    .INIT ( 32'h96696996 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_q_m<4>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [4])
  );
  X_LUT6 #(
    .INIT ( 64'h80800000C000C000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>1411  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd8 ),
    .ADR2(N52),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd9 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd9_lut<0>1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd9_cy<0>2 )
  );
  X_LUT6 #(
    .INIT ( 64'h80800000C000C000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>1411  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd8 ),
    .ADR2(N60),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd9 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd9_lut<0>1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd9_cy<0>2 )
  );
  X_LUT6 #(
    .INIT ( 64'h80800000C000C000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>1411  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd8 ),
    .ADR2(N68),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd9 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd9_lut<0>1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd9_cy<0>2 )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_q_m<6>11_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [7]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [5]),
    .O(N128)
  );
  X_LUT6 #(
    .INIT ( 64'h7B5A2100B7A51200 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_q_m<7>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [6]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [3]),
    .ADR2(N128),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_q_m<3>12 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_q_m<3>11 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [7])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_q_m<6>11_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [7]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [5]),
    .O(N130)
  );
  X_LUT6 #(
    .INIT ( 64'h7B5A2100B7A51200 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_q_m<7>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [6]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [3]),
    .ADR2(N130),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_q_m<3>12 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_q_m<3>11 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [7])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_q_m<6>11_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [7]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [5]),
    .O(N132)
  );
  X_LUT6 #(
    .INIT ( 64'h7B5A2100B7A51200 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_q_m<7>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [6]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [3]),
    .ADR2(N132),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_q_m<3>12 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_q_m<3>11 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [7])
  );
  X_LUT6 #(
    .INIT ( 64'h41D7BE28D7BE2841 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT1011  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_n0233_lut [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_n0236_xor<3>11_1592 ),
    .ADR3(N134),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_n0236_cy [3]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Madd_cnt[4]_GND_108_o_add_50_OUT_cy<0>2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT1013 )
  );
  X_LUT6 #(
    .INIT ( 64'h41D7BE28D7BE2841 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT1011  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0233_lut [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0236_xor<3>11_1695 ),
    .ADR3(N136),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0236_cy [3]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Madd_cnt[4]_GND_108_o_add_50_OUT_cy<0>2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT1013 )
  );
  X_LUT6 #(
    .INIT ( 64'h41D7BE28D7BE2841 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT1011  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0233_lut [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0236_xor<3>11_1796 ),
    .ADR3(N138),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0236_cy [3]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Madd_cnt[4]_GND_108_o_add_50_OUT_cy<0>2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT1013 )
  );
  X_LUT3 #(
    .INIT ( 8'h80 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_pixelLine_addr7_cast_fu_529_p1<10:0>_lut<8>_SW1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [5]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [7]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [6]),
    .O(N140)
  );
  X_LUT6 #(
    .INIT ( 64'h566666669AAA6666 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_pixelLine_addr7_cast_fu_529_p1<10:0>_lut<8>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_9_cast_reg_1142_1_2664 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [8]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address05161 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [4]),
    .ADR4(N140),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_tmp_12_fu_493_p2_xor<5>11_1998 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_pixelLine_addr7_cast_fu_529_p1<10:0>_lut<8>_2063 )
  );
  X_LUT6 #(
    .INIT ( 64'h8880800080800000 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address051611  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address05161 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<0>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<0>_2229 )

  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<0>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<0>_2253 )

  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<0>  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [0]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_lut<0>_2277 )

  );
  X_LUT3 #(
    .INIT ( 8'h95 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<9>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<8>_2206 )
,
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [7]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [2]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<9>_2001 )

  );
  X_LUT3 #(
    .INIT ( 8'h95 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<9>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<8>_2230 )
,
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [7]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [2]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<9>_2022 )

  );
  X_LUT3 #(
    .INIT ( 8'h95 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<9>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_cy<8>_2254 )
,
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [7]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [2]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<9>_2043 )

  );
  X_LUT6 #(
    .INIT ( 64'h906050A0A0509060 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT82  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0236 [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0236 [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [3]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [2]),
    .ADR5(N142),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT8 )
  );
  X_LUT6 #(
    .INIT ( 64'h906050A0A0509060 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT82  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0236 [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0236 [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [3]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [2]),
    .ADR5(N144),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT8 )
  );
  X_LUT6 #(
    .INIT ( 64'h906050A0A0509060 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT82  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0236 [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0236 [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [3]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [2]),
    .ADR5(N146),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT8 )
  );
  X_LUT6 #(
    .INIT ( 64'h050A090606090A05 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT84  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT813 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<2> ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [3]),
    .ADR4(N148),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT83 )
  );
  X_LUT6 #(
    .INIT ( 64'h050A090606090A05 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT84  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT813 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<2> ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [3]),
    .ADR4(N150),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT83 )
  );
  X_LUT6 #(
    .INIT ( 64'h050A090606090A05 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT84  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT813 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<2> ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [3]),
    .ADR4(N152),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT83 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_val_SW0_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/lineCounter [7]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/lineCounter [6]),
    .O(N154)
  );
  X_LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAAAAAA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_val  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/LOCKED_I_enabled_OR_66_o ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/lineCounter [8]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/lineCounter [5]),
    .ADR3(N154),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/columnCounter[15]_columnLimit[15]_LessThan_13_o ),
    .ADR5(VFBC_RD_READ_OBUF_547),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_val_1380 )
  );
  X_LUT6 #(
    .INIT ( 64'h3232C8C8B3ECECB3 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Madd_cnt[4]_GND_108_o_add_50_OUT_cy<0>31  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0233_lut [2]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0233_lut [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Madd_cnt[4]_GND_108_o_add_50_OUT_cy<0>2 )
  );
  X_LUT6 #(
    .INIT ( 64'h3232C8C8B3ECECB3 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Madd_cnt[4]_GND_108_o_add_50_OUT_cy<0>31  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0233_lut [2]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0233_lut [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Madd_cnt[4]_GND_108_o_add_50_OUT_cy<0>2 )
  );
  X_LUT6 #(
    .INIT ( 64'h175FFFFFFFFFFFFF ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_tmp_12_fu_493_p2_xor<5>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [4]),
    .ADR5(N74),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_tmp_12_fu_493_p2_xor<5>11_1998 )
  );
  X_LUT6 #(
    .INIT ( 64'h05015F575515FF7F ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT10421  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<1> ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0236 [3]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0236 [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT1042 )
  );
  X_LUT6 #(
    .INIT ( 64'h055F015755FF157F ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT10421  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0236 [3]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<1> ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0236 [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT1042 )
  );
  X_LUT6 #(
    .INIT ( 64'h055F015755FF157F ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT10421  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0236 [3]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<1> ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0236 [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT1042 )
  );
  X_LUT4 #(
    .INIT ( 16'h2DD2 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_n0236_xor<2>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0236 [2])
  );
  X_LUT4 #(
    .INIT ( 16'h6966 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0236_xor<2>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0236 [2])
  );
  X_LUT4 #(
    .INIT ( 16'h6966 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0236_xor<2>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0236 [2])
  );
  X_LUT4 #(
    .INIT ( 16'h2228 ))
  \USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_write_i_rstpot  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o311_1273 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/hcnt [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/hcnt [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_write_i_rstpot_4298 )
  );
  X_LUT6 #(
    .INIT ( 64'h0020002000200000 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_GND_39_o_GND_39_o_mux_62_OUT181  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/hcnt [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/hcnt [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o311_1273 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [0]),
    .ADR4(\USER_LOGIC_I/slv_reg0 [4]),
    .ADR5(\USER_LOGIC_I/slv_reg2 [31]),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[27] )
  );
  X_LUT6 #(
    .INIT ( 64'h0020002000200000 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_GND_39_o_GND_39_o_mux_62_OUT211  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/hcnt [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/hcnt [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o311_1273 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [0]),
    .ADR4(\USER_LOGIC_I/slv_reg0 [1]),
    .ADR5(\USER_LOGIC_I/slv_reg2 [31]),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[30] )
  );
  X_LUT6 #(
    .INIT ( 64'h0000040000000000 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_GND_39_o_GND_39_o_mux_62_OUT161  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [31]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [6]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/hcnt [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/hcnt [2]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o311_1273 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[25] )
  );
  X_LUT6 #(
    .INIT ( 64'h0000040000000000 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_GND_39_o_GND_39_o_mux_62_OUT171  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [31]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [5]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/hcnt [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/hcnt [2]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o311_1273 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[26] )
  );
  X_LUT6 #(
    .INIT ( 64'h0000040000000000 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_GND_39_o_GND_39_o_mux_62_OUT191  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [31]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/hcnt [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/hcnt [2]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o311_1273 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[28] )
  );
  X_LUT6 #(
    .INIT ( 64'h0000040000000000 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_GND_39_o_GND_39_o_mux_62_OUT201  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [31]),
    .ADR1(\USER_LOGIC_I/slv_reg0 [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/hcnt [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/hcnt [2]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o311_1273 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[29] )
  );
  X_LUT6 #(
    .INIT ( 64'h2000200020202000 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_GND_39_o_GND_39_o_mux_62_OUT241  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/hcnt [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/hcnt [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o311_1273 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [0]),
    .ADR4(\USER_LOGIC_I/slv_reg0 [24]),
    .ADR5(\USER_LOGIC_I/slv_reg2 [31]),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[7] )
  );
  X_LUT4 #(
    .INIT ( 16'h0800 ))
  \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT<5>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/hcnt [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/hcnt [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/hcnt [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o311_1273 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT[5] )
  );
  X_LUT6 #(
    .INIT ( 64'h6A6AC0C03FC03FC0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd9_xor<0>31  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd8 ),
    .ADR2(N52),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd9 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd9_lut<0>1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd_29 )
  );
  X_LUT6 #(
    .INIT ( 64'h6A6AC0C03FC03FC0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd9_xor<0>31  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd8 ),
    .ADR2(N60),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd9 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd9_lut<0>1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd_29 )
  );
  X_LUT6 #(
    .INIT ( 64'h6A6AC0C03FC03FC0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd9_xor<0>31  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd8 ),
    .ADR2(N68),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd9 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd9_lut<0>1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd_29 )
  );
  X_LUT6 #(
    .INIT ( 64'h8080ECECC8FEFEC8 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT8111  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0233_lut [2]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0233_lut [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT811 )
  );
  X_LUT6 #(
    .INIT ( 64'h8080ECECC8FEFEC8 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT8111  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0233_lut [2]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0233_lut [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT811 )
  );
  X_LUT6 #(
    .INIT ( 64'h88AA088AEEFFAEEF ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_n0236_cy<3>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_n0236_cy [3])
  );
  X_LUT6 #(
    .INIT ( 64'h88AA088AEEFFAEEF ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0236_cy<3>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0236_cy [3])
  );
  X_LUT6 #(
    .INIT ( 64'h88AA088AEEFFAEEF ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0236_cy<3>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0236_cy [3])
  );
  X_LUT4 #(
    .INIT ( 16'hBB2B ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_n0236_xor<3>111  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_n0236_xor<3>11_1592 )
  );
  X_LUT4 #(
    .INIT ( 16'hBB2B ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_n0233_xor<3>111  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_n0233_xor<3>11 )
  );
  X_LUT4 #(
    .INIT ( 16'hBB2B ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0236_xor<3>111  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0236_xor<3>11_1695 )
  );
  X_LUT4 #(
    .INIT ( 16'hBB2B ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0233_xor<3>111  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0233_xor<3>11 )
  );
  X_LUT4 #(
    .INIT ( 16'hBB2B ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0236_xor<3>111  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0236_xor<3>11_1796 )
  );
  X_LUT4 #(
    .INIT ( 16'hBB2B ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0233_xor<3>111  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0233_xor<3>11 )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFF6696 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT1011_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [2]),
    .O(N134)
  );
  X_LUT5 #(
    .INIT ( 32'hFFFF6696 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT1011_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [2]),
    .O(N136)
  );
  X_LUT5 #(
    .INIT ( 32'hFFFF6696 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT1011_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [2]),
    .O(N138)
  );
  X_LUT4 #(
    .INIT ( 16'h6C00 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0123_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_9_cast_reg_1142_1_2664 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0515 ),
    .O(N177)
  );
  X_LUT4 #(
    .INIT ( 16'h6C00 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0123_SW1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_9_cast1_reg_1147_0_2490 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0515 ),
    .O(N178)
  );
  X_LUT6 #(
    .INIT ( 64'hEFECEFECFFFCCFCC ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0123  (
    .ADR0(N179),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address012 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_pixelLine_addr7_cast_fu_529_p1<10:0>_lut<8>_2063 ),
    .ADR3(N177),
    .ADR4(N178),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_pixelLine_addr7_cast_fu_529_p1<10:0>_lut<7> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [10])
  );
  X_LUT6 #(
    .INIT ( 64'h00F50AFF0035CAFF ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address021  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_9_cast_reg_1142_1_2664 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_9_cast1_reg_1147_0_2490 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_pixelLine_addr7_cast_fu_529_p1<10:0>_lut<8>_2063 ),
    .ADR3(N181),
    .ADR4(N182),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_pixelLine_addr7_cast_fu_529_p1<10:0>_lut<7> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [9])
  );
  X_LUT4 #(
    .INIT ( 16'h422B ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT10111  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [3]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_n0233_xor<3>11 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT1011_1590 )
  );
  X_LUT4 #(
    .INIT ( 16'h422B ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT10111  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [3]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0233_xor<3>11 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT1011_1693 )
  );
  X_LUT4 #(
    .INIT ( 16'h422B ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT10111  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [3]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0233_xor<3>11 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT1011_1794 )
  );
  X_LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd9_xor<0>121  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [4]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd5_lut [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [3]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd9_xor<0>12 )
  );
  X_LUT6 #(
    .INIT ( 64'h96FF0096FF969600 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd91  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [4]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd5_lut [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [3]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd9 )
  );
  X_LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd9_xor<0>121  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [4]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd5_lut [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [3]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd9_xor<0>12 )
  );
  X_LUT6 #(
    .INIT ( 64'h96FF0096FF969600 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd91  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [4]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd5_lut [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [3]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd9 )
  );
  X_LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd9_xor<0>121  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [4]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd5_lut [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [3]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd9_xor<0>12 )
  );
  X_LUT6 #(
    .INIT ( 64'h96FF0096FF969600 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd91  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [4]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd5_lut [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [3]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd9 )
  );
  X_LUT6 #(
    .INIT ( 64'h171717FFFF17FFFF ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [4]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd5_lut [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [5]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>1 )
  );
  X_LUT6 #(
    .INIT ( 64'h171717FFFF17FFFF ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [4]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd5_lut [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [5]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>1 )
  );
  X_LUT6 #(
    .INIT ( 64'h171717FFFF17FFFF ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [4]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd5_lut [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [5]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>1 )
  );
  X_LUT6 #(
    .INIT ( 64'h32ECB332C8B3ECC8 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Madd_cnt[4]_GND_108_o_add_50_OUT_cy<0>31  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_n0233_lut [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Madd_cnt[4]_GND_108_o_add_50_OUT_cy<0>2 )
  );
  X_LUT6 #(
    .INIT ( 64'h966955AA55555555 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT102_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT813 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT1011_1590 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT811 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision3_1633 ),
    .O(N184)
  );
  X_LUT6 #(
    .INIT ( 64'hA96565A99A56569A ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT102_SW1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [8]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_n0233_cy [3]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_n0236_cy [3]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT1042 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT1041 ),
    .O(N185)
  );
  X_LUT6 #(
    .INIT ( 64'h966955AAAAAAAAAA ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT102_SW2  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT813 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT1011_1590 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT811 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision3_1633 ),
    .O(N186)
  );
  X_LUT6 #(
    .INIT ( 64'hAAA88A8822200200 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT102  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision2_1634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT1013 ),
    .ADR3(N184),
    .ADR4(N186),
    .ADR5(N185),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/GND_108_o_cnt[4]_mux_55_OUT<4> )
  );
  X_LUT6 #(
    .INIT ( 64'h966955AA55555555 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT102_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT813 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT1011_1693 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT811 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision3_1736 ),
    .O(N188)
  );
  X_LUT6 #(
    .INIT ( 64'hA96565A99A56569A ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT102_SW1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [8]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0233_cy [3]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0236_cy [3]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT1042 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT1041 ),
    .O(N189)
  );
  X_LUT6 #(
    .INIT ( 64'h966955AAAAAAAAAA ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT102_SW2  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT813 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT1011_1693 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT811 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision3_1736 ),
    .O(N190)
  );
  X_LUT6 #(
    .INIT ( 64'hAA22A8208A028800 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT102  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision2_1737 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT1013 ),
    .ADR3(N189),
    .ADR4(N188),
    .ADR5(N190),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/GND_108_o_cnt[4]_mux_55_OUT<4> )
  );
  X_LUT6 #(
    .INIT ( 64'h966955AA55555555 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT102_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT813 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT1011_1794 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT811 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision3_1837 ),
    .O(N192)
  );
  X_LUT6 #(
    .INIT ( 64'hA96565A99A56569A ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT102_SW1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [8]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0233_cy [3]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0236_cy [3]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT1042 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT1041 ),
    .O(N193)
  );
  X_LUT6 #(
    .INIT ( 64'h966955AAAAAAAAAA ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT102_SW2  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT813 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT1011_1794 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT811 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision3_1837 ),
    .O(N194)
  );
  X_LUT6 #(
    .INIT ( 64'hAA22A8208A028800 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT102  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision2_1838 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT1013 ),
    .ADR3(N193),
    .ADR4(N192),
    .ADR5(N194),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/GND_108_o_cnt[4]_mux_55_OUT<4> )
  );
  X_LUT6 #(
    .INIT ( 64'hAFAEAAAAAAAAAAAA ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_val1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/LOCKED_I_enabled_OR_66_o ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_vsr[15]_LessThan_38_o_inv1 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/columnCounter[15]_columnLimit[15]_LessThan_13_o ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/active_video_i3_3880 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/active_video_i2 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/active_video_i ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_val )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFBBB ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr1  (
    .ADR0(SPLB_Rst_IBUF_476),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_3722 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_3677 ),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/data_timeout_3686 ),
    .ADR4(user_IP2Bus_RdAck),
    .ADR5(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_wrack_i ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFEEE ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr1  (
    .ADR0(SPLB_Rst_IBUF_476),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_3722 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_3677 ),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/data_timeout_3686 ),
    .ADR4(user_IP2Bus_RdAck),
    .ADR5(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_wrack_i ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr )
  );
  X_LUT6 #(
    .INIT ( 64'h6696669696996696 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_n0236_xor<3>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0236 [3])
  );
  X_LUT6 #(
    .INIT ( 64'h6696669696996696 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0236_xor<3>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0236 [3])
  );
  X_LUT6 #(
    .INIT ( 64'h6696669696996696 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0236_xor<3>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0236 [3])
  );
  X_LUT6 #(
    .INIT ( 64'h01151155577F77FF ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_pixelLine_addr9_cast_fu_370_p1<10:0>_xor<10>121  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_addr8_cast_reg_1049_9_2719 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/columnCounter [8]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/columnCounter [7]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_addr8_cast_reg_1049_8_2718 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_addr8_cast_reg_1049_7_2717 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/columnCounter [9]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_pixelLine_addr9_cast_fu_370_p1<10:0>_xor<10>12 )
  );
  X_LUT5 #(
    .INIT ( 32'h577F77FF ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address081111  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address08111 )
  );
  X_LUT4 #(
    .INIT ( 16'hEA80 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address021_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/columnCounter [8]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_addr8_cast_reg_1049_7_2717 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/columnCounter [7]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_addr8_cast_reg_1049_8_2718 ),
    .O(N84)
  );
  X_LUT3 #(
    .INIT ( 8'h1B ))
  \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT<8>1_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/hcnt [1]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [24]),
    .ADR2(\USER_LOGIC_I/slv_reg0 [23]),
    .O(N196)
  );
  X_LUT6 #(
    .INIT ( 64'h44F444F444044454 ))
  \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT<8>1  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [31]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [24]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o311_1273 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [2]),
    .ADR4(N196),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/hcnt [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT<8>1_1385 )
  );
  X_LUT6 #(
    .INIT ( 64'h0022001000000001 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>161  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd5_lut [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [5]),
    .ADR3(N198),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [7]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd8 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>16 )
  );
  X_LUT6 #(
    .INIT ( 64'h0022001000000001 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>161  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd5_lut [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [5]),
    .ADR3(N200),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [7]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd8 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>16 )
  );
  X_LUT6 #(
    .INIT ( 64'h0022001000000001 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>161  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd5_lut [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [5]),
    .ADR3(N202),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [7]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd8 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>16 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_equal_58_o<0>2_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/hcnt [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/vcnt [9]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/vcnt [3]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/vcnt [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/vcnt [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/vcnt [0]),
    .O(N204)
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o311  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/hcnt [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/hcnt [5]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/hcnt [6]),
    .ADR3(N6),
    .ADR4(N204),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_equal_58_o<0>1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o311_1273 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_6  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_6_rstpot_4335 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_5  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_5_rstpot_4336 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_4  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_4_rstpot_4337 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_3  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_3_rstpot_4338 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_2  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_2_rstpot_4339 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_1  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_1_rstpot_4340 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_0  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_0_rstpot_4341 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT5 #(
    .INIT ( 32'hFF606060 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0411  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/columnCounter [7]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_addr8_cast_reg_1049_7_2717 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0513 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0515 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_pixelLine_addr7_cast_fu_529_p1<10:0>_lut<7> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [7])
  );
  X_LUT6 #(
    .INIT ( 64'hFBBB00000000FBBB ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0121  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd4_2741 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd31_2740 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_addr8_cast_reg_1049_10_2720 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_pixelLine_addr9_cast_fu_370_p1<10:0>_xor<10>12 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address012 )
  );
  X_LUT6 #(
    .INIT ( 64'h06090F0F6699FFFF ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address01211_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/columnCounter [9]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_addr8_cast_reg_1049_9_2719 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 [0]),
    .ADR3(N84),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0513 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0515 ),
    .O(N181)
  );
  X_LUT6 #(
    .INIT ( 64'h6090F0F06699FFFF ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address01211_SW1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/columnCounter [9]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_addr8_cast_reg_1049_9_2719 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 [0]),
    .ADR3(N84),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0513 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0515 ),
    .O(N182)
  );
  X_LUT5 #(
    .INIT ( 32'h96696996 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd8_lut<0>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd8_lut [0])
  );
  X_LUT5 #(
    .INIT ( 32'h96696996 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd8_lut<0>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd8_lut [0])
  );
  X_LUT5 #(
    .INIT ( 32'h96696996 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd8_lut<0>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd8_lut [0])
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF699696690000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd81  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [0]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd8 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF699696690000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd81  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [0]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd8 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF699696690000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd81  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [0]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd8 )
  );
  X_LUT6 #(
    .INIT ( 64'h9699669696999699 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT8131  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT813 )
  );
  X_LUT6 #(
    .INIT ( 64'h9699669696999699 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT8131  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT813 )
  );
  X_LUT6 #(
    .INIT ( 64'h9699669696999699 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT8131  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT813 )
  );
  X_LUT5 #(
    .INIT ( 32'h96699696 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<2>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<2> )
  );
  X_LUT5 #(
    .INIT ( 32'h96699696 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<2>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<2> )
  );
  X_LUT5 #(
    .INIT ( 32'h96699696 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<2>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<2> )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt_4  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/GND_108_o_cnt[4]_mux_55_OUT<4> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt_3  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/GND_108_o_cnt[4]_mux_55_OUT<3> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt_2  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/GND_108_o_cnt[4]_mux_55_OUT<2> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt_1  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/GND_108_o_cnt[4]_mux_55_OUT<1> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout_9  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c1_reg_decision3_mux_54_OUT [9]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout [9]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout_8  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c1_reg_decision3_mux_54_OUT [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout [8]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout_7  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c1_reg_decision3_mux_54_OUT [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout_6  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c1_reg_decision3_mux_54_OUT [6]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout_5  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c1_reg_decision3_mux_54_OUT [5]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout_4  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c1_reg_decision3_mux_54_OUT [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout_3  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c1_reg_decision3_mux_54_OUT [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout_2  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c1_reg_decision3_mux_54_OUT [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout_1  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c1_reg_decision3_mux_54_OUT [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout_0  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c1_reg_decision3_mux_54_OUT [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt_4  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/GND_108_o_cnt[4]_mux_55_OUT<4> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt_3  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/GND_108_o_cnt[4]_mux_55_OUT<3> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt_2  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/GND_108_o_cnt[4]_mux_55_OUT<2> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt_1  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/GND_108_o_cnt[4]_mux_55_OUT<1> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout_9  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/c1_reg_decision3_mux_54_OUT [9]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout [9]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout_8  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/c1_reg_decision3_mux_54_OUT [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout [8]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout_7  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/c1_reg_decision3_mux_54_OUT [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout_6  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/c1_reg_decision3_mux_54_OUT [6]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout_5  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/c1_reg_decision3_mux_54_OUT [5]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout_4  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/c1_reg_decision3_mux_54_OUT [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout_3  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/c1_reg_decision3_mux_54_OUT [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout_2  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/c1_reg_decision3_mux_54_OUT [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout_1  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/c1_reg_decision3_mux_54_OUT [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout_0  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/c1_reg_decision3_mux_54_OUT [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt_4  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/GND_108_o_cnt[4]_mux_55_OUT<4> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt_3  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/GND_108_o_cnt[4]_mux_55_OUT<3> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt_2  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/GND_108_o_cnt[4]_mux_55_OUT<2> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt_1  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/GND_108_o_cnt[4]_mux_55_OUT<1> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout_9  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/c1_reg_decision3_mux_54_OUT [9]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout [9]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout_8  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/c1_reg_decision3_mux_54_OUT [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout [8]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout_7  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/c1_reg_decision3_mux_54_OUT [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout_6  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/c1_reg_decision3_mux_54_OUT [6]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout_5  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/c1_reg_decision3_mux_54_OUT [5]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout_4  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/c1_reg_decision3_mux_54_OUT [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout_3  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/c1_reg_decision3_mux_54_OUT [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout_2  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/c1_reg_decision3_mux_54_OUT [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout_1  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/c1_reg_decision3_mux_54_OUT [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout_0  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/c1_reg_decision3_mux_54_OUT [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .XON ( "FALSE" ),
    .INIT ( 1'b1 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fdp_rst  (
    .CLK(PXLCLK_2X_I_IBUF_BUFG_472),
    .I(Sl_MRdErr_7_OBUF_589),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/rstsync ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fdc_wa3  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_wa_d3 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fdc_wa2  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_wa_d2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fdc_wa1  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_wa_d1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fdc_wa0  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_wa_d ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \USER_LOGIC_I/hdmi_out_inst/vfbc_rd_reset_i_rstpot  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_hcnt[0]_AND_209_o_norst ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_equal_58_o ),
    .O(\USER_LOGIC_I/hdmi_out_inst/vfbc_rd_reset_i_rstpot_4297 )
  );
  X_LUT4 #(
    .INIT ( 16'h82D7 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT631  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [8]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0236 [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<2> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT63 )
  );
  X_LUT4 #(
    .INIT ( 16'h82D7 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT631  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [8]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0236 [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<2> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT63 )
  );
  X_LUT4 #(
    .INIT ( 16'h82D7 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT631  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [8]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0236 [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Madd_cnt[4]_GND_108_o_sub_41_OUT_lut<2> ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT63 )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFC9CC ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_6_rstpot  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [4]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [6]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [5]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out[8]_GND_34_o_mux_5_OUT<4>_bdd0 ),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.dpto_cntr_ld_en ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_6_rstpot_4335 )
  );
  X_LUT4 #(
    .INIT ( 16'hFF9C ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_5_rstpot  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [4]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [5]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out[8]_GND_34_o_mux_5_OUT<4>_bdd0 ),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.dpto_cntr_ld_en ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_5_rstpot_4336 )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFAAA9 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_3_rstpot  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [3]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [2]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [1]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.dpto_cntr_ld_en ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_3_rstpot_4338 )
  );
  X_LUT4 #(
    .INIT ( 16'hFFA9 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_2_rstpot  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [2]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [0]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [1]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.dpto_cntr_ld_en ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_2_rstpot_4339 )
  );
  X_LUT3 #(
    .INIT ( 8'hF9 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_1_rstpot  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [1]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [0]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.dpto_cntr_ld_en ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_1_rstpot_4340 )
  );
  X_LUT2 #(
    .INIT ( 4'h1 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_0_rstpot  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [0]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.dpto_cntr_ld_en ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_0_rstpot_4341 )
  );
  X_LUT5 #(
    .INIT ( 32'h32000000 ))
  \USER_LOGIC_I/hdmi_out_inst/_n0247_inv1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_vsr[15]_LessThan_38_o_inv1 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/columnCounter[15]_columnLimit[15]_LessThan_13_o ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/active_video_i3_3880 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/active_video_i2 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/active_video_i ),
    .O(\USER_LOGIC_I/hdmi_out_inst/_n0247_inv )
  );
  X_LUT6 #(
    .INIT ( 64'hD57FF75D802AA208 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_c1_reg_decision3_mux_54_OUT21  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision2_1634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision3_1633 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c0_reg_1604 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c1_reg_decision3_mux_54_OUT [1])
  );
  X_LUT6 #(
    .INIT ( 64'hD57FF75D802AA208 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_c1_reg_decision3_mux_54_OUT41  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision2_1634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [3]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision3_1633 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c0_reg_1604 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c1_reg_decision3_mux_54_OUT [3])
  );
  X_LUT6 #(
    .INIT ( 64'hD57FF75D802AA208 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_c1_reg_decision3_mux_54_OUT61  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision2_1634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [5]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision3_1633 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c0_reg_1604 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c1_reg_decision3_mux_54_OUT [5])
  );
  X_LUT6 #(
    .INIT ( 64'hD57FF75D802AA208 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_c1_reg_decision3_mux_54_OUT81  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision2_1634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [7]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision3_1633 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c0_reg_1604 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c1_reg_decision3_mux_54_OUT [7])
  );
  X_LUT6 #(
    .INIT ( 64'hD57FF75D802AA208 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_c1_reg_decision3_mux_54_OUT12  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision2_1634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision3_1633 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c0_reg_1604 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c1_reg_decision3_mux_54_OUT [0])
  );
  X_LUT6 #(
    .INIT ( 64'h82228828D777DD7D ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_c1_reg_decision3_mux_54_OUT51  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [4]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision2_1634 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [8]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision3_1633 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c0_reg_1604 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c1_reg_decision3_mux_54_OUT [4])
  );
  X_LUT6 #(
    .INIT ( 64'h82228828D777DD7D ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_c1_reg_decision3_mux_54_OUT71  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [6]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision2_1634 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [8]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision3_1633 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c0_reg_1604 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c1_reg_decision3_mux_54_OUT [6])
  );
  X_LUT6 #(
    .INIT ( 64'h82228828D777DD7D ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_c1_reg_decision3_mux_54_OUT31  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision2_1634 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [8]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision3_1633 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c0_reg_1604 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c1_reg_decision3_mux_54_OUT [2])
  );
  X_LUT6 #(
    .INIT ( 64'h7F5D2A082A087F5D ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_c1_reg_decision3_mux_54_OUT101  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision2_1634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision3_1633 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c1_reg_1652 ),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c0_reg_1604 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c1_reg_decision3_mux_54_OUT [9])
  );
  X_LUT5 #(
    .INIT ( 32'h802AA208 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_c1_reg_decision3_mux_54_OUT21  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision2_1737 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision3_1736 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/c1_reg_decision3_mux_54_OUT [1])
  );
  X_LUT5 #(
    .INIT ( 32'h802AA208 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_c1_reg_decision3_mux_54_OUT41  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision2_1737 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [3]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision3_1736 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/c1_reg_decision3_mux_54_OUT [3])
  );
  X_LUT5 #(
    .INIT ( 32'h802AA208 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_c1_reg_decision3_mux_54_OUT61  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision2_1737 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [5]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision3_1736 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/c1_reg_decision3_mux_54_OUT [5])
  );
  X_LUT5 #(
    .INIT ( 32'h802AA208 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_c1_reg_decision3_mux_54_OUT81  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision2_1737 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [7]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision3_1736 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/c1_reg_decision3_mux_54_OUT [7])
  );
  X_LUT5 #(
    .INIT ( 32'h802AA208 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_c1_reg_decision3_mux_54_OUT12  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision2_1737 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision3_1736 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/c1_reg_decision3_mux_54_OUT [0])
  );
  X_LUT5 #(
    .INIT ( 32'h95A6FFFF ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_c1_reg_decision3_mux_54_OUT51  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision2_1737 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision3_1736 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/c1_reg_decision3_mux_54_OUT [4])
  );
  X_LUT5 #(
    .INIT ( 32'h95A6FFFF ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_c1_reg_decision3_mux_54_OUT71  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [6]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision2_1737 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision3_1736 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/c1_reg_decision3_mux_54_OUT [6])
  );
  X_LUT5 #(
    .INIT ( 32'h95A6FFFF ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_c1_reg_decision3_mux_54_OUT31  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision2_1737 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision3_1736 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/c1_reg_decision3_mux_54_OUT [2])
  );
  X_LUT4 #(
    .INIT ( 16'h72FF ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_c1_reg_decision3_mux_54_OUT101  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision2_1737 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [8]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/decision3_1736 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/c1_reg_decision3_mux_54_OUT [9])
  );
  X_LUT5 #(
    .INIT ( 32'h802AA208 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_c1_reg_decision3_mux_54_OUT21  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision2_1838 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision3_1837 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/c1_reg_decision3_mux_54_OUT [1])
  );
  X_LUT5 #(
    .INIT ( 32'h802AA208 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_c1_reg_decision3_mux_54_OUT41  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision2_1838 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [3]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision3_1837 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/c1_reg_decision3_mux_54_OUT [3])
  );
  X_LUT5 #(
    .INIT ( 32'h802AA208 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_c1_reg_decision3_mux_54_OUT61  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision2_1838 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [5]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision3_1837 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/c1_reg_decision3_mux_54_OUT [5])
  );
  X_LUT5 #(
    .INIT ( 32'h802AA208 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_c1_reg_decision3_mux_54_OUT81  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision2_1838 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [7]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision3_1837 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/c1_reg_decision3_mux_54_OUT [7])
  );
  X_LUT5 #(
    .INIT ( 32'h802AA208 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_c1_reg_decision3_mux_54_OUT12  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision2_1838 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision3_1837 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/c1_reg_decision3_mux_54_OUT [0])
  );
  X_LUT5 #(
    .INIT ( 32'h95A6FFFF ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_c1_reg_decision3_mux_54_OUT51  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision2_1838 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision3_1837 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/c1_reg_decision3_mux_54_OUT [4])
  );
  X_LUT5 #(
    .INIT ( 32'h95A6FFFF ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_c1_reg_decision3_mux_54_OUT71  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [6]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision2_1838 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision3_1837 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/c1_reg_decision3_mux_54_OUT [6])
  );
  X_LUT5 #(
    .INIT ( 32'h95A6FFFF ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_c1_reg_decision3_mux_54_OUT31  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision2_1838 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision3_1837 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/c1_reg_decision3_mux_54_OUT [2])
  );
  X_LUT4 #(
    .INIT ( 16'h72FF ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_c1_reg_decision3_mux_54_OUT101  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision2_1838 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [8]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/decision3_1837 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/c1_reg_decision3_mux_54_OUT [9])
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data92_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [17]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\USER_LOGIC_I/slv_reg3 [17]),
    .ADR5(\USER_LOGIC_I/slv_reg4 [17]),
    .O(N209)
  );
  X_LUT4 #(
    .INIT ( 16'h0002 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data92  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(N209),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data91 )
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data82_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [16]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\USER_LOGIC_I/slv_reg3 [16]),
    .ADR5(\USER_LOGIC_I/slv_reg4 [16]),
    .O(N211)
  );
  X_LUT4 #(
    .INIT ( 16'h0002 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data82  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(N211),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data81 )
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data72_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [15]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\USER_LOGIC_I/slv_reg3 [15]),
    .ADR5(\USER_LOGIC_I/slv_reg4 [15]),
    .O(N213)
  );
  X_LUT4 #(
    .INIT ( 16'h0002 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data72  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(N213),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data71 )
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data62_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [14]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\USER_LOGIC_I/slv_reg3 [14]),
    .ADR5(\USER_LOGIC_I/slv_reg4 [14]),
    .O(N215)
  );
  X_LUT4 #(
    .INIT ( 16'h0002 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data62  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(N215),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data61 )
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data52_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [13]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\USER_LOGIC_I/slv_reg3 [13]),
    .ADR5(\USER_LOGIC_I/slv_reg4 [13]),
    .O(N217)
  );
  X_LUT4 #(
    .INIT ( 16'h0002 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data52  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(N217),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data51 )
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data42_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [12]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\USER_LOGIC_I/slv_reg3 [12]),
    .ADR5(\USER_LOGIC_I/slv_reg4 [12]),
    .O(N219)
  );
  X_LUT4 #(
    .INIT ( 16'h0002 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data42  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(N219),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data41 )
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data322_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [9]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\USER_LOGIC_I/slv_reg3 [9]),
    .ADR5(\USER_LOGIC_I/slv_reg4 [9]),
    .O(N221)
  );
  X_LUT4 #(
    .INIT ( 16'h0002 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data322  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(N221),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data321 )
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data312_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [8]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\USER_LOGIC_I/slv_reg3 [8]),
    .ADR5(\USER_LOGIC_I/slv_reg4 [8]),
    .O(N223)
  );
  X_LUT4 #(
    .INIT ( 16'h0002 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data312  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(N223),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data311 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFF0FFF3355FF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data302_SW0  (
    .ADR0(\USER_LOGIC_I/slv_reg4 [7]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [7]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [7]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR5(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .O(N225)
  );
  X_LUT4 #(
    .INIT ( 16'h0100 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data302  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(N225),
    .ADR3(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data301 )
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data304_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\USER_LOGIC_I/slv_reg7 [7]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR4(\USER_LOGIC_I/slv_reg8 [7]),
    .ADR5(\USER_LOGIC_I/slv_reg9 [7]),
    .O(N227)
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data32_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [11]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\USER_LOGIC_I/slv_reg3 [11]),
    .ADR5(\USER_LOGIC_I/slv_reg4 [11]),
    .O(N229)
  );
  X_LUT4 #(
    .INIT ( 16'h0002 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data32  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(N229),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data33_3780 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFF0FFF3355FF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data292_SW0  (
    .ADR0(\USER_LOGIC_I/slv_reg4 [6]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [6]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [6]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR5(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .O(N231)
  );
  X_LUT4 #(
    .INIT ( 16'h0100 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data292  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(N231),
    .ADR3(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data291 )
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data294_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\USER_LOGIC_I/slv_reg7 [6]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR4(\USER_LOGIC_I/slv_reg8 [6]),
    .ADR5(\USER_LOGIC_I/slv_reg9 [6]),
    .O(N233)
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFF0FFF3355FF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data282_SW0  (
    .ADR0(\USER_LOGIC_I/slv_reg4 [5]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [5]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [5]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR5(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .O(N235)
  );
  X_LUT4 #(
    .INIT ( 16'h0100 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data282  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(N235),
    .ADR3(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data281 )
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data284_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\USER_LOGIC_I/slv_reg7 [5]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR4(\USER_LOGIC_I/slv_reg8 [5]),
    .ADR5(\USER_LOGIC_I/slv_reg9 [5]),
    .O(N237)
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFF0FFF3355FF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data272_SW0  (
    .ADR0(\USER_LOGIC_I/slv_reg4 [4]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [4]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [4]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR5(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .O(N239)
  );
  X_LUT4 #(
    .INIT ( 16'h0100 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data272  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(N239),
    .ADR3(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data271 )
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data274_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\USER_LOGIC_I/slv_reg7 [4]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR4(\USER_LOGIC_I/slv_reg8 [4]),
    .ADR5(\USER_LOGIC_I/slv_reg9 [4]),
    .O(N241)
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFF0FFF3355FF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data262_SW0  (
    .ADR0(\USER_LOGIC_I/slv_reg4 [3]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [3]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [3]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR5(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .O(N243)
  );
  X_LUT4 #(
    .INIT ( 16'h0100 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data262  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(N243),
    .ADR3(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data261 )
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data264_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\USER_LOGIC_I/slv_reg7 [3]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR4(\USER_LOGIC_I/slv_reg8 [3]),
    .ADR5(\USER_LOGIC_I/slv_reg9 [3]),
    .O(N245)
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data252_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [31]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\USER_LOGIC_I/slv_reg3 [31]),
    .ADR5(\USER_LOGIC_I/slv_reg4 [31]),
    .O(N247)
  );
  X_LUT4 #(
    .INIT ( 16'h0002 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data252  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(N247),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data251 )
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data242_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [30]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\USER_LOGIC_I/slv_reg3 [30]),
    .ADR5(\USER_LOGIC_I/slv_reg4 [30]),
    .O(N249)
  );
  X_LUT4 #(
    .INIT ( 16'h0002 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data242  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(N249),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data241 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFF0FFF3355FF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data232_SW0  (
    .ADR0(\USER_LOGIC_I/slv_reg4 [2]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [2]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [2]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR5(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .O(N251)
  );
  X_LUT4 #(
    .INIT ( 16'h0100 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data232  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(N251),
    .ADR3(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data231 )
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data234_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\USER_LOGIC_I/slv_reg7 [2]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR4(\USER_LOGIC_I/slv_reg8 [2]),
    .ADR5(\USER_LOGIC_I/slv_reg9 [2]),
    .O(N253)
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data222_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [29]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\USER_LOGIC_I/slv_reg3 [29]),
    .ADR5(\USER_LOGIC_I/slv_reg4 [29]),
    .O(N255)
  );
  X_LUT4 #(
    .INIT ( 16'h0002 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data222  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(N255),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data221 )
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data212_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [28]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\USER_LOGIC_I/slv_reg3 [28]),
    .ADR5(\USER_LOGIC_I/slv_reg4 [28]),
    .O(N257)
  );
  X_LUT4 #(
    .INIT ( 16'h0002 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data212  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(N257),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data211 )
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data202_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [27]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\USER_LOGIC_I/slv_reg3 [27]),
    .ADR5(\USER_LOGIC_I/slv_reg4 [27]),
    .O(N259)
  );
  X_LUT4 #(
    .INIT ( 16'h0002 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data202  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(N259),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data201 )
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data22_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [10]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\USER_LOGIC_I/slv_reg3 [10]),
    .ADR5(\USER_LOGIC_I/slv_reg4 [10]),
    .O(N261)
  );
  X_LUT4 #(
    .INIT ( 16'h0002 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data22  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(N261),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data210 )
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data192_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [26]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\USER_LOGIC_I/slv_reg3 [26]),
    .ADR5(\USER_LOGIC_I/slv_reg4 [26]),
    .O(N263)
  );
  X_LUT4 #(
    .INIT ( 16'h0002 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data192  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(N263),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data191 )
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data182_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [25]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\USER_LOGIC_I/slv_reg3 [25]),
    .ADR5(\USER_LOGIC_I/slv_reg4 [25]),
    .O(N265)
  );
  X_LUT4 #(
    .INIT ( 16'h0002 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data182  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(N265),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data181 )
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data172_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [24]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\USER_LOGIC_I/slv_reg3 [24]),
    .ADR5(\USER_LOGIC_I/slv_reg4 [24]),
    .O(N267)
  );
  X_LUT4 #(
    .INIT ( 16'h0002 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data172  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(N267),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data171 )
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data162_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [23]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\USER_LOGIC_I/slv_reg3 [23]),
    .ADR5(\USER_LOGIC_I/slv_reg4 [23]),
    .O(N269)
  );
  X_LUT4 #(
    .INIT ( 16'h0002 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data162  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(N269),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data161 )
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data152_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [22]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\USER_LOGIC_I/slv_reg3 [22]),
    .ADR5(\USER_LOGIC_I/slv_reg4 [22]),
    .O(N271)
  );
  X_LUT4 #(
    .INIT ( 16'h0002 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data152  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(N271),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data151 )
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data142_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [21]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\USER_LOGIC_I/slv_reg3 [21]),
    .ADR5(\USER_LOGIC_I/slv_reg4 [21]),
    .O(N273)
  );
  X_LUT4 #(
    .INIT ( 16'h0002 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data142  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(N273),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data141 )
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data132_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [20]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\USER_LOGIC_I/slv_reg3 [20]),
    .ADR5(\USER_LOGIC_I/slv_reg4 [20]),
    .O(N275)
  );
  X_LUT4 #(
    .INIT ( 16'h0002 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data132  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(N275),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data131 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFF0FFF3355FF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data122_SW0  (
    .ADR0(\USER_LOGIC_I/slv_reg4 [1]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [1]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [1]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR5(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .O(N277)
  );
  X_LUT4 #(
    .INIT ( 16'h0100 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data122  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(N277),
    .ADR3(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data121 )
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data124_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\USER_LOGIC_I/slv_reg7 [1]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR4(\USER_LOGIC_I/slv_reg8 [1]),
    .ADR5(\USER_LOGIC_I/slv_reg9 [1]),
    .O(N279)
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data112_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [19]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\USER_LOGIC_I/slv_reg3 [19]),
    .ADR5(\USER_LOGIC_I/slv_reg4 [19]),
    .O(N281)
  );
  X_LUT4 #(
    .INIT ( 16'h0002 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data112  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(N281),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data111 )
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data102_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [18]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\USER_LOGIC_I/slv_reg3 [18]),
    .ADR5(\USER_LOGIC_I/slv_reg4 [18]),
    .O(N283)
  );
  X_LUT4 #(
    .INIT ( 16'h0002 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data102  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR3(N283),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data101 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFF0FFF3355FF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data12_SW0  (
    .ADR0(\USER_LOGIC_I/slv_reg4 [0]),
    .ADR1(\USER_LOGIC_I/slv_reg3 [0]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR5(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [2]),
    .O(N285)
  );
  X_LUT4 #(
    .INIT ( 16'h0100 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data12  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(N285),
    .ADR3(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data110 )
  );
  X_LUT6 #(
    .INIT ( 64'hEE9BEEDFFF9BFFDF ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data14_SW0  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\USER_LOGIC_I/slv_reg7 [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR4(\USER_LOGIC_I/slv_reg8 [0]),
    .ADR5(\USER_LOGIC_I/slv_reg9 [0]),
    .O(N287)
  );
  X_LUT6 #(
    .INIT ( 64'h02FF020000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data96  (
    .ADR0(\USER_LOGIC_I/slv_reg7 [17]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data94_3741 ),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data95_3742 )
  );
  X_LUT6 #(
    .INIT ( 64'h02FF020000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data86  (
    .ADR0(\USER_LOGIC_I/slv_reg7 [16]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data84_3746 ),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data85_3747 )
  );
  X_LUT6 #(
    .INIT ( 64'h02FF020000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data76  (
    .ADR0(\USER_LOGIC_I/slv_reg7 [15]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data74_3751 ),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data75_3752 )
  );
  X_LUT6 #(
    .INIT ( 64'h02FF020000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data66  (
    .ADR0(\USER_LOGIC_I/slv_reg7 [14]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data64_3756 ),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data65_3757 )
  );
  X_LUT6 #(
    .INIT ( 64'h02FF020000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data56  (
    .ADR0(\USER_LOGIC_I/slv_reg7 [13]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data54_3761 ),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data55_3762 )
  );
  X_LUT6 #(
    .INIT ( 64'h02FF020000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data46  (
    .ADR0(\USER_LOGIC_I/slv_reg7 [12]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data44_3766 ),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data45_3767 )
  );
  X_LUT6 #(
    .INIT ( 64'h02FF020000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data326  (
    .ADR0(\USER_LOGIC_I/slv_reg7 [9]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data324_3771 ),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data325_3772 )
  );
  X_LUT6 #(
    .INIT ( 64'h02FF020000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data316  (
    .ADR0(\USER_LOGIC_I/slv_reg7 [8]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data314_3776 ),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data315_3777 )
  );
  X_LUT6 #(
    .INIT ( 64'h02FF020000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data36  (
    .ADR0(\USER_LOGIC_I/slv_reg7 [11]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data36_3783 ),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data37_3784 )
  );
  X_LUT6 #(
    .INIT ( 64'h02FF020000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data256  (
    .ADR0(\USER_LOGIC_I/slv_reg7 [31]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data254_3796 ),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data255_3797 )
  );
  X_LUT6 #(
    .INIT ( 64'h02FF020000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data246  (
    .ADR0(\USER_LOGIC_I/slv_reg7 [30]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data244_3801 ),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data245_3802 )
  );
  X_LUT6 #(
    .INIT ( 64'h02FF020000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data226  (
    .ADR0(\USER_LOGIC_I/slv_reg7 [29]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data224_3808 ),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data225_3809 )
  );
  X_LUT6 #(
    .INIT ( 64'h02FF020000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data216  (
    .ADR0(\USER_LOGIC_I/slv_reg7 [28]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data214_3813 ),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data215_3814 )
  );
  X_LUT6 #(
    .INIT ( 64'h02FF020000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data206  (
    .ADR0(\USER_LOGIC_I/slv_reg7 [27]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data204_3818 ),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data205_3819 )
  );
  X_LUT6 #(
    .INIT ( 64'h02FF020000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data26  (
    .ADR0(\USER_LOGIC_I/slv_reg7 [10]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data218 ),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data219 )
  );
  X_LUT6 #(
    .INIT ( 64'h02FF020000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data196  (
    .ADR0(\USER_LOGIC_I/slv_reg7 [26]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data194_3828 ),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data195_3829 )
  );
  X_LUT6 #(
    .INIT ( 64'h02FF020000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data186  (
    .ADR0(\USER_LOGIC_I/slv_reg7 [25]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data184_3833 ),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data185_3834 )
  );
  X_LUT6 #(
    .INIT ( 64'h02FF020000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data176  (
    .ADR0(\USER_LOGIC_I/slv_reg7 [24]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data174_3838 ),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data175_3839 )
  );
  X_LUT6 #(
    .INIT ( 64'h02FF020000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data166  (
    .ADR0(\USER_LOGIC_I/slv_reg7 [23]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data164_3843 ),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data165_3844 )
  );
  X_LUT6 #(
    .INIT ( 64'h02FF020000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data156  (
    .ADR0(\USER_LOGIC_I/slv_reg7 [22]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data154_3848 ),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data155_3849 )
  );
  X_LUT6 #(
    .INIT ( 64'h02FF020000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data146  (
    .ADR0(\USER_LOGIC_I/slv_reg7 [21]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data144_3853 ),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data145_3854 )
  );
  X_LUT6 #(
    .INIT ( 64'h02FF020000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data136  (
    .ADR0(\USER_LOGIC_I/slv_reg7 [20]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data134_3858 ),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data135_3859 )
  );
  X_LUT6 #(
    .INIT ( 64'h02FF020000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data116  (
    .ADR0(\USER_LOGIC_I/slv_reg7 [19]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data114_3865 ),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data115_3866 )
  );
  X_LUT6 #(
    .INIT ( 64'h02FF020000000000 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data106  (
    .ADR0(\USER_LOGIC_I/slv_reg7 [18]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data104_3870 ),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .O(\USER_LOGIC_I/Mmux_IP2Bus_Data105_3871 )
  );
  X_LUT4 #(
    .INIT ( 16'h2DD2 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_n0233_xor<2>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0233 [2])
  );
  X_LUT6 #(
    .INIT ( 64'h88AA088AEEFFAEEF ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_n0233_cy<3>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_n0233_cy [3])
  );
  X_LUT4 #(
    .INIT ( 16'h2DD2 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0233_xor<2>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0233 [2])
  );
  X_LUT6 #(
    .INIT ( 64'h88AA088AEEFFAEEF ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0233_cy<3>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_n0233_cy [3])
  );
  X_LUT4 #(
    .INIT ( 16'h2DD2 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0233_xor<2>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0233 [2])
  );
  X_LUT6 #(
    .INIT ( 64'h88AA088AEEFFAEEF ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0233_cy<3>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_n0233_cy [3])
  );
  X_LUT3 #(
    .INIT ( 8'h9F ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT82_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [1]),
    .O(N142)
  );
  X_LUT3 #(
    .INIT ( 8'h9F ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT82_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [1]),
    .O(N144)
  );
  X_LUT3 #(
    .INIT ( 8'h9F ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT82_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [1]),
    .O(N146)
  );
  X_LUT3 #(
    .INIT ( 8'h28 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT83_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [1]),
    .O(N148)
  );
  X_LUT3 #(
    .INIT ( 8'h28 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT83_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [1]),
    .O(N150)
  );
  X_LUT3 #(
    .INIT ( 8'h28 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT83_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [1]),
    .O(N152)
  );
  X_LUT4 #(
    .INIT ( 16'h6996 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT611  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT61_1594 )
  );
  X_LUT4 #(
    .INIT ( 16'h8EE8 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Madd_cnt[4]_GND_108_o_add_47_OUT11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [8]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Madd_cnt[4]_GND_108_o_add_47_OUT1 )
  );
  X_LUT4 #(
    .INIT ( 16'h6996 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT611  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT61_1697 )
  );
  X_LUT4 #(
    .INIT ( 16'h8EE8 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Madd_cnt[4]_GND_108_o_add_47_OUT11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m_reg [8]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Madd_cnt[4]_GND_108_o_add_47_OUT1 )
  );
  X_LUT4 #(
    .INIT ( 16'h6996 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT611  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT61_1798 )
  );
  X_LUT4 #(
    .INIT ( 16'h8EE8 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Madd_cnt[4]_GND_108_o_add_47_OUT11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m_reg [8]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Madd_cnt[4]_GND_108_o_add_47_OUT1 )
  );
  X_LUT4 #(
    .INIT ( 16'hA8FF ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/decode_s_h_cs1  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg_3708 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy_649 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_wrdack_i_648 ),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_busy_3678 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/decode_s_h_cs )
  );
  X_LUT5 #(
    .INIT ( 32'h0000D22D ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT81_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [2]),
    .O(N50)
  );
  X_LUT5 #(
    .INIT ( 32'h0000D22D ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_GND_108_o_cnt[4]_mux_55_OUT81_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n0q_m [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1q_m [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/cnt [2]),
    .O(N58)
  );
  X_LUT5 #(
    .INIT ( 32'h0000D22D ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_GND_108_o_cnt[4]_mux_55_OUT81_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n0q_m [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1q_m [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/cnt [2]),
    .O(N66)
  );
  X_LUT5 #(
    .INIT ( 32'h69FF9600 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd9_xor<0>21  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd9_lut<0>1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd_19 )
  );
  X_LUT5 #(
    .INIT ( 32'h69FF9600 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd9_xor<0>21  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd9_lut<0>1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd_19 )
  );
  X_LUT5 #(
    .INIT ( 32'h69FF9600 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd9_xor<0>21  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd9_lut<0>1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd_19 )
  );
  X_LUT5 #(
    .INIT ( 32'h0069FF96 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<1>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd9_lut<0>1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/PWR_76_o_BUS_0017_sub_29_OUT [1])
  );
  X_LUT5 #(
    .INIT ( 32'h0069FF96 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<1>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd9_lut<0>1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/PWR_76_o_BUS_0017_sub_29_OUT [1])
  );
  X_LUT5 #(
    .INIT ( 32'h0069FF96 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<1>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd9_lut<0>1 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/PWR_76_o_BUS_0017_sub_29_OUT [1])
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFB3 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Mmux_INCLUDE_DATA_PHASE_WDT.dpto_cntr_ld_en11  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_3677 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_busy_3678 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/data_timeout_3686 ),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_wrack_i2_3957 ),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_wrack_i1_3956 ),
    .ADR5(user_IP2Bus_RdAck),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.dpto_cntr_ld_en )
  );
  X_LUT6 #(
    .INIT ( 64'hF66F9FF9F99F6FF6 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>161_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [0]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [1]),
    .O(N198)
  );
  X_LUT6 #(
    .INIT ( 64'hF66F9FF9F99F6FF6 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>161_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [0]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [1]),
    .O(N200)
  );
  X_LUT6 #(
    .INIT ( 64'hF66F9FF9F99F6FF6 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<2>161_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [0]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [1]),
    .O(N202)
  );
  X_LUT6 #(
    .INIT ( 64'h80C8FE80ECFEC8EC ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT8111  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m_reg [8]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_n0233_lut [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_GND_108_o_cnt[4]_mux_55_OUT811 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAAA9 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_4_rstpot  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [4]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [0]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [1]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [2]),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out [3]),
    .ADR5(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.dpto_cntr_ld_en ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_4_rstpot_4337 )
  );
  X_LUT4 #(
    .INIT ( 16'h9666 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address031_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/columnCounter [8]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_addr8_cast_reg_1049_8_2718 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_addr8_cast_reg_1049_7_2717 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/columnCounter [7]),
    .O(N86)
  );
  X_LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision2_SW1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n0q_m [3]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1q_m [3]),
    .O(N289)
  );
  X_LUT5 #(
    .INIT ( 32'hFFFF0001 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision2  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [3]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/cnt [4]),
    .ADR4(N289),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/decision2_1634 )
  );
  X_LUT3 #(
    .INIT ( 8'h95 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<8>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_8 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [6]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [2]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<8>_2003 )

  );
  X_LUT3 #(
    .INIT ( 8'h95 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<7>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_7 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [5]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [2]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<7>_2005 )

  );
  X_LUT3 #(
    .INIT ( 8'h95 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<6>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_6 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [4]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [2]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<6>_2007 )

  );
  X_LUT3 #(
    .INIT ( 8'h95 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<5>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_5 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [2]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<5>_2009 )

  );
  X_LUT3 #(
    .INIT ( 8'h95 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<4>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_4 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [2]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<4>_2011 )

  );
  X_LUT3 #(
    .INIT ( 8'h95 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<3>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_3 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [2]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<3>_2013 )

  );
  X_LUT3 #(
    .INIT ( 8'h95 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<2>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_2 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U3/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [2]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<2>_2015 )

  );
  X_LUT3 #(
    .INIT ( 8'h95 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<8>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_8 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [6]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [2]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<8>_2024 )

  );
  X_LUT3 #(
    .INIT ( 8'h95 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<7>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_7 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [5]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [2]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<7>_2026 )

  );
  X_LUT3 #(
    .INIT ( 8'h95 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<6>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_6 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [4]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [2]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<6>_2028 )

  );
  X_LUT3 #(
    .INIT ( 8'h95 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<5>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_5 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [2]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<5>_2030 )

  );
  X_LUT3 #(
    .INIT ( 8'h95 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<4>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_4 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [2]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<4>_2032 )

  );
  X_LUT3 #(
    .INIT ( 8'h95 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<3>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_3 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [2]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<3>_2034 )

  );
  X_LUT3 #(
    .INIT ( 8'h95 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<2>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_2 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U2/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [2]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<2>_2036 )

  );
  X_LUT3 #(
    .INIT ( 8'h95 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<8>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_8 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [6]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [2]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<8>_2045 )

  );
  X_LUT3 #(
    .INIT ( 8'h95 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<7>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_7 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [5]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [2]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<7>_2047 )

  );
  X_LUT3 #(
    .INIT ( 8'h95 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<6>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_6 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [4]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [2]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<6>_2049 )

  );
  X_LUT3 #(
    .INIT ( 8'h95 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<5>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_5 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [2]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<5>_2051 )

  );
  X_LUT3 #(
    .INIT ( 8'h95 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<4>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_4 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [2]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<4>_2053 )

  );
  X_LUT3 #(
    .INIT ( 8'h95 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<3>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_3 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [2]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<3>_2055 )

  );
  X_LUT3 #(
    .INIT ( 8'h95 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<2>  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_2 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U4/sobel_mul_3s_8ns_13_2_MulnS_0_U/b [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/a [2]),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<2>_2057 )

  );
  X_LUT2 #(
    .INIT ( 4'h4 ))
  \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT<10>1_SW2  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/hcnt [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_enabled_AND_201_o311_1273 ),
    .O(N291)
  );
  X_LUT6 #(
    .INIT ( 64'h00FF0A0C0C0C0C0C ))
  \USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT<10>1  (
    .ADR0(\USER_LOGIC_I/slv_reg0 [21]),
    .ADR1(\USER_LOGIC_I/slv_reg1 [22]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [31]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/hcnt [0]),
    .ADR5(N291),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_mux_62_OUT<10>1_1384 )
  );
  X_LUT6 #(
    .INIT ( 64'h6969699669969696 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Madd_pixelLine_addr4_cast_fu_174_p1<10:0>_xor<0>111  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access [3]),
    .ADR1(N293),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [10]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [9]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access [2]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_addr4_cast_fu_174_p1 [10])
  );
  X_LUT6 #(
    .INIT ( 64'hFEEEEEEEFFFFFFFF ))
  \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_val1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_cy<4>_1313 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<6>_1323 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/hcnt [9]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/active_video_i11 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/hcnt [8]),
    .ADR5(LOCKED_I_IBUF_474),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_val )
  );
  X_LUT4 #(
    .INIT ( 16'hEA80 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address091_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [1]),
    .O(N76)
  );
  X_LUT4 #(
    .INIT ( 16'h157F ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address081_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [1]),
    .O(N78)
  );
  X_LUT5 #(
    .INIT ( 32'h0808085D ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/output_r_ap_vld1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_3634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_3633 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_fu_91_p2 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_fu_85_p2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/output_valid )
  );
  X_LUT5 #(
    .INIT ( 32'hAAAAA222 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address061_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/columnCounter [5]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd31_2740 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd4_2741 ),
    .O(N90)
  );
  X_LUT5 #(
    .INIT ( 32'hAAAAA222 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address071_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/columnCounter [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd31_2740 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd4_2741 ),
    .O(N92)
  );
  X_LUT5 #(
    .INIT ( 32'h00080808 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0123_SW2  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd31_2740 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd4_2741 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [1]),
    .O(N179)
  );
  X_LUT3 #(
    .INIT ( 8'hFE ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_22_o1  (
    .ADR0(SPLB_Rst_IBUF_476),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy_649 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_wrdack_i_648 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_22_o )
  );
  X_LUT5 #(
    .INIT ( 32'h2AAAAAAA ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm__n08151  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd4_2741 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/icmp1_reg_1039_0_2721 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/icmp_fu_385_p22 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_5_fu_391_p22 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_6_reg_1044_0_2667 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/_n0815 )
  );
  X_LUT6 #(
    .INIT ( 64'h4424042040044424 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterYConstants_U/sobel_filterYConstants_rom_U/Mram_ram21  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_9_cast1_reg_1147_0_2490 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_9_cast_reg_1142_1_2664 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 [0]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterYConstants_U/sobel_filterYConstants_rom_U/Mram_ram2 )
  );
  X_LUT6 #(
    .INIT ( 64'h2412424444142412 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterXConstants_U/sobel_filterXConstants_rom_U/Mram_ram111  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_9_cast_reg_1142_1_2664 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_9_cast1_reg_1147_0_2490 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [0]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterXConstants_U/sobel_filterXConstants_rom_U/Mram_ram1_2431 )
  );
  X_LUT6 #(
    .INIT ( 64'h4212444141422444 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterYConstants_U/sobel_filterYConstants_rom_U/Mram_ram111  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_9_cast1_reg_1147_0_2490 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_9_cast_reg_1142_1_2664 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterYConstants_U/sobel_filterYConstants_rom_U/Mram_ram1 )
  );
  X_LUT6 #(
    .INIT ( 64'h4214042020024214 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterXConstants_U/sobel_filterXConstants_rom_U/Mram_ram21  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_9_cast1_reg_1147_0_2490 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_9_cast_reg_1142_1_2664 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [0]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterXConstants_U/sobel_filterXConstants_rom_U/Mram_ram2 )
  );
  X_LUT6 #(
    .INIT ( 64'h5635000000005635 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterXConstants_U/sobel_filterXConstants_rom_U/Mram_ram1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_9_cast1_reg_1147_0_2490 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_9_cast_reg_1142_1_2664 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [0]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filterXConstants_U/sobel_filterXConstants_rom_U/Mram_ram )
  );
  X_LUT3 #(
    .INIT ( 8'h9C ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_pixelLine_addr8_cast_fu_355_p2_xor<5>11  (
    .ADR0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp_0_2787 )
,
    .ADR1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp_1_2788 )
,
    .ADR2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp_2_2786 )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_addr8_cast_fu_355_p2 [10])
  );
  X_LUT5 #(
    .INIT ( 32'h11111151 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m<8>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [8])
  );
  X_LUT5 #(
    .INIT ( 32'h11111151 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m<8>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [8])
  );
  X_LUT5 #(
    .INIT ( 32'h11111151 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m<8>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [8])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_rstpot  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_fu_85_p2 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_3633 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_rstpot_4299 )
  );
  X_LUT4 #(
    .INIT ( 16'hABA8 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_rstpot  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_3634 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_fu_85_p2 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_fu_91_p2 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_rstpot_4300 )
  );
  X_LUT6 #(
    .INIT ( 64'h0000002020202020 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id_31_glue_rst  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id[31] ),
    .ADR1(SPLB_Rst_IBUF_476),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_busy_3678 ),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy_649 ),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_wrdack_i_648 ),
    .ADR5(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg_3708 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id_31_glue_rst_4261 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_data_ack_OR_64_o1  (
    .ADR0(SPLB_Rst_IBUF_476),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_3677 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/data_timeout_3686 ),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_wrack_i2_3957 ),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_wrack_i1_3956 ),
    .ADR5(user_IP2Bus_RdAck),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_data_ack_OR_64_o )
  );
  X_LUT4 #(
    .INIT ( 16'h0800 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Mmux_output_r110  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_3634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_3633 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [0])
  );
  X_LUT4 #(
    .INIT ( 16'h0800 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Mmux_output_r25  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_3634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_3633 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [10]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [10])
  );
  X_LUT4 #(
    .INIT ( 16'h0800 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Mmux_output_r31  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_3634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_3633 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [11]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [11])
  );
  X_LUT4 #(
    .INIT ( 16'h0800 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Mmux_output_r41  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_3634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_3633 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [12]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [12])
  );
  X_LUT4 #(
    .INIT ( 16'h0800 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Mmux_output_r51  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_3634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_3633 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [13]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [13])
  );
  X_LUT4 #(
    .INIT ( 16'h0800 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Mmux_output_r61  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_3634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_3633 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [14]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [14])
  );
  X_LUT4 #(
    .INIT ( 16'h0800 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Mmux_output_r71  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_3634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_3633 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [15]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [15])
  );
  X_LUT4 #(
    .INIT ( 16'h0800 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Mmux_output_r81  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_3634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_3633 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [16]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [16])
  );
  X_LUT4 #(
    .INIT ( 16'h0800 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Mmux_output_r91  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_3634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_3633 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [17]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [17])
  );
  X_LUT4 #(
    .INIT ( 16'h0800 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Mmux_output_r101  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_3634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_3633 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [18]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [18])
  );
  X_LUT4 #(
    .INIT ( 16'h0800 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Mmux_output_r111  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_3634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_3633 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [19]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [19])
  );
  X_LUT4 #(
    .INIT ( 16'h0800 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Mmux_output_r121  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_3634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_3633 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [1])
  );
  X_LUT4 #(
    .INIT ( 16'h0800 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Mmux_output_r131  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_3634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_3633 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [20]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [20])
  );
  X_LUT4 #(
    .INIT ( 16'h0800 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Mmux_output_r141  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_3634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_3633 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [21]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [21])
  );
  X_LUT4 #(
    .INIT ( 16'h0800 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Mmux_output_r151  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_3634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_3633 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [22]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [22])
  );
  X_LUT4 #(
    .INIT ( 16'h0800 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Mmux_output_r161  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_3634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_3633 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [23]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [23])
  );
  X_LUT4 #(
    .INIT ( 16'h0800 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Mmux_output_r171  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_3634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_3633 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [2])
  );
  X_LUT4 #(
    .INIT ( 16'h0800 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Mmux_output_r181  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_3634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_3633 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [3])
  );
  X_LUT4 #(
    .INIT ( 16'h0800 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Mmux_output_r191  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_3634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_3633 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [4])
  );
  X_LUT4 #(
    .INIT ( 16'h0800 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Mmux_output_r201  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_3634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_3633 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [5]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [5])
  );
  X_LUT4 #(
    .INIT ( 16'h0800 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Mmux_output_r211  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_3634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_3633 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [6]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [6])
  );
  X_LUT4 #(
    .INIT ( 16'h0800 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Mmux_output_r221  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_3634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_3633 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [7])
  );
  X_LUT4 #(
    .INIT ( 16'h0800 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Mmux_output_r231  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_3634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_3633 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [8])
  );
  X_LUT4 #(
    .INIT ( 16'h0800 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Mmux_output_r241  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_3_reg_183_0_3634 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/tmp_reg_179_0_3633 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [9]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_out_sig [9])
  );
  X_LUT6 #(
    .INIT ( 64'h6969699669969696 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd4_xor<0>21  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd3 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd4 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd4_cy [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [21]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [22]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [23]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd_14 )
  );
  X_LUT6 #(
    .INIT ( 64'h777E7EEEEEE8E888 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd4_xor<0>31  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd4 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd4_cy [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [21]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [22]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [23]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd3 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd_24 )
  );
  X_LUT6 #(
    .INIT ( 64'h8080800080000000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd4_cy<0>31  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd3 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd4 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd4_cy [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [21]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [22]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [23]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd4_cy<0>2 )
  );
  X_LUT6 #(
    .INIT ( 64'h6969699669969696 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd4_xor<0>21  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd3 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd4 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd4_cy [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [13]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [14]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [15]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd_14 )
  );
  X_LUT6 #(
    .INIT ( 64'h777E7EEEEEE8E888 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd4_xor<0>31  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd4 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd4_cy [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [13]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [14]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [15]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd3 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd_24 )
  );
  X_LUT6 #(
    .INIT ( 64'h8080800080000000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd4_cy<0>31  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd3 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd4 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd4_cy [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [13]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [14]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [15]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd4_cy<0>2 )
  );
  X_LUT6 #(
    .INIT ( 64'h6969699669969696 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd4_xor<0>21  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd3 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd4 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd4_cy [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [5]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [6]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd_14 )
  );
  X_LUT6 #(
    .INIT ( 64'h777E7EEEEEE8E888 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd4_xor<0>31  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd4 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd4_cy [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [5]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [6]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [7]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd3 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd_24 )
  );
  X_LUT6 #(
    .INIT ( 64'h8080800080000000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd4_cy<0>31  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd3 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd4 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd4_cy [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [5]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [6]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd4_cy<0>2 )
  );
  X_LUT6 #(
    .INIT ( 64'h8228288228828228 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd4_cy<0>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [18]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd3_lut [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [21]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [22]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [19]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [23]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd4_cy [0])
  );
  X_LUT6 #(
    .INIT ( 64'h9600FF96FF969600 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd41  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [16]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [17]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [20]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [19]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd_lut [0]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [23]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd4 )
  );
  X_LUT6 #(
    .INIT ( 64'h8228288228828228 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd4_cy<0>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [10]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd3_lut [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [13]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [14]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [11]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [15]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd4_cy [0])
  );
  X_LUT6 #(
    .INIT ( 64'h9600FF96FF969600 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd41  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [8]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [9]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [12]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [11]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd_lut [0]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [15]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd4 )
  );
  X_LUT6 #(
    .INIT ( 64'h8228288228828228 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd4_cy<0>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd3_lut [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [5]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [6]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [3]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd4_cy [0])
  );
  X_LUT6 #(
    .INIT ( 64'h9600FF96FF969600 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd41  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [4]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [3]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd_lut [0]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd4 )
  );
  X_LUT6 #(
    .INIT ( 64'h0010001000101010 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Mmux_GEN_FOR_SHARED.addr_cntl_ns_GND_13_o_MUX_145_o11  (
    .ADR0(SPLB_Rst_IBUF_476),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_3679 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/valid_request_address_match_early_AND_6_o_3674 ),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_busy_3678 ),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_wrdack_i_648 ),
    .ADR5(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy_649 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_ns_GND_13_o_MUX_145_o )
  );
  X_LUT4 #(
    .INIT ( 16'h0400 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.rearbitrate_condition1  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy_649 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_busy_3678 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_wrdack_i_648 ),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/valid_request_address_match_early_AND_6_o_3674 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.rearbitrate_condition )
  );
  X_LUT5 #(
    .INIT ( 32'hFF282828 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address01111  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0515 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_reg_1099 [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Mmux_pixelLine_address0513 ),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/columnCounter [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [0])
  );
  X_LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd4_xor<0>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd3_lut [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [21]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [22]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [18]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [19]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [23]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd_04 )
  );
  X_LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd4_xor<0>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd3_lut [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [13]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [14]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [10]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [11]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [15]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd_04 )
  );
  X_LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd4_xor<0>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd3_lut [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [5]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [6]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [3]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_data_d1 [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd_04 )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_we01  (
    .ADR0(\USER_LOGIC_I/slv_reg2 [28]),
    .ADR1(\USER_LOGIC_I/slv_reg2 [27]),
    .ADR2(\USER_LOGIC_I/slv_reg2 [24]),
    .ADR3(\USER_LOGIC_I/slv_reg2 [25]),
    .ADR4(\USER_LOGIC_I/slv_reg2 [26]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_we0 )
  );
  X_LUT3 #(
    .INIT ( 8'h8A ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/Mmux_lineBuffer_y_access[23]_lineCounter[23]_mux_9_OUT171  (
    .ADR0(\USER_LOGIC_I/slv_reg4 [29]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/lineCounter [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o3_3950 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access[23]_lineCounter[23]_mux_9_OUT<2> )
  );
  X_LUT5 #(
    .INIT ( 32'hFDFDFFFD ))
  \USER_LOGIC_I/hdmi_out_inst/_n0240_01  (
    .ADR0(LOCKED_I_IBUF_474),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_LINE_STRIDE[23]_LessThan_44_o_cy<4>_1313 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Mcompar_GND_39_o_FRAME_BASE_ADDR[31]_LessThan_43_o_cy<6>_1323 ),
    .ADR3(\USER_LOGIC_I/slv_reg2 [30]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd3_1382 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/_n0240_0 )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFE0001 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_tmp_7_fu_417_p2_xor<6>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/columnCounter [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/columnCounter [5]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/columnCounter [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/columnCounter [3]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/columnCounter [6]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_fu_417_p2 [6])
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [23]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [22]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [21]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [20]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [18]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/icmp7_fu_974_p211_3945 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/filteredXPixel<10>1 )
  );
  X_LUT4 #(
    .INIT ( 16'hBA8A ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/Mmux_lineBuffer_y_access[23]_lineCounter[23]_mux_9_OUT11  (
    .ADR0(\USER_LOGIC_I/slv_reg4 [31]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/lineCounter [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o3_3950 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/lineCounter [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access[23]_lineCounter[23]_mux_9_OUT<0> )
  );
  X_LUT4 #(
    .INIT ( 16'hBA8A ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/Mmux_lineBuffer_y_access[23]_lineCounter[23]_mux_9_OUT121  (
    .ADR0(\USER_LOGIC_I/slv_reg4 [30]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/lineCounter [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o3_3950 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/lineCounter [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access[23]_lineCounter[23]_mux_9_OUT<1> )
  );
  X_LUT4 #(
    .INIT ( 16'hBA8A ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/Mmux_lineBuffer_y_access[23]_lineCounter[23]_mux_9_OUT181  (
    .ADR0(\USER_LOGIC_I/slv_reg4 [28]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/lineCounter [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o3_3950 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/lineCounter [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access[23]_lineCounter[23]_mux_9_OUT<3> )
  );
  X_LUT4 #(
    .INIT ( 16'hBA8A ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/Mmux_lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT11  (
    .ADR0(\USER_LOGIC_I/slv_reg3 [31]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/lineCounter [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o3_3950 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/columnCounter [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<0> )
  );
  X_LUT3 #(
    .INIT ( 8'h8A ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/Mmux_lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT25  (
    .ADR0(\USER_LOGIC_I/slv_reg3 [21]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/lineCounter [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o3_3950 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<10> )
  );
  X_LUT4 #(
    .INIT ( 16'hBA8A ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/Mmux_lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT121  (
    .ADR0(\USER_LOGIC_I/slv_reg3 [30]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/lineCounter [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o3_3950 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/columnCounter [1]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<1> )
  );
  X_LUT4 #(
    .INIT ( 16'hBA8A ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/Mmux_lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT171  (
    .ADR0(\USER_LOGIC_I/slv_reg3 [29]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/lineCounter [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o3_3950 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/columnCounter [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<2> )
  );
  X_LUT4 #(
    .INIT ( 16'hBA8A ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/Mmux_lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT181  (
    .ADR0(\USER_LOGIC_I/slv_reg3 [28]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/lineCounter [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o3_3950 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/columnCounter [3]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<3> )
  );
  X_LUT4 #(
    .INIT ( 16'hBA8A ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/Mmux_lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT191  (
    .ADR0(\USER_LOGIC_I/slv_reg3 [27]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/lineCounter [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o3_3950 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/columnCounter [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<4> )
  );
  X_LUT4 #(
    .INIT ( 16'hBA8A ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/Mmux_lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT201  (
    .ADR0(\USER_LOGIC_I/slv_reg3 [26]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/lineCounter [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o3_3950 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/columnCounter [5]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<5> )
  );
  X_LUT4 #(
    .INIT ( 16'hBA8A ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/Mmux_lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT211  (
    .ADR0(\USER_LOGIC_I/slv_reg3 [25]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/lineCounter [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o3_3950 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/columnCounter [6]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<6> )
  );
  X_LUT4 #(
    .INIT ( 16'hBA8A ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/Mmux_lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT221  (
    .ADR0(\USER_LOGIC_I/slv_reg3 [24]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/lineCounter [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o3_3950 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/columnCounter [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<7> )
  );
  X_LUT4 #(
    .INIT ( 16'hBA8A ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/Mmux_lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT231  (
    .ADR0(\USER_LOGIC_I/slv_reg3 [23]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/lineCounter [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o3_3950 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/columnCounter [8]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<8> )
  );
  X_LUT4 #(
    .INIT ( 16'hBA8A ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/Mmux_lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT241  (
    .ADR0(\USER_LOGIC_I/slv_reg3 [22]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/lineCounter [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/GND_81_o_lineCounter[23]_AND_195_o3_3950 ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/columnCounter [9]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access[23]_columnCounter[23]_mux_7_OUT<9> )
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT8_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [20]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [18]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/icmp7_fu_974_p211_3945 ),
    .O(N26)
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT9_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [20]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [18]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/icmp7_fu_974_p211_3945 ),
    .O(N28)
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT10_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [21]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [20]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [18]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/icmp7_fu_974_p211_3945 ),
    .O(N30)
  );
  X_LUT5 #(
    .INIT ( 32'h00000001 ))
  \USER_LOGIC_I/hdmi_out_inst/Mmux_video_data_i[23]_GND_39_o_mux_45_OUT11_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [22]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [21]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [20]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelOutXB_1_reg_273 [18]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/icmp7_fu_974_p211_3945 ),
    .O(N32)
  );
  X_LUT5 #(
    .INIT ( 32'h88888880 ))
  \USER_LOGIC_I/hdmi_out_inst/GND_39_o_htr[15]_LessThan_22_o_inv11  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/hcnt [9]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/hcnt [8]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/hcnt [5]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [7]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/hcnt [6]),
    .O(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_htr[15]_LessThan_22_o_inv1 )
  );
  X_LUT6 #(
    .INIT ( 64'h693C3C9669969696 ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Madd_pixelLine_addr4_cast_fu_174_p1<10:0>_xor<0>101  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [9]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [8]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [7]),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_addr4_cast_fu_174_p1 [9])
  );
  X_LUT6 #(
    .INIT ( 64'h68862AA22882AAAA ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Madd_pixelLine_addr4_cast_fu_174_p1<10:0>_xor<0>111_SW0  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [9]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_y_access [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [8]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [7]),
    .O(N293)
  );
  X_LUT4 #(
    .INIT ( 16'h00CA ))
  \USER_LOGIC_I/hdmi_out_inst/lineCounter_8_rstpot  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/lineCounter [8]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Result [8]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/_n0247_inv ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_val_1380 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/lineCounter_8_rstpot_4393 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/lineCounter_8  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/lineCounter_8_rstpot_4393 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/lineCounter [8]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00CA ))
  \USER_LOGIC_I/hdmi_out_inst/lineCounter_7_rstpot  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/lineCounter [7]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Result [7]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/_n0247_inv ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_val_1380 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/lineCounter_7_rstpot_4394 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/lineCounter_7  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/lineCounter_7_rstpot_4394 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/lineCounter [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00CA ))
  \USER_LOGIC_I/hdmi_out_inst/lineCounter_6_rstpot  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/lineCounter [6]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Result [6]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/_n0247_inv ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_val_1380 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/lineCounter_6_rstpot_4395 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/lineCounter_6  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/lineCounter_6_rstpot_4395 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/lineCounter [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00CA ))
  \USER_LOGIC_I/hdmi_out_inst/lineCounter_5_rstpot  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/lineCounter [5]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Result [5]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/_n0247_inv ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_val_1380 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/lineCounter_5_rstpot_4396 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/lineCounter_5  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/lineCounter_5_rstpot_4396 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/lineCounter [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00CA ))
  \USER_LOGIC_I/hdmi_out_inst/lineCounter_3_rstpot  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/lineCounter [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Result [3]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/_n0247_inv ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_val_1380 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/lineCounter_3_rstpot_4397 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/lineCounter_3  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/lineCounter_3_rstpot_4397 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/lineCounter [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00CA ))
  \USER_LOGIC_I/hdmi_out_inst/lineCounter_2_rstpot  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/lineCounter [2]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Result [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/_n0247_inv ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_val_1380 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/lineCounter_2_rstpot_4398 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/lineCounter_2  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/lineCounter_2_rstpot_4398 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/lineCounter [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00CA ))
  \USER_LOGIC_I/hdmi_out_inst/lineCounter_4_rstpot  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/lineCounter [4]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Result [4]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/_n0247_inv ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_val_1380 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/lineCounter_4_rstpot_4399 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/lineCounter_4  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/lineCounter_4_rstpot_4399 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/lineCounter [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00CA ))
  \USER_LOGIC_I/hdmi_out_inst/lineCounter_0_rstpot  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/lineCounter [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Result [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/_n0247_inv ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_val_1380 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/lineCounter_0_rstpot_4400 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/lineCounter_0  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/lineCounter_0_rstpot_4400 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/lineCounter [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00CA ))
  \USER_LOGIC_I/hdmi_out_inst/lineCounter_1_rstpot  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/lineCounter [1]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Result [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/_n0247_inv ),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_val_1380 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/lineCounter_1_rstpot_4401 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/lineCounter_1  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .I(\USER_LOGIC_I/hdmi_out_inst/lineCounter_1_rstpot_4401 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/lineCounter [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT6 #(
    .INIT ( 64'h555556AA555555AA ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd5_lut<0>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [6]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [3]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/ADDERTREE_INTERNAL_Madd5_lut [0])
  );
  X_LUT6 #(
    .INIT ( 64'h555556AA555555AA ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd5_lut<0>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [6]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [3]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/ADDERTREE_INTERNAL_Madd5_lut [0])
  );
  X_LUT6 #(
    .INIT ( 64'h555556AA555555AA ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd5_lut<0>1  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [6]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [0]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [2]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [3]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/ADDERTREE_INTERNAL_Madd5_lut [0])
  );
  X_LUT5 #(
    .INIT ( 32'h00000001 ))
  \USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>11_1  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8_1_4390 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_9_1_4391 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_1_4385 ),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_6_1_4387 ),
    .ADR4(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7_1_4389 ),
    .O(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_45_o<0>11_4408 )
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2_2  (
    .CLK(SPLB_Clk_BUFGP),
    .CE(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [2]),
    .SRST(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2_2_4409 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00E4 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_rstpot  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_rstpot_4410 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_rstpot_4410 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00E4 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_rstpot  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [1]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_rstpot_4411 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_rstpot_4411 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00E2 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_rstpot  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [3]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_rstpot_4412 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_rstpot_4412 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00E2 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4_rstpot  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [4]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4_rstpot_4413 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4_rstpot_4413 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00E4 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_rstpot  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [5]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_rstpot_4414 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_rstpot_4414 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00E4 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_6_rstpot  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [6]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_6_rstpot_4415 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_6  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_6_rstpot_4415 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00E4 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7_rstpot  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [7]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7_rstpot_4416 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7_rstpot_4416 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00E4 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8_rstpot  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [8]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8_rstpot_4417 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8_rstpot_4417 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [8]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00E4 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_9_rstpot  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [9]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_9_rstpot_4418 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_9  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_9_rstpot_4418 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [9]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00E2 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_1_rstpot  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_1_4385 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [5]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_1_rstpot_4419 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_1  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_1_rstpot_4419 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_1_4385 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00E2 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1_rstpot  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1_4386 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1_rstpot_4420 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1_rstpot_4420 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1_4386 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00E2 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_6_1_rstpot  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_6_1_4387 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [6]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_6_1_rstpot_4421 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_6_1  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_6_1_rstpot_4421 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_6_1_4387 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00E2 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2_1_rstpot  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2_1_4388 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [2]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2_1_rstpot_4422 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2_1  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2_1_rstpot_4422 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2_1_4388 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00E2 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7_1_rstpot  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7_1_4389 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [7]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7_1_rstpot_4423 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7_1  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7_1_rstpot_4423 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7_1_4389 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00E2 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8_1_rstpot  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8_1_4390 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [8]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8_1_rstpot_4424 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8_1  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8_1_rstpot_4424 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8_1_4390 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00E2 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_9_1_rstpot  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_9_1_4391 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [9]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_9_1_rstpot_4425 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_9_1  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_9_1_rstpot_4425 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_9_1_4391 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00E2 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_1_rstpot  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_1_4392 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [3]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_1_rstpot_4426 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_1  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_1_rstpot_4426 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_1_4392 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00E2 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1_rstpot  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1_4402 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [1]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1_rstpot_4427 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1_rstpot_4427 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1_4402 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00E2 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4_1_rstpot  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4_1_4403 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [4]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4_1_rstpot_4428 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4_1  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4_1_rstpot_4428 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4_1_4403 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00E2 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_2_rstpot  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_2_4404 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [0]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_2_rstpot_4429 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_2  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_2_rstpot_4429 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_2_4404 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00E2 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_2_rstpot  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_2_4405 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [1]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_2_rstpot_4430 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_2  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_2_rstpot_4430 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_2_4405 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00E2 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8_2_rstpot  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8_2_4406 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [8]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8_2_rstpot_4431 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8_2  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8_2_rstpot_4431 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8_2_4406 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h00E2 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_2_rstpot  (
    .ADR0(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_2_4407 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i [3]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_2_rstpot_4432 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_2  (
    .CLK(SPLB_Clk_BUFGP),
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_2_rstpot_4432 ),
    .O(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_2_4407 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_CKBUF   PXLCLK_10X_I_IBUF_BUFG (
    .O(PXLCLK_10X_I_IBUF_BUFG_473),
    .I(PXLCLK_10X_I_IBUF_4433)
  );
  X_CKBUF   PXLCLK_I_IBUF_BUFG (
    .O(PXLCLK_I_IBUF_BUFG_471),
    .I(PXLCLK_I_IBUF_4434)
  );
  X_CKBUF   PXLCLK_2X_I_IBUF_BUFG (
    .O(PXLCLK_2X_I_IBUF_BUFG_472),
    .I(PXLCLK_2X_I_IBUF_4435)
  );
  X_INV   \USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_lut<0>_INV_0  (
    .I(\USER_LOGIC_I/hdmi_out_inst/hcnt [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_hcnt_lut [0])
  );
  X_INV   \USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_lut<0>_INV_0  (
    .I(\USER_LOGIC_I/hdmi_out_inst/columnCounter [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_columnCounter_lut [0])
  );
  X_INV   \USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_lut<0>_INV_0  (
    .I(\USER_LOGIC_I/hdmi_out_inst/vcnt [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_vcnt_lut [0])
  );
  X_INV   \USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_lut<0>_INV_0  (
    .I(\USER_LOGIC_I/hdmi_out_inst/lineCounter [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Mcount_lineCounter_lut [0])
  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<1>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_1 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<1> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<0>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_0 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U6/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<0> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<1>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_1 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<1> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<0>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_0 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U5/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<0> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<1>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_1 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<1> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<0>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd_0 ),
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_mul_3s_8ns_13_2_U7/sobel_mul_3s_8ns_13_2_MulnS_0_U/Mmult_n0006[11:0]_Madd1_lut<0> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<13>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_12_3456 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<13> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<12>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_11_3455 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<12> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<11>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_10_3454 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<11> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<10>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_9_3453 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<10> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<9>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_8_3452 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<9> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<8>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_7_3451 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<8> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<7>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_6_3450 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<7> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<6>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_5_3449 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<6> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<5>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_4_3448 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<5> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<4>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_3_3447 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<4> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<3>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_2_3446 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<3> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<2>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<22>_1_3445 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<22>_lut<2> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<12>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_11_3470 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<12> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<11>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_10_3469 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<11> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<10>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_9_3468 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<10> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<9>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_8_3467 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<9> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<8>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_7_3466 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<8> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<7>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_6_3465 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<7> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<6>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_5_3464 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<6> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<5>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_4_3463 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<5> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<4>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_3_3462 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<4> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<3>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_2_3461 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<3> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<2>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<21>_1_3460 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<21>_lut<2> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<11>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_10_3483 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<11> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<10>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_9_3482 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<10> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<9>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_8_3481 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<9> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<8>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_7_3480 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<8> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<7>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_6_3479 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<7> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<6>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_5_3478 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<6> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<5>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_4_3477 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<5> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<4>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_3_3476 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<4> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<3>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_2_3475 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<3> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<2>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<20>_1_3474 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<20>_lut<2> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<10>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_9_3495 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<10> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<9>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_8_3494 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<9> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<8>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_7_3493 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<8> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<7>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_6_3492 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<7> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<6>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_5_3491 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<6> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<5>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_4_3490 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<5> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<4>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_3_3489 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<4> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<3>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_2_3488 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<3> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<2>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<19>_1_3487 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<19>_lut<2> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<9>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_8_3506 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<9> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<8>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_7_3505 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<8> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<7>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_6_3504 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<7> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<6>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_5_3503 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<6> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<5>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_4_3502 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<5> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<4>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_3_3501 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<4> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<3>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_2_3500 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<3> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<2>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<18>_1_3499 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<18>_lut<2> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<8>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_7_3516 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<8> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<7>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_6_3515 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<7> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<6>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_5_3514 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<6> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<5>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_4_3513 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<5> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<4>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_3_3512 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<4> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<3>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_2_3511 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<3> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<2>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<17>_1_3510 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<17>_lut<2> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<7>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_6_3525 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<7> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<6>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_5_3524 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<6> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<5>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_4_3523 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<5> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<4>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_3_3522 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<4> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<3>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_2_3521 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<3> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<2>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<16>_1_3520 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<16>_lut<2> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<6>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_5_3533 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<6> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<5>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_4_3532 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<5> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<4>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_3_3531 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<4> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<3>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_2_3530 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<3> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<2>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<15>_1_3529 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<15>_lut<2> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_lut<5>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<14>_4_3540 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_lut<5> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_lut<4>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<14>_3_3539 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_lut<4> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_lut<3>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<14>_2_3538 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_lut<3> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_lut<2>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<14>_1_3537 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<14>_lut<2> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_lut<4>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<13>_3_3546 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_lut<4> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_lut<3>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<13>_2_3545 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_lut<3> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_lut<2>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<13>_1_3544 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_lut<2> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_lut<3>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<12>_2_3550 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_lut<3> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_lut<2>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<12>_1_3549 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_lut<2> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_lut<2>_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/remd_tmp<11>_1_3553 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_lut<2> )

  );
  X_INV   \USER_LOGIC_I/hdmi_out_inst/VFBC_CMD_RESET1_INV_0  (
    .I(LOCKED_I_IBUF_474),
    .O(VFBC_CMD_RESET_OBUF_544)
  );
  X_INV   \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/bufpll_lock_inv1_INV_0  (
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/bufpll_lock ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/bufpll_lock_inv )
  );
  X_INV   \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/toggle_inv1_INV_0  (
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/toggle_1559 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/toggle_inv )
  );
  X_INV   \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_ra_d11_INV_0  (
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_ra_d )
  );
  X_INV   \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_wa_d11_INV_0  (
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/Mram_wa_d )
  );
  X_INV   \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync_INV_191_o1_INV_0  (
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/sync_INV_191_o )
  );
  X_INV   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_countY_1_fu_459_p2_xor<0>11_INV_0  (
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_reg_195 [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countY_1_fu_459_p2 [0])
  );
  X_INV   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_countX_1_fu_479_p2_xor<0>11_INV_0  (
    .I(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_reg_207 [0]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/countX_1_fu_479_p2 [0])
  );
  X_INV   \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/Madd_tmp_7_fu_417_p2_xor<2>11_INV_0  (
    .I(\USER_LOGIC_I/hdmi_out_inst/columnCounter [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/tmp_7_fu_417_p2 [2])
  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<0>1_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<10>_1_3556 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<0> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_lut<0>1_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<11>_0_3554 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<11>_lut<0> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_lut<0>1_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<12>_1_3551 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<12>_lut<0> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_lut<0>1_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp<13>_1_3547 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<13>_lut<0> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_lut<0>1_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp_9_3557 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_lut<0> )

  );
  X_INV 
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_lut<1>1_INV_0  (
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp_9_3557 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<9>_lut<1> )

  );
  X_INV   \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_rstpot_INV_0  (
    .I(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_3635 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/ap_CS_fsm_0_rstpot )
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<3>1_SW0  (
    .IA(N295),
    .IB(N296),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_q_m<3>12 ),
    .O(N52)
  );
  X_LUT5 #(
    .INIT ( 32'hA028820A ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<3>1_SW0_F  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_q_m<3>11 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [6]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [4]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [5]),
    .ADR4(N128),
    .O(N295)
  );
  X_LUT6 #(
    .INIT ( 64'hF5D77D5F41055014 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<3>1_SW0_G  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [6]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [4]),
    .ADR3(N128),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [5]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_q_m<3>11 ),
    .O(N296)
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<3>1_SW0  (
    .IA(N297),
    .IB(N298),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_q_m<3>12 ),
    .O(N60)
  );
  X_LUT5 #(
    .INIT ( 32'hA028820A ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<3>1_SW0_F  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_q_m<3>11 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [6]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [4]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [5]),
    .ADR4(N130),
    .O(N297)
  );
  X_LUT6 #(
    .INIT ( 64'hF5D77D5F41055014 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<3>1_SW0_G  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [6]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [4]),
    .ADR3(N130),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [5]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_q_m<3>11 ),
    .O(N298)
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<3>1_SW0  (
    .IA(N299),
    .IB(N300),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_q_m<3>12 ),
    .O(N68)
  );
  X_LUT5 #(
    .INIT ( 32'hA028820A ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<3>1_SW0_F  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_q_m<3>11 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [6]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [4]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [5]),
    .ADR4(N132),
    .O(N299)
  );
  X_LUT6 #(
    .INIT ( 64'hF5D77D5F41055014 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Msub_PWR_76_o_BUS_0017_sub_29_OUT_xor<3>1_SW0_G  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [6]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [4]),
    .ADR3(N132),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [5]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_q_m<3>11 ),
    .O(N300)
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/active_video_i3  (
    .IA(N301),
    .IB(N302),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/hcnt [9]),
    .O(\USER_LOGIC_I/hdmi_out_inst/active_video_i2 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFAAA8A8A8 ))
  \USER_LOGIC_I/hdmi_out_inst/active_video_i3_F  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/hcnt [7]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/hcnt [6]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/hcnt [5]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [3]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/hcnt [4]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/hcnt [8]),
    .O(N301)
  );
  X_LUT6 #(
    .INIT ( 64'h00010101FFFFFFFF ))
  \USER_LOGIC_I/hdmi_out_inst/active_video_i3_G  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/hcnt [5]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/hcnt [7]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/hcnt [6]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/hcnt [4]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/hcnt [3]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/hcnt [8]),
    .O(N302)
  );
  X_MUX2   \USER_LOGIC_I/Mmux_IP2Bus_Data307  (
    .IA(N303),
    .IB(N304),
    .SEL(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .O(user_IP2Bus_Data[7])
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFFF02 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data307_F  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR2(N227),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data304 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data301 ),
    .O(N303)
  );
  X_LUT6 #(
    .INIT ( 64'hEEEFEEEEEEEEEEEE ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data307_G  (
    .ADR0(\USER_LOGIC_I/Mmux_IP2Bus_Data304 ),
    .ADR1(\USER_LOGIC_I/Mmux_IP2Bus_Data301 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/slv_reg5 [7]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(N304)
  );
  X_MUX2   \USER_LOGIC_I/Mmux_IP2Bus_Data297  (
    .IA(N305),
    .IB(N306),
    .SEL(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .O(user_IP2Bus_Data[6])
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFFF02 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data297_F  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR2(N233),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data294 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data291 ),
    .O(N305)
  );
  X_LUT6 #(
    .INIT ( 64'hEEEFEEEEEEEEEEEE ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data297_G  (
    .ADR0(\USER_LOGIC_I/Mmux_IP2Bus_Data294 ),
    .ADR1(\USER_LOGIC_I/Mmux_IP2Bus_Data291 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/slv_reg5 [6]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(N306)
  );
  X_MUX2   \USER_LOGIC_I/Mmux_IP2Bus_Data287  (
    .IA(N307),
    .IB(N308),
    .SEL(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .O(user_IP2Bus_Data[5])
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFFF02 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data287_F  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR2(N237),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data284 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data281 ),
    .O(N307)
  );
  X_LUT6 #(
    .INIT ( 64'hEEEFEEEEEEEEEEEE ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data287_G  (
    .ADR0(\USER_LOGIC_I/Mmux_IP2Bus_Data284 ),
    .ADR1(\USER_LOGIC_I/Mmux_IP2Bus_Data281 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/slv_reg5 [5]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(N308)
  );
  X_MUX2   \USER_LOGIC_I/Mmux_IP2Bus_Data277  (
    .IA(N309),
    .IB(N310),
    .SEL(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .O(user_IP2Bus_Data[4])
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFFF02 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data277_F  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR2(N241),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data274 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data271 ),
    .O(N309)
  );
  X_LUT6 #(
    .INIT ( 64'hEEEFEEEEEEEEEEEE ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data277_G  (
    .ADR0(\USER_LOGIC_I/Mmux_IP2Bus_Data274 ),
    .ADR1(\USER_LOGIC_I/Mmux_IP2Bus_Data271 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/slv_reg5 [4]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(N310)
  );
  X_MUX2   \USER_LOGIC_I/Mmux_IP2Bus_Data267  (
    .IA(N311),
    .IB(N312),
    .SEL(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .O(user_IP2Bus_Data[3])
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFFF02 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data267_F  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR2(N245),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data264 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data261 ),
    .O(N311)
  );
  X_LUT6 #(
    .INIT ( 64'hEEEFEEEEEEEEEEEE ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data267_G  (
    .ADR0(\USER_LOGIC_I/Mmux_IP2Bus_Data264 ),
    .ADR1(\USER_LOGIC_I/Mmux_IP2Bus_Data261 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/slv_reg5 [3]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(N312)
  );
  X_MUX2   \USER_LOGIC_I/Mmux_IP2Bus_Data237  (
    .IA(N313),
    .IB(N314),
    .SEL(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .O(user_IP2Bus_Data[2])
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFFF02 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data237_F  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR2(N253),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data234 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data231 ),
    .O(N313)
  );
  X_LUT6 #(
    .INIT ( 64'hEEEFEEEEEEEEEEEE ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data237_G  (
    .ADR0(\USER_LOGIC_I/Mmux_IP2Bus_Data234 ),
    .ADR1(\USER_LOGIC_I/Mmux_IP2Bus_Data231 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/slv_reg5 [2]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(N314)
  );
  X_MUX2   \USER_LOGIC_I/Mmux_IP2Bus_Data127  (
    .IA(N315),
    .IB(N316),
    .SEL(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .O(user_IP2Bus_Data[1])
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFFF02 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data127_F  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR2(N279),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data124 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data121 ),
    .O(N315)
  );
  X_LUT6 #(
    .INIT ( 64'hEEEFEEEEEEEEEEEE ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data127_G  (
    .ADR0(\USER_LOGIC_I/Mmux_IP2Bus_Data124 ),
    .ADR1(\USER_LOGIC_I/Mmux_IP2Bus_Data121 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/slv_reg5 [1]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(N316)
  );
  X_MUX2   \USER_LOGIC_I/Mmux_IP2Bus_Data17  (
    .IA(N317),
    .IB(N318),
    .SEL(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [5]),
    .O(user_IP2Bus_Data[0])
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFFF02 ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data17_F  (
    .ADR0(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>1 ),
    .ADR1(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR2(N287),
    .ADR3(\USER_LOGIC_I/Mmux_IP2Bus_Data118 ),
    .ADR4(\USER_LOGIC_I/Mmux_IP2Bus_Data110 ),
    .O(N317)
  );
  X_LUT6 #(
    .INIT ( 64'hEEEFEEEEEEEEEEEE ))
  \USER_LOGIC_I/Mmux_IP2Bus_Data17_G  (
    .ADR0(\USER_LOGIC_I/Mmux_IP2Bus_Data118 ),
    .ADR1(\USER_LOGIC_I/Mmux_IP2Bus_Data110 ),
    .ADR2(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [6]),
    .ADR3(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i [7]),
    .ADR4(\USER_LOGIC_I/slv_reg5 [0]),
    .ADR5(\USER_LOGIC_I/GND_38_o_slv_reg_read_sel[0]_equal_49_o<0>2 ),
    .O(N318)
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_q_m<5>11  (
    .IA(N319),
    .IB(N320),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [5])
  );
  X_LUT6 #(
    .INIT ( 64'h5555555566666A66 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_q_m<5>11_F  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [5]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [0]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [3]),
    .O(N319)
  );
  X_LUT6 #(
    .INIT ( 64'hAAAAAAAA99999599 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_q_m<5>11_G  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [5]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [3]),
    .O(N320)
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_q_m<5>11  (
    .IA(N321),
    .IB(N322),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [5])
  );
  X_LUT6 #(
    .INIT ( 64'h5555555566666A66 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_q_m<5>11_F  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [5]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [0]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [3]),
    .O(N321)
  );
  X_LUT6 #(
    .INIT ( 64'hAAAAAAAA99999599 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_q_m<5>11_G  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [5]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [3]),
    .O(N322)
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_q_m<5>11  (
    .IA(N323),
    .IB(N324),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [4]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [5])
  );
  X_LUT6 #(
    .INIT ( 64'h5555555566666A66 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_q_m<5>11_F  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [5]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [0]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [3]),
    .O(N323)
  );
  X_LUT6 #(
    .INIT ( 64'hAAAAAAAA99999599 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_q_m<5>11_G  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [5]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [3]),
    .O(N324)
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_q_m<3>13  (
    .IA(N325),
    .IB(N326),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/q_m [3])
  );
  X_LUT6 #(
    .INIT ( 64'h5555555566666A66 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_q_m<3>13_F  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [0]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [3]),
    .O(N325)
  );
  X_LUT6 #(
    .INIT ( 64'hAAAAAAAA99999599 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mmux_q_m<3>13_G  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/din_q [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/n1d [3]),
    .O(N326)
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_q_m<3>13  (
    .IA(N327),
    .IB(N328),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/q_m [3])
  );
  X_LUT6 #(
    .INIT ( 64'h5555555566666A66 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_q_m<3>13_F  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [0]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [3]),
    .O(N327)
  );
  X_LUT6 #(
    .INIT ( 64'hAAAAAAAA99999599 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/Mmux_q_m<3>13_G  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/din_q [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/n1d [3]),
    .O(N328)
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_q_m<3>13  (
    .IA(N329),
    .IB(N330),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [2]),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/q_m [3])
  );
  X_LUT6 #(
    .INIT ( 64'h5555555566666A66 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_q_m<3>13_F  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [1]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [0]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [3]),
    .O(N329)
  );
  X_LUT6 #(
    .INIT ( 64'hAAAAAAAA99999599 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/Mmux_q_m<3>13_G  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [3]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [2]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [0]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/din_q [0]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [1]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/n1d [3]),
    .O(N330)
  );
  X_MUX2   \USER_LOGIC_I/hdmi_out_inst/active_video_i5  (
    .IA(N331),
    .IB(N332),
    .SEL(\USER_LOGIC_I/hdmi_out_inst/vcnt [9]),
    .O(VFBC_RD_READ_OBUF_547)
  );
  X_LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \USER_LOGIC_I/hdmi_out_inst/active_video_i5_F  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/active_video_i2 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/vcnt [8]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/vcnt [7]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/vcnt [6]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/active_video_i3_3880 ),
    .O(N331)
  );
  X_LUT6 #(
    .INIT ( 64'h0002020222222222 ))
  \USER_LOGIC_I/hdmi_out_inst/active_video_i5_G  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/active_video_i2 ),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/GND_39_o_GND_39_o_equal_58_o<0>1 ),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/vcnt [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/vcnt [1]),
    .ADR4(\USER_LOGIC_I/hdmi_out_inst/vcnt [0]),
    .ADR5(\USER_LOGIC_I/hdmi_out_inst/vcnt [3]),
    .O(N332)
  );
  X_RAMB16BWER #(
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 9 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2  (
    .REGCEA(Sl_MRdErr_7_OBUF_589),
    .CLKA(PXLCLK_10X_I_IBUF_BUFG_473),
    .ENB(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ENB_UNCONNECTED ),
    .RSTB(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_RSTB_UNCONNECTED ),
    .CLKB(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_CLKB_UNCONNECTED ),
    .REGCEB(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_REGCEB_UNCONNECTED ),
    .RSTA(Sl_MRdErr_7_OBUF_589),
    .ENA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_ce0 ),
    .DIPA({\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIPA[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIPA[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIPA[1]_UNCONNECTED , 
Sl_MRdErr_7_OBUF_589}),
    .WEA({\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd4_2741 , 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd4_2741 , 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd4_2741 , 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd4_2741 }),
    .DOA({\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[31]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[30]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[29]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[28]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[27]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[26]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[25]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[24]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[23]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[22]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[21]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[20]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[19]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[18]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[17]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[16]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[15]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[14]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[13]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[12]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[11]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[10]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[9]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOA[8]_UNCONNECTED , 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [16], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [15], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [14], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [13], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [12], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [11], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [10], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [9]}),
    .ADDRA({\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [10], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [9], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [8], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [7], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [6], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [5], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [4], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [3], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [2], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [1], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [0], 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRA[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRA[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRA[0]_UNCONNECTED }),
    .ADDRB({\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRB[13]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRB[12]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRB[11]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRB[10]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRB[9]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRB[8]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRB[7]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRB[6]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRB[5]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRB[4]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_ADDRB[0]_UNCONNECTED }),
    .DIB({\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[31]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[30]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[29]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[28]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[27]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[26]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[25]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[24]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[23]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[22]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[21]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[20]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[19]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[18]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[17]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[16]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[15]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[14]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[13]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[12]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[11]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[10]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[9]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[8]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[7]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[6]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[5]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[4]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIB[0]_UNCONNECTED }),
    .DOPA({\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOPA[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOPA[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOPA[1]_UNCONNECTED , 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [17]}),
    .DIPB({\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIPB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIPB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIPB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIPB[0]_UNCONNECTED }),
    .DOPB({\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOPB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOPB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOPB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOPB[0]_UNCONNECTED }),
    .DOB({\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[31]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[30]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[29]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[28]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[27]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[26]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[25]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[24]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[23]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[22]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[21]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[20]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[19]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[18]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[17]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[16]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[15]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[14]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[13]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[12]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[11]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[10]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[9]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[8]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[7]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[6]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[5]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[4]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DOB[0]_UNCONNECTED }),
    .WEB({\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_WEB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_WEB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_WEB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_WEB[0]_UNCONNECTED }),
    .DIA({\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[31]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[30]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[29]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[28]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[27]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[26]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[25]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[24]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[23]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[22]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[21]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[20]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[19]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[18]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[17]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[16]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[15]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[14]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[13]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[12]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[11]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[10]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[9]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram2_DIA[8]_UNCONNECTED , Sl_MRdErr_7_OBUF_589
, VFBC_RD_DATA_2_IBUF_406, VFBC_RD_DATA_1_IBUF_407, VFBC_RD_DATA_0_IBUF_408, VFBC_RD_DATA_15_IBUF_393, VFBC_RD_DATA_14_IBUF_394, 
VFBC_RD_DATA_13_IBUF_395, Sl_MRdErr_7_OBUF_589})
  );
  X_RAMB16BWER #(
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 9 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1  (
    .REGCEA(Sl_MRdErr_7_OBUF_589),
    .CLKA(PXLCLK_10X_I_IBUF_BUFG_473),
    .ENB(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ENB_UNCONNECTED ),
    .RSTB(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_RSTB_UNCONNECTED ),
    .CLKB(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_CLKB_UNCONNECTED ),
    .REGCEB(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_REGCEB_UNCONNECTED ),
    .RSTA(Sl_MRdErr_7_OBUF_589),
    .ENA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_ce0 ),
    .DIPA({\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIPA[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIPA[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIPA[1]_UNCONNECTED , 
Sl_MRdErr_7_OBUF_589}),
    .WEA({\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd4_2741 , 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd4_2741 , 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd4_2741 , 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd4_2741 }),
    .DOA({\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[31]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[30]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[29]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[28]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[27]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[26]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[25]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[24]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[23]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[22]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[21]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[20]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[19]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[18]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[17]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[16]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[15]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[14]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[13]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[12]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[11]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[10]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[9]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOA[8]_UNCONNECTED , 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [7], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [6], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [5], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [4], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [3], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [2], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [1], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [0]}),
    .ADDRA({\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [10], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [9], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [8], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [7], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [6], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [5], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [4], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [3], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [2], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [1], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [0], 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRA[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRA[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRA[0]_UNCONNECTED }),
    .ADDRB({\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRB[13]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRB[12]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRB[11]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRB[10]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRB[9]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRB[8]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRB[7]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRB[6]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRB[5]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRB[4]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_ADDRB[0]_UNCONNECTED }),
    .DIB({\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[31]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[30]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[29]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[28]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[27]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[26]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[25]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[24]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[23]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[22]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[21]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[20]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[19]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[18]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[17]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[16]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[15]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[14]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[13]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[12]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[11]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[10]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[9]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[8]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[7]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[6]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[5]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[4]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIB[0]_UNCONNECTED }),
    .DOPA({\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOPA[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOPA[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOPA[1]_UNCONNECTED , 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [8]}),
    .DIPB({\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIPB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIPB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIPB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIPB[0]_UNCONNECTED }),
    .DOPB({\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOPB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOPB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOPB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOPB[0]_UNCONNECTED }),
    .DOB({\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[31]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[30]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[29]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[28]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[27]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[26]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[25]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[24]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[23]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[22]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[21]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[20]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[19]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[18]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[17]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[16]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[15]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[14]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[13]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[12]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[11]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[10]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[9]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[8]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[7]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[6]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[5]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[4]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DOB[0]_UNCONNECTED }),
    .WEB({\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_WEB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_WEB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_WEB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_WEB[0]_UNCONNECTED }),
    .DIA({\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[31]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[30]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[29]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[28]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[27]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[26]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[25]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[24]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[23]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[22]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[21]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[20]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[19]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[18]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[17]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[16]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[15]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[14]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[13]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[12]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[11]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[10]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[9]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram1_DIA[8]_UNCONNECTED , 
VFBC_RD_DATA_7_IBUF_401, VFBC_RD_DATA_6_IBUF_402, VFBC_RD_DATA_5_IBUF_403, VFBC_RD_DATA_4_IBUF_404, VFBC_RD_DATA_3_IBUF_405, Sl_MRdErr_7_OBUF_589, 
Sl_MRdErr_7_OBUF_589, Sl_MRdErr_7_OBUF_589})
  );
  X_RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 9 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3  (
    .REGCEA(Sl_MRdErr_7_OBUF_589),
    .CLKA(PXLCLK_10X_I_IBUF_BUFG_473),
    .ENB(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ENB_UNCONNECTED ),
    .RSTB(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_RSTB_UNCONNECTED ),
    .CLKB(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_CLKB_UNCONNECTED ),
    .REGCEB(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_REGCEB_UNCONNECTED ),
    .RSTA(Sl_MRdErr_7_OBUF_589),
    .ENA(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_ce0 ),
    .DIPA({\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIPA[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIPA[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIPA[1]_UNCONNECTED , 
Sl_MRdErr_7_OBUF_589}),
    .WEA({\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd4_2741 , 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd4_2741 , 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd4_2741 , 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/ap_CS_fsm_FSM_FFd4_2741 }),
    .DOA({\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[31]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[30]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[29]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[28]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[27]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[26]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[25]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[24]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[23]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[22]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[21]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[20]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[19]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[18]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[17]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[16]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[15]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[14]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[13]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[12]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[11]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[10]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[9]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[8]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[7]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOA[6]_UNCONNECTED , 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [23], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [22], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [21], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [20], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [19], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_q0 [18]}),
    .ADDRA({\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [10], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [9], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [8], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [7], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [6], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [5], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [4], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [3], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [2], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [1], 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_address0 [0], 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRA[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRA[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRA[0]_UNCONNECTED }),
    .ADDRB({\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRB[13]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRB[12]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRB[11]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRB[10]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRB[9]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRB[8]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRB[7]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRB[6]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRB[5]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRB[4]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_ADDRB[0]_UNCONNECTED }),
    .DIB({\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[31]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[30]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[29]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[28]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[27]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[26]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[25]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[24]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[23]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[22]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[21]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[20]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[19]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[18]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[17]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[16]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[15]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[14]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[13]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[12]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[11]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[10]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[9]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[8]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[7]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[6]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[5]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[4]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIB[0]_UNCONNECTED }),
    .DOPA({\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOPA[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOPA[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOPA[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOPA[0]_UNCONNECTED }),
    .DIPB({\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIPB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIPB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIPB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIPB[0]_UNCONNECTED }),
    .DOPB({\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOPB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOPB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOPB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOPB[0]_UNCONNECTED }),
    .DOB({\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[31]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[30]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[29]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[28]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[27]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[26]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[25]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[24]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[23]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[22]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[21]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[20]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[19]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[18]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[17]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[16]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[15]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[14]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[13]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[12]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[11]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[10]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[9]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[8]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[7]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[6]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[5]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[4]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DOB[0]_UNCONNECTED }),
    .WEB({\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_WEB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_WEB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_WEB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_WEB[0]_UNCONNECTED }),
    .DIA({\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[31]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[30]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[29]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[28]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[27]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[26]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[25]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[24]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[23]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[22]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[21]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[20]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[19]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[18]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[17]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[16]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[15]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[14]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[13]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[12]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[11]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[10]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[9]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/pixelLine_U/sobel_pixelLine_ram_U/Mram_ram3_DIA[8]_UNCONNECTED , Sl_MRdErr_7_OBUF_589
, Sl_MRdErr_7_OBUF_589, VFBC_RD_DATA_12_IBUF_396, VFBC_RD_DATA_11_IBUF_397, VFBC_RD_DATA_10_IBUF_398, VFBC_RD_DATA_9_IBUF_399, VFBC_RD_DATA_8_IBUF_400
, Sl_MRdErr_7_OBUF_589})
  );
  X_RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 9 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3  (
    .REGCEA(Sl_MRdErr_7_OBUF_589),
    .CLKA(PXLCLK_10X_I_IBUF_BUFG_473),
    .ENB(\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ENB_UNCONNECTED ),
    .RSTB(\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_RSTB_UNCONNECTED )
,
    .CLKB(\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_CLKB_UNCONNECTED )
,
    .REGCEB
(\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_REGCEB_UNCONNECTED ),
    .RSTA(Sl_MRdErr_7_OBUF_589),
    .ENA(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_ce0 ),
    .DIPA({
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIPA[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIPA[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIPA[1]_UNCONNECTED , 
Sl_MRdErr_7_OBUF_589}),
    .WEA({\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_we0 , 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_we0 , 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_we0 , 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_we0 }),
    .DOA({
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[31]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[30]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[29]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[28]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[27]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[26]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[25]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[24]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[23]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[22]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[21]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[20]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[19]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[18]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[17]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[16]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[15]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[14]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[13]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[12]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[11]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[10]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[9]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[8]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[7]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOA[6]_UNCONNECTED , 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [23], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [22], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [21], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [20], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [19], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [18]}),
    .ADDRA({\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_addr4_cast_fu_174_p1 [10], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_addr4_cast_fu_174_p1 [9], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Madd_pixelLine_addr4_cast_fu_174_p1<10:0>_lut<0>8 , 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Madd_pixelLine_addr4_cast_fu_174_p1<10:0>_lut<0>7 , 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [6], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [5], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [4], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [3], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [2], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [1], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [0], 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRA[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRA[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRA[0]_UNCONNECTED }),
    .ADDRB({
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRB[13]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRB[12]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRB[11]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRB[10]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRB[9]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRB[8]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRB[7]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRB[6]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRB[5]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRB[4]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_ADDRB[0]_UNCONNECTED }),
    .DIB({
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[31]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[30]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[29]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[28]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[27]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[26]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[25]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[24]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[23]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[22]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[21]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[20]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[19]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[18]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[17]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[16]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[15]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[14]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[13]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[12]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[11]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[10]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[9]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[8]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[7]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[6]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[5]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[4]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIB[0]_UNCONNECTED }),
    .DOPA({
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOPA[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOPA[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOPA[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOPA[0]_UNCONNECTED }),
    .DIPB({
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIPB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIPB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIPB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIPB[0]_UNCONNECTED }),
    .DOPB({
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOPB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOPB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOPB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOPB[0]_UNCONNECTED }),
    .DOB({
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[31]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[30]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[29]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[28]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[27]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[26]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[25]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[24]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[23]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[22]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[21]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[20]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[19]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[18]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[17]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[16]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[15]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[14]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[13]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[12]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[11]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[10]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[9]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[8]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[7]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[6]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[5]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[4]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DOB[0]_UNCONNECTED }),
    .WEB({
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_WEB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_WEB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_WEB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_WEB[0]_UNCONNECTED }),
    .DIA({
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[31]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[30]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[29]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[28]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[27]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[26]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[25]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[24]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[23]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[22]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[21]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[20]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[19]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[18]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[17]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[16]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[15]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[14]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[13]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[12]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[11]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[10]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[9]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram3_DIA[8]_UNCONNECTED , 
Sl_MRdErr_7_OBUF_589, Sl_MRdErr_7_OBUF_589, \USER_LOGIC_I/slv_reg5 [8], \USER_LOGIC_I/slv_reg5 [9], \USER_LOGIC_I/slv_reg5 [10], 
\USER_LOGIC_I/slv_reg5 [11], \USER_LOGIC_I/slv_reg5 [12], \USER_LOGIC_I/slv_reg5 [13]})
  );
  X_RAMB16BWER #(
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 9 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2  (
    .REGCEA(Sl_MRdErr_7_OBUF_589),
    .CLKA(PXLCLK_10X_I_IBUF_BUFG_473),
    .ENB(\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ENB_UNCONNECTED ),
    .RSTB(\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_RSTB_UNCONNECTED )
,
    .CLKB(\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_CLKB_UNCONNECTED )
,
    .REGCEB
(\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_REGCEB_UNCONNECTED ),
    .RSTA(Sl_MRdErr_7_OBUF_589),
    .ENA(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_ce0 ),
    .DIPA({
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIPA[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIPA[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIPA[1]_UNCONNECTED , 
\USER_LOGIC_I/slv_reg5 [14]}),
    .WEA({\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_we0 , 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_we0 , 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_we0 , 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_we0 }),
    .DOA({
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[31]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[30]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[29]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[28]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[27]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[26]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[25]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[24]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[23]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[22]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[21]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[20]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[19]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[18]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[17]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[16]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[15]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[14]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[13]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[12]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[11]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[10]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[9]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOA[8]_UNCONNECTED , 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [16], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [15], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [14], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [13], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [12], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [11], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [10], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [9]}),
    .ADDRA({\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_addr4_cast_fu_174_p1 [10], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_addr4_cast_fu_174_p1 [9], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Madd_pixelLine_addr4_cast_fu_174_p1<10:0>_lut<0>8 , 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Madd_pixelLine_addr4_cast_fu_174_p1<10:0>_lut<0>7 , 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [6], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [5], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [4], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [3], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [2], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [1], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [0], 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRA[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRA[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRA[0]_UNCONNECTED }),
    .ADDRB({
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRB[13]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRB[12]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRB[11]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRB[10]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRB[9]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRB[8]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRB[7]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRB[6]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRB[5]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRB[4]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_ADDRB[0]_UNCONNECTED }),
    .DIB({
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[31]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[30]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[29]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[28]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[27]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[26]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[25]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[24]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[23]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[22]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[21]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[20]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[19]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[18]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[17]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[16]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[15]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[14]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[13]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[12]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[11]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[10]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[9]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[8]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[7]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[6]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[5]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[4]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIB[0]_UNCONNECTED }),
    .DOPA({
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOPA[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOPA[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOPA[1]_UNCONNECTED , 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [17]}),
    .DIPB({
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIPB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIPB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIPB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIPB[0]_UNCONNECTED }),
    .DOPB({
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOPB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOPB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOPB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOPB[0]_UNCONNECTED }),
    .DOB({
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[31]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[30]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[29]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[28]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[27]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[26]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[25]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[24]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[23]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[22]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[21]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[20]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[19]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[18]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[17]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[16]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[15]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[14]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[13]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[12]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[11]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[10]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[9]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[8]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[7]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[6]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[5]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[4]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DOB[0]_UNCONNECTED }),
    .WEB({
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_WEB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_WEB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_WEB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_WEB[0]_UNCONNECTED }),
    .DIA({
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[31]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[30]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[29]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[28]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[27]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[26]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[25]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[24]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[23]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[22]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[21]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[20]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[19]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[18]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[17]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[16]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[15]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[14]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[13]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[12]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[11]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[10]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[9]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram2_DIA[8]_UNCONNECTED , 
\USER_LOGIC_I/slv_reg5 [15], \USER_LOGIC_I/slv_reg5 [16], \USER_LOGIC_I/slv_reg5 [17], \USER_LOGIC_I/slv_reg5 [18], \USER_LOGIC_I/slv_reg5 [19], 
\USER_LOGIC_I/slv_reg5 [20], \USER_LOGIC_I/slv_reg5 [21], \USER_LOGIC_I/slv_reg5 [22]})
  );
  X_RAMB16BWER #(
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 9 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1  (
    .REGCEA(Sl_MRdErr_7_OBUF_589),
    .CLKA(PXLCLK_10X_I_IBUF_BUFG_473),
    .ENB(\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ENB_UNCONNECTED ),
    .RSTB(\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_RSTB_UNCONNECTED )
,
    .CLKB(\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_CLKB_UNCONNECTED )
,
    .REGCEB
(\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_REGCEB_UNCONNECTED ),
    .RSTA(Sl_MRdErr_7_OBUF_589),
    .ENA(\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_ce0 ),
    .DIPA({
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIPA[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIPA[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIPA[1]_UNCONNECTED , 
\USER_LOGIC_I/slv_reg5 [23]}),
    .WEA({\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_we0 , 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_we0 , 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_we0 , 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_we0 }),
    .DOA({
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[31]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[30]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[29]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[28]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[27]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[26]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[25]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[24]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[23]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[22]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[21]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[20]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[19]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[18]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[17]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[16]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[15]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[14]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[13]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[12]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[11]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[10]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[9]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOA[8]_UNCONNECTED , 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [7], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [6], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [5], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [4], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [3], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [2], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [1], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [0]}),
    .ADDRA({\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_addr4_cast_fu_174_p1 [10], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_addr4_cast_fu_174_p1 [9], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Madd_pixelLine_addr4_cast_fu_174_p1<10:0>_lut<0>8 , 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/Madd_pixelLine_addr4_cast_fu_174_p1<10:0>_lut<0>7 , 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [6], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [5], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [4], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [3], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [2], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [1], 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_x_access [0], 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRA[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRA[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRA[0]_UNCONNECTED }),
    .ADDRB({
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRB[13]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRB[12]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRB[11]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRB[10]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRB[9]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRB[8]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRB[7]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRB[6]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRB[5]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRB[4]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_ADDRB[0]_UNCONNECTED }),
    .DIB({
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[31]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[30]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[29]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[28]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[27]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[26]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[25]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[24]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[23]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[22]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[21]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[20]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[19]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[18]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[17]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[16]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[15]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[14]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[13]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[12]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[11]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[10]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[9]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[8]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[7]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[6]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[5]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[4]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIB[0]_UNCONNECTED }),
    .DOPA({
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOPA[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOPA[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOPA[1]_UNCONNECTED , 
\USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_q0 [8]}),
    .DIPB({
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIPB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIPB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIPB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIPB[0]_UNCONNECTED }),
    .DOPB({
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOPB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOPB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOPB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOPB[0]_UNCONNECTED }),
    .DOB({
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[31]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[30]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[29]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[28]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[27]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[26]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[25]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[24]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[23]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[22]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[21]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[20]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[19]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[18]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[17]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[16]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[15]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[14]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[13]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[12]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[11]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[10]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[9]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[8]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[7]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[6]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[5]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[4]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DOB[0]_UNCONNECTED }),
    .WEB({
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_WEB[3]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_WEB[2]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_WEB[1]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_WEB[0]_UNCONNECTED }),
    .DIA({
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[31]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[30]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[29]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[28]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[27]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[26]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[25]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[24]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[23]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[22]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[21]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[20]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[19]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[18]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[17]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[16]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[15]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[14]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[13]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[12]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[11]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[10]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[9]_UNCONNECTED , 
\NLW_USER_LOGIC_I/hdmi_out_inst/line_buffer_wrapper_inst/lineBuffer_inst/pixelLine_U/lineBuffer_pixelLine_ram_U/Mram_ram1_DIA[8]_UNCONNECTED , 
\USER_LOGIC_I/slv_reg5 [24], \USER_LOGIC_I/slv_reg5 [25], \USER_LOGIC_I/slv_reg5 [26], \USER_LOGIC_I/slv_reg5 [27], \USER_LOGIC_I/slv_reg5 [28], 
\USER_LOGIC_I/slv_reg5 [29], \USER_LOGIC_I/slv_reg5 [30], \USER_LOGIC_I/slv_reg5 [31]})
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mshreg_de_reg  (
    .A0(Sl_MRdErr_7_OBUF_589),
    .A1(Sl_MRdErr_7_OBUF_589),
    .A2(Sl_MRdErr_7_OBUF_589),
    .A3(Sl_MRdErr_7_OBUF_589),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .D(\USER_LOGIC_I/hdmi_out_inst/active_video_d2_1507 ),
    .Q(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mshreg_de_reg_4474 ),
    .Q15(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mshreg_de_reg_Q15_UNCONNECTED )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mshreg_de_reg_4474 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/de_reg_1666 ),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mshreg_c1_reg  (
    .A0(Sl_MRdErr_7_OBUF_589),
    .A1(Sl_MRdErr_7_OBUF_589),
    .A2(Sl_MRdErr_7_OBUF_589),
    .A3(Sl_MRdErr_7_OBUF_589),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .D(\USER_LOGIC_I/hdmi_out_inst/vsync_d2_1508 ),
    .Q(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mshreg_c1_reg_4475 ),
    .Q15(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mshreg_c1_reg_Q15_UNCONNECTED )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c1_reg  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mshreg_c1_reg_4475 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c1_reg_1652 ),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mshreg_c0_reg  (
    .A0(Sl_MRdErr_7_OBUF_589),
    .A1(Sl_MRdErr_7_OBUF_589),
    .A2(Sl_MRdErr_7_OBUF_589),
    .A3(Sl_MRdErr_7_OBUF_589),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .D(\USER_LOGIC_I/hdmi_out_inst/hsync_d2_1509 ),
    .Q(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mshreg_c0_reg_4476 ),
    .Q15(\NLW_USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mshreg_c0_reg_Q15_UNCONNECTED )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c0_reg  (
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/Mshreg_c0_reg_4476 ),
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/c0_reg_1604 ),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_8  (
    .A0(Sl_MRdErr_7_OBUF_589),
    .A1(Sl_MRdErr_7_OBUF_589),
    .A2(Sl_MRdErr_7_OBUF_589),
    .A3(Sl_MRdErr_7_OBUF_589),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .D(\USER_LOGIC_I/hdmi_out_inst/lineCounter [8]),
    .Q
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_8_4477 )
,
    .Q15
(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_8_Q15_UNCONNECTED )

  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend0_8  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_8_4477 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend0 [8])
,
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_divisor_tmp_9  (
    .A0(Sl_MRdErr_7_OBUF_589),
    .A1(Sl_MRdErr_7_OBUF_589),
    .A2(Sl_MRdErr_7_OBUF_589),
    .A3
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .D
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .Q
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_divisor_tmp_9_4478 )
,
    .Q15
(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_divisor_tmp_9_Q15_UNCONNECTED )

  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp_9  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_divisor_tmp_9_4478 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/divisor_tmp_9_3557 )
,
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_5  (
    .A0(Sl_MRdErr_7_OBUF_589),
    .A1(Sl_MRdErr_7_OBUF_589),
    .A2(Sl_MRdErr_7_OBUF_589),
    .A3(Sl_MRdErr_7_OBUF_589),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .D(\USER_LOGIC_I/hdmi_out_inst/lineCounter [5]),
    .Q
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_5_4479 )
,
    .Q15
(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_5_Q15_UNCONNECTED )

  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend0_5  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_5_4479 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend0 [5])
,
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_7  (
    .A0(Sl_MRdErr_7_OBUF_589),
    .A1(Sl_MRdErr_7_OBUF_589),
    .A2(Sl_MRdErr_7_OBUF_589),
    .A3(Sl_MRdErr_7_OBUF_589),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .D(\USER_LOGIC_I/hdmi_out_inst/lineCounter [7]),
    .Q
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_7_4480 )
,
    .Q15
(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_7_Q15_UNCONNECTED )

  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend0_7  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_7_4480 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend0 [7])
,
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_6  (
    .A0(Sl_MRdErr_7_OBUF_589),
    .A1(Sl_MRdErr_7_OBUF_589),
    .A2(Sl_MRdErr_7_OBUF_589),
    .A3(Sl_MRdErr_7_OBUF_589),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .D(\USER_LOGIC_I/hdmi_out_inst/lineCounter [6]),
    .Q
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_6_4481 )
,
    .Q15
(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_6_Q15_UNCONNECTED )

  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend0_6  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_6_4481 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend0 [6])
,
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_2  (
    .A0(Sl_MRdErr_7_OBUF_589),
    .A1(Sl_MRdErr_7_OBUF_589),
    .A2(Sl_MRdErr_7_OBUF_589),
    .A3(Sl_MRdErr_7_OBUF_589),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .D(\USER_LOGIC_I/hdmi_out_inst/lineCounter [2]),
    .Q
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_2_4482 )
,
    .Q15
(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_2_Q15_UNCONNECTED )

  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend0_2  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_2_4482 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend0 [2])
,
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_4  (
    .A0(Sl_MRdErr_7_OBUF_589),
    .A1(Sl_MRdErr_7_OBUF_589),
    .A2(Sl_MRdErr_7_OBUF_589),
    .A3(Sl_MRdErr_7_OBUF_589),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .D(\USER_LOGIC_I/hdmi_out_inst/lineCounter [4]),
    .Q
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_4_4483 )
,
    .Q15
(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_4_Q15_UNCONNECTED )

  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend0_4  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_4_4483 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend0 [4])
,
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_3  (
    .A0(Sl_MRdErr_7_OBUF_589),
    .A1(Sl_MRdErr_7_OBUF_589),
    .A2(Sl_MRdErr_7_OBUF_589),
    .A3(Sl_MRdErr_7_OBUF_589),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .D(\USER_LOGIC_I/hdmi_out_inst/lineCounter [3]),
    .Q
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_3_4484 )
,
    .Q15
(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_3_Q15_UNCONNECTED )

  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend0_3  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_3_4484 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend0 [3])
,
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_1  (
    .A0(Sl_MRdErr_7_OBUF_589),
    .A1(Sl_MRdErr_7_OBUF_589),
    .A2(Sl_MRdErr_7_OBUF_589),
    .A3(Sl_MRdErr_7_OBUF_589),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .D(\USER_LOGIC_I/hdmi_out_inst/lineCounter [1]),
    .Q
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_1_4485 )
,
    .Q15
(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_1_Q15_UNCONNECTED )

  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend0_1  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_1_4485 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend0 [1])
,
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_0  (
    .A0(Sl_MRdErr_7_OBUF_589),
    .A1(Sl_MRdErr_7_OBUF_589),
    .A2(Sl_MRdErr_7_OBUF_589),
    .A3(Sl_MRdErr_7_OBUF_589),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .D(\USER_LOGIC_I/hdmi_out_inst/lineCounter [0]),
    .Q
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_0_4486 )
,
    .Q15
(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_0_Q15_UNCONNECTED )

  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend0_0  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend0_0_4486 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend0 [0])
,
    .SET(GND),
    .RST(GND)
  );
  X_SRLC32E #(
    .INIT ( 32'h00000000 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_20  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .D
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend0 [2])
,
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .Q
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_20_4487 )
,
    .Q31
(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_20_Q31_UNCONNECTED )
,
    .A({
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> 
, Sl_MRdErr_7_OBUF_589, Sl_MRdErr_7_OBUF_589, 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> 
, 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> 
})
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_20  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_20_4487 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_20_3485 )
,
    .SET(GND),
    .RST(GND)
  );
  X_SRLC32E #(
    .INIT ( 32'h00000000 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_22  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .D
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend0 [0])
,
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .Q
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_22_4488 )
,
    .Q31
(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_22_Q31_UNCONNECTED )
,
    .A({
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> 
, Sl_MRdErr_7_OBUF_589, 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> 
, Sl_MRdErr_7_OBUF_589, 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> 
})
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_22  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_22_4488 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_22_3458 )
,
    .SET(GND),
    .RST(GND)
  );
  X_SRLC32E #(
    .INIT ( 32'h00000000 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_21  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .D
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend0 [1])
,
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .Q
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_21_4489 )
,
    .Q31
(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_21_Q31_UNCONNECTED )
,
    .A({
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> 
, Sl_MRdErr_7_OBUF_589, 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> 
, Sl_MRdErr_7_OBUF_589, Sl_MRdErr_7_OBUF_589})
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_21  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_21_4489 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_21_3472 )
,
    .SET(GND),
    .RST(GND)
  );
  X_SRLC32E #(
    .INIT ( 32'h00000000 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_17  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .D
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend0 [5])
,
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .Q
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_17_4490 )
,
    .Q31
(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_17_Q31_UNCONNECTED )
,
    .A({
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> 
, Sl_MRdErr_7_OBUF_589, Sl_MRdErr_7_OBUF_589, Sl_MRdErr_7_OBUF_589, Sl_MRdErr_7_OBUF_589})
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_17  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_17_4490 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_17_3518 )
,
    .SET(GND),
    .RST(GND)
  );
  X_SRLC32E #(
    .INIT ( 32'h00000000 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_19  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .D
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend0 [3])
,
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .Q
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_19_4491 )
,
    .Q31
(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_19_Q31_UNCONNECTED )
,
    .A({
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> 
, Sl_MRdErr_7_OBUF_589, Sl_MRdErr_7_OBUF_589, 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> 
, Sl_MRdErr_7_OBUF_589})
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_19  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_19_4491 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_19_3497 )
,
    .SET(GND),
    .RST(GND)
  );
  X_SRLC32E #(
    .INIT ( 32'h00000000 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_18  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .D
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend0 [4])
,
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .Q
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_18_4492 )
,
    .Q31
(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_18_Q31_UNCONNECTED )
,
    .A({
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> 
, Sl_MRdErr_7_OBUF_589, Sl_MRdErr_7_OBUF_589, Sl_MRdErr_7_OBUF_589, 
\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> 
})
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_18  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_18_4492 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_18_3508 )
,
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_16  (
    .A0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .A1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .A2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .A3
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .D
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend0 [6])
,
    .Q
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_16_4493 )
,
    .Q15
(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_16_Q15_UNCONNECTED )

  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_16  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_16_4493 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_16_3527 )
,
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_15  (
    .A0(Sl_MRdErr_7_OBUF_589),
    .A1
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .A2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .A3
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .D
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend0 [7])
,
    .Q
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_15_4494 )
,
    .Q15
(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_15_Q15_UNCONNECTED )

  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_15  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_15_4494 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_15_3535 )
,
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_14  (
    .A0
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .A1(Sl_MRdErr_7_OBUF_589),
    .A2
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .A3
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .D
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend0 [8])
,
    .Q
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_14_4495 )
,
    .Q15
(\NLW_USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_14_Q15_UNCONNECTED )

  );
  X_FF #(
    .INIT ( 1'b0 ))
  \USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_14  (
    .CLK(PXLCLK_10X_I_IBUF_BUFG_473),
    .CE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/do_start_3558 )
,
    .I
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Mshreg_dividend_tmp_14_4495 )
,
    .O
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/dividend_tmp_14_3542 )
,
    .SET(GND),
    .RST(GND)
  );
  X_OPAD   \TMDS<3>  (
    .PAD(TMDS[3])
  );
  X_OPAD   \TMDS<2>  (
    .PAD(TMDS[2])
  );
  X_OPAD   \TMDS<1>  (
    .PAD(TMDS[1])
  );
  X_OPAD   \TMDS<0>  (
    .PAD(TMDS[0])
  );
  X_OPAD   \TMDSB<3>  (
    .PAD(TMDSB[3])
  );
  X_OPAD   \TMDSB<2>  (
    .PAD(TMDSB[2])
  );
  X_OPAD   \TMDSB<1>  (
    .PAD(TMDSB[1])
  );
  X_OPAD   \TMDSB<0>  (
    .PAD(TMDSB[0])
  );
  X_IPAD   PXLCLK_10X_I_4028 (
    .PAD(PXLCLK_10X_I)
  );
  X_IPAD   SPLB_Clk_4029 (
    .PAD(SPLB_Clk)
  );
  X_IPAD   PXLCLK_I_4030 (
    .PAD(PXLCLK_I)
  );
  X_IPAD   PXLCLK_2X_I_4031 (
    .PAD(PXLCLK_2X_I)
  );
  X_IPAD   \VFBC_RD_DATA<15>  (
    .PAD(VFBC_RD_DATA[15])
  );
  X_IPAD   \VFBC_RD_DATA<14>  (
    .PAD(VFBC_RD_DATA[14])
  );
  X_IPAD   \VFBC_RD_DATA<13>  (
    .PAD(VFBC_RD_DATA[13])
  );
  X_IPAD   \VFBC_RD_DATA<12>  (
    .PAD(VFBC_RD_DATA[12])
  );
  X_IPAD   \VFBC_RD_DATA<11>  (
    .PAD(VFBC_RD_DATA[11])
  );
  X_IPAD   \VFBC_RD_DATA<10>  (
    .PAD(VFBC_RD_DATA[10])
  );
  X_IPAD   \VFBC_RD_DATA<9>  (
    .PAD(VFBC_RD_DATA[9])
  );
  X_IPAD   \VFBC_RD_DATA<8>  (
    .PAD(VFBC_RD_DATA[8])
  );
  X_IPAD   \VFBC_RD_DATA<7>  (
    .PAD(VFBC_RD_DATA[7])
  );
  X_IPAD   \VFBC_RD_DATA<6>  (
    .PAD(VFBC_RD_DATA[6])
  );
  X_IPAD   \VFBC_RD_DATA<5>  (
    .PAD(VFBC_RD_DATA[5])
  );
  X_IPAD   \VFBC_RD_DATA<4>  (
    .PAD(VFBC_RD_DATA[4])
  );
  X_IPAD   \VFBC_RD_DATA<3>  (
    .PAD(VFBC_RD_DATA[3])
  );
  X_IPAD   \VFBC_RD_DATA<2>  (
    .PAD(VFBC_RD_DATA[2])
  );
  X_IPAD   \VFBC_RD_DATA<1>  (
    .PAD(VFBC_RD_DATA[1])
  );
  X_IPAD   \VFBC_RD_DATA<0>  (
    .PAD(VFBC_RD_DATA[0])
  );
  X_IPAD   \PLB_ABus<26>  (
    .PAD(PLB_ABus[26])
  );
  X_IPAD   \PLB_ABus<27>  (
    .PAD(PLB_ABus[27])
  );
  X_IPAD   \PLB_ABus<28>  (
    .PAD(PLB_ABus[28])
  );
  X_IPAD   \PLB_ABus<29>  (
    .PAD(PLB_ABus[29])
  );
  X_IPAD   \PLB_masterID<0>  (
    .PAD(PLB_masterID[0])
  );
  X_IPAD   \PLB_masterID<1>  (
    .PAD(PLB_masterID[1])
  );
  X_IPAD   \PLB_masterID<2>  (
    .PAD(PLB_masterID[2])
  );
  X_IPAD   \PLB_BE<0>  (
    .PAD(PLB_BE[0])
  );
  X_IPAD   \PLB_BE<1>  (
    .PAD(PLB_BE[1])
  );
  X_IPAD   \PLB_BE<2>  (
    .PAD(PLB_BE[2])
  );
  X_IPAD   \PLB_BE<3>  (
    .PAD(PLB_BE[3])
  );
  X_IPAD   \PLB_BE<4>  (
    .PAD(PLB_BE[4])
  );
  X_IPAD   \PLB_BE<5>  (
    .PAD(PLB_BE[5])
  );
  X_IPAD   \PLB_BE<6>  (
    .PAD(PLB_BE[6])
  );
  X_IPAD   \PLB_BE<7>  (
    .PAD(PLB_BE[7])
  );
  X_IPAD   \PLB_BE<8>  (
    .PAD(PLB_BE[8])
  );
  X_IPAD   \PLB_BE<9>  (
    .PAD(PLB_BE[9])
  );
  X_IPAD   \PLB_BE<10>  (
    .PAD(PLB_BE[10])
  );
  X_IPAD   \PLB_BE<11>  (
    .PAD(PLB_BE[11])
  );
  X_IPAD   \PLB_BE<12>  (
    .PAD(PLB_BE[12])
  );
  X_IPAD   \PLB_BE<13>  (
    .PAD(PLB_BE[13])
  );
  X_IPAD   \PLB_BE<14>  (
    .PAD(PLB_BE[14])
  );
  X_IPAD   \PLB_BE<15>  (
    .PAD(PLB_BE[15])
  );
  X_IPAD   \PLB_size<0>  (
    .PAD(PLB_size[0])
  );
  X_IPAD   \PLB_size<1>  (
    .PAD(PLB_size[1])
  );
  X_IPAD   \PLB_size<2>  (
    .PAD(PLB_size[2])
  );
  X_IPAD   \PLB_size<3>  (
    .PAD(PLB_size[3])
  );
  X_IPAD   \PLB_type<0>  (
    .PAD(PLB_type[0])
  );
  X_IPAD   \PLB_type<1>  (
    .PAD(PLB_type[1])
  );
  X_IPAD   \PLB_type<2>  (
    .PAD(PLB_type[2])
  );
  X_IPAD   \PLB_wrDBus<0>  (
    .PAD(PLB_wrDBus[0])
  );
  X_IPAD   \PLB_wrDBus<1>  (
    .PAD(PLB_wrDBus[1])
  );
  X_IPAD   \PLB_wrDBus<2>  (
    .PAD(PLB_wrDBus[2])
  );
  X_IPAD   \PLB_wrDBus<3>  (
    .PAD(PLB_wrDBus[3])
  );
  X_IPAD   \PLB_wrDBus<4>  (
    .PAD(PLB_wrDBus[4])
  );
  X_IPAD   \PLB_wrDBus<5>  (
    .PAD(PLB_wrDBus[5])
  );
  X_IPAD   \PLB_wrDBus<6>  (
    .PAD(PLB_wrDBus[6])
  );
  X_IPAD   \PLB_wrDBus<7>  (
    .PAD(PLB_wrDBus[7])
  );
  X_IPAD   \PLB_wrDBus<8>  (
    .PAD(PLB_wrDBus[8])
  );
  X_IPAD   \PLB_wrDBus<9>  (
    .PAD(PLB_wrDBus[9])
  );
  X_IPAD   \PLB_wrDBus<10>  (
    .PAD(PLB_wrDBus[10])
  );
  X_IPAD   \PLB_wrDBus<11>  (
    .PAD(PLB_wrDBus[11])
  );
  X_IPAD   \PLB_wrDBus<12>  (
    .PAD(PLB_wrDBus[12])
  );
  X_IPAD   \PLB_wrDBus<13>  (
    .PAD(PLB_wrDBus[13])
  );
  X_IPAD   \PLB_wrDBus<14>  (
    .PAD(PLB_wrDBus[14])
  );
  X_IPAD   \PLB_wrDBus<15>  (
    .PAD(PLB_wrDBus[15])
  );
  X_IPAD   \PLB_wrDBus<16>  (
    .PAD(PLB_wrDBus[16])
  );
  X_IPAD   \PLB_wrDBus<17>  (
    .PAD(PLB_wrDBus[17])
  );
  X_IPAD   \PLB_wrDBus<18>  (
    .PAD(PLB_wrDBus[18])
  );
  X_IPAD   \PLB_wrDBus<19>  (
    .PAD(PLB_wrDBus[19])
  );
  X_IPAD   \PLB_wrDBus<20>  (
    .PAD(PLB_wrDBus[20])
  );
  X_IPAD   \PLB_wrDBus<21>  (
    .PAD(PLB_wrDBus[21])
  );
  X_IPAD   \PLB_wrDBus<22>  (
    .PAD(PLB_wrDBus[22])
  );
  X_IPAD   \PLB_wrDBus<23>  (
    .PAD(PLB_wrDBus[23])
  );
  X_IPAD   \PLB_wrDBus<24>  (
    .PAD(PLB_wrDBus[24])
  );
  X_IPAD   \PLB_wrDBus<25>  (
    .PAD(PLB_wrDBus[25])
  );
  X_IPAD   \PLB_wrDBus<26>  (
    .PAD(PLB_wrDBus[26])
  );
  X_IPAD   \PLB_wrDBus<27>  (
    .PAD(PLB_wrDBus[27])
  );
  X_IPAD   \PLB_wrDBus<28>  (
    .PAD(PLB_wrDBus[28])
  );
  X_IPAD   \PLB_wrDBus<29>  (
    .PAD(PLB_wrDBus[29])
  );
  X_IPAD   \PLB_wrDBus<30>  (
    .PAD(PLB_wrDBus[30])
  );
  X_IPAD   \PLB_wrDBus<31>  (
    .PAD(PLB_wrDBus[31])
  );
  X_IPAD   LOCKED_I_4110 (
    .PAD(LOCKED_I)
  );
  X_IPAD   SPLB_Rst_4111 (
    .PAD(SPLB_Rst)
  );
  X_IPAD   PLB_PAValid_4112 (
    .PAD(PLB_PAValid)
  );
  X_IPAD   PLB_RNW_4113 (
    .PAD(PLB_RNW)
  );
  X_OPAD   \VFBC_CMD_DATA<31>  (
    .PAD(VFBC_CMD_DATA[31])
  );
  X_OPAD   \VFBC_CMD_DATA<30>  (
    .PAD(VFBC_CMD_DATA[30])
  );
  X_OPAD   \VFBC_CMD_DATA<29>  (
    .PAD(VFBC_CMD_DATA[29])
  );
  X_OPAD   \VFBC_CMD_DATA<28>  (
    .PAD(VFBC_CMD_DATA[28])
  );
  X_OPAD   \VFBC_CMD_DATA<27>  (
    .PAD(VFBC_CMD_DATA[27])
  );
  X_OPAD   \VFBC_CMD_DATA<26>  (
    .PAD(VFBC_CMD_DATA[26])
  );
  X_OPAD   \VFBC_CMD_DATA<25>  (
    .PAD(VFBC_CMD_DATA[25])
  );
  X_OPAD   \VFBC_CMD_DATA<24>  (
    .PAD(VFBC_CMD_DATA[24])
  );
  X_OPAD   \VFBC_CMD_DATA<23>  (
    .PAD(VFBC_CMD_DATA[23])
  );
  X_OPAD   \VFBC_CMD_DATA<22>  (
    .PAD(VFBC_CMD_DATA[22])
  );
  X_OPAD   \VFBC_CMD_DATA<21>  (
    .PAD(VFBC_CMD_DATA[21])
  );
  X_OPAD   \VFBC_CMD_DATA<20>  (
    .PAD(VFBC_CMD_DATA[20])
  );
  X_OPAD   \VFBC_CMD_DATA<19>  (
    .PAD(VFBC_CMD_DATA[19])
  );
  X_OPAD   \VFBC_CMD_DATA<18>  (
    .PAD(VFBC_CMD_DATA[18])
  );
  X_OPAD   \VFBC_CMD_DATA<17>  (
    .PAD(VFBC_CMD_DATA[17])
  );
  X_OPAD   \VFBC_CMD_DATA<16>  (
    .PAD(VFBC_CMD_DATA[16])
  );
  X_OPAD   \VFBC_CMD_DATA<15>  (
    .PAD(VFBC_CMD_DATA[15])
  );
  X_OPAD   \VFBC_CMD_DATA<14>  (
    .PAD(VFBC_CMD_DATA[14])
  );
  X_OPAD   \VFBC_CMD_DATA<13>  (
    .PAD(VFBC_CMD_DATA[13])
  );
  X_OPAD   \VFBC_CMD_DATA<12>  (
    .PAD(VFBC_CMD_DATA[12])
  );
  X_OPAD   \VFBC_CMD_DATA<11>  (
    .PAD(VFBC_CMD_DATA[11])
  );
  X_OPAD   \VFBC_CMD_DATA<10>  (
    .PAD(VFBC_CMD_DATA[10])
  );
  X_OPAD   \VFBC_CMD_DATA<9>  (
    .PAD(VFBC_CMD_DATA[9])
  );
  X_OPAD   \VFBC_CMD_DATA<8>  (
    .PAD(VFBC_CMD_DATA[8])
  );
  X_OPAD   \VFBC_CMD_DATA<7>  (
    .PAD(VFBC_CMD_DATA[7])
  );
  X_OPAD   \VFBC_CMD_DATA<6>  (
    .PAD(VFBC_CMD_DATA[6])
  );
  X_OPAD   \VFBC_CMD_DATA<5>  (
    .PAD(VFBC_CMD_DATA[5])
  );
  X_OPAD   \VFBC_CMD_DATA<4>  (
    .PAD(VFBC_CMD_DATA[4])
  );
  X_OPAD   \VFBC_CMD_DATA<3>  (
    .PAD(VFBC_CMD_DATA[3])
  );
  X_OPAD   \VFBC_CMD_DATA<2>  (
    .PAD(VFBC_CMD_DATA[2])
  );
  X_OPAD   \VFBC_CMD_DATA<1>  (
    .PAD(VFBC_CMD_DATA[1])
  );
  X_OPAD   \VFBC_CMD_DATA<0>  (
    .PAD(VFBC_CMD_DATA[0])
  );
  X_OPAD   \Sl_SSize<0>  (
    .PAD(Sl_SSize[0])
  );
  X_OPAD   \Sl_SSize<1>  (
    .PAD(Sl_SSize[1])
  );
  X_OPAD   \Sl_rdDBus<0>  (
    .PAD(Sl_rdDBus[0])
  );
  X_OPAD   \Sl_rdDBus<1>  (
    .PAD(Sl_rdDBus[1])
  );
  X_OPAD   \Sl_rdDBus<2>  (
    .PAD(Sl_rdDBus[2])
  );
  X_OPAD   \Sl_rdDBus<3>  (
    .PAD(Sl_rdDBus[3])
  );
  X_OPAD   \Sl_rdDBus<4>  (
    .PAD(Sl_rdDBus[4])
  );
  X_OPAD   \Sl_rdDBus<5>  (
    .PAD(Sl_rdDBus[5])
  );
  X_OPAD   \Sl_rdDBus<6>  (
    .PAD(Sl_rdDBus[6])
  );
  X_OPAD   \Sl_rdDBus<7>  (
    .PAD(Sl_rdDBus[7])
  );
  X_OPAD   \Sl_rdDBus<8>  (
    .PAD(Sl_rdDBus[8])
  );
  X_OPAD   \Sl_rdDBus<9>  (
    .PAD(Sl_rdDBus[9])
  );
  X_OPAD   \Sl_rdDBus<10>  (
    .PAD(Sl_rdDBus[10])
  );
  X_OPAD   \Sl_rdDBus<11>  (
    .PAD(Sl_rdDBus[11])
  );
  X_OPAD   \Sl_rdDBus<12>  (
    .PAD(Sl_rdDBus[12])
  );
  X_OPAD   \Sl_rdDBus<13>  (
    .PAD(Sl_rdDBus[13])
  );
  X_OPAD   \Sl_rdDBus<14>  (
    .PAD(Sl_rdDBus[14])
  );
  X_OPAD   \Sl_rdDBus<15>  (
    .PAD(Sl_rdDBus[15])
  );
  X_OPAD   \Sl_rdDBus<16>  (
    .PAD(Sl_rdDBus[16])
  );
  X_OPAD   \Sl_rdDBus<17>  (
    .PAD(Sl_rdDBus[17])
  );
  X_OPAD   \Sl_rdDBus<18>  (
    .PAD(Sl_rdDBus[18])
  );
  X_OPAD   \Sl_rdDBus<19>  (
    .PAD(Sl_rdDBus[19])
  );
  X_OPAD   \Sl_rdDBus<20>  (
    .PAD(Sl_rdDBus[20])
  );
  X_OPAD   \Sl_rdDBus<21>  (
    .PAD(Sl_rdDBus[21])
  );
  X_OPAD   \Sl_rdDBus<22>  (
    .PAD(Sl_rdDBus[22])
  );
  X_OPAD   \Sl_rdDBus<23>  (
    .PAD(Sl_rdDBus[23])
  );
  X_OPAD   \Sl_rdDBus<24>  (
    .PAD(Sl_rdDBus[24])
  );
  X_OPAD   \Sl_rdDBus<25>  (
    .PAD(Sl_rdDBus[25])
  );
  X_OPAD   \Sl_rdDBus<26>  (
    .PAD(Sl_rdDBus[26])
  );
  X_OPAD   \Sl_rdDBus<27>  (
    .PAD(Sl_rdDBus[27])
  );
  X_OPAD   \Sl_rdDBus<28>  (
    .PAD(Sl_rdDBus[28])
  );
  X_OPAD   \Sl_rdDBus<29>  (
    .PAD(Sl_rdDBus[29])
  );
  X_OPAD   \Sl_rdDBus<30>  (
    .PAD(Sl_rdDBus[30])
  );
  X_OPAD   \Sl_rdDBus<31>  (
    .PAD(Sl_rdDBus[31])
  );
  X_OPAD   \Sl_rdDBus<32>  (
    .PAD(Sl_rdDBus[32])
  );
  X_OPAD   \Sl_rdDBus<33>  (
    .PAD(Sl_rdDBus[33])
  );
  X_OPAD   \Sl_rdDBus<34>  (
    .PAD(Sl_rdDBus[34])
  );
  X_OPAD   \Sl_rdDBus<35>  (
    .PAD(Sl_rdDBus[35])
  );
  X_OPAD   \Sl_rdDBus<36>  (
    .PAD(Sl_rdDBus[36])
  );
  X_OPAD   \Sl_rdDBus<37>  (
    .PAD(Sl_rdDBus[37])
  );
  X_OPAD   \Sl_rdDBus<38>  (
    .PAD(Sl_rdDBus[38])
  );
  X_OPAD   \Sl_rdDBus<39>  (
    .PAD(Sl_rdDBus[39])
  );
  X_OPAD   \Sl_rdDBus<40>  (
    .PAD(Sl_rdDBus[40])
  );
  X_OPAD   \Sl_rdDBus<41>  (
    .PAD(Sl_rdDBus[41])
  );
  X_OPAD   \Sl_rdDBus<42>  (
    .PAD(Sl_rdDBus[42])
  );
  X_OPAD   \Sl_rdDBus<43>  (
    .PAD(Sl_rdDBus[43])
  );
  X_OPAD   \Sl_rdDBus<44>  (
    .PAD(Sl_rdDBus[44])
  );
  X_OPAD   \Sl_rdDBus<45>  (
    .PAD(Sl_rdDBus[45])
  );
  X_OPAD   \Sl_rdDBus<46>  (
    .PAD(Sl_rdDBus[46])
  );
  X_OPAD   \Sl_rdDBus<47>  (
    .PAD(Sl_rdDBus[47])
  );
  X_OPAD   \Sl_rdDBus<48>  (
    .PAD(Sl_rdDBus[48])
  );
  X_OPAD   \Sl_rdDBus<49>  (
    .PAD(Sl_rdDBus[49])
  );
  X_OPAD   \Sl_rdDBus<50>  (
    .PAD(Sl_rdDBus[50])
  );
  X_OPAD   \Sl_rdDBus<51>  (
    .PAD(Sl_rdDBus[51])
  );
  X_OPAD   \Sl_rdDBus<52>  (
    .PAD(Sl_rdDBus[52])
  );
  X_OPAD   \Sl_rdDBus<53>  (
    .PAD(Sl_rdDBus[53])
  );
  X_OPAD   \Sl_rdDBus<54>  (
    .PAD(Sl_rdDBus[54])
  );
  X_OPAD   \Sl_rdDBus<55>  (
    .PAD(Sl_rdDBus[55])
  );
  X_OPAD   \Sl_rdDBus<56>  (
    .PAD(Sl_rdDBus[56])
  );
  X_OPAD   \Sl_rdDBus<57>  (
    .PAD(Sl_rdDBus[57])
  );
  X_OPAD   \Sl_rdDBus<58>  (
    .PAD(Sl_rdDBus[58])
  );
  X_OPAD   \Sl_rdDBus<59>  (
    .PAD(Sl_rdDBus[59])
  );
  X_OPAD   \Sl_rdDBus<60>  (
    .PAD(Sl_rdDBus[60])
  );
  X_OPAD   \Sl_rdDBus<61>  (
    .PAD(Sl_rdDBus[61])
  );
  X_OPAD   \Sl_rdDBus<62>  (
    .PAD(Sl_rdDBus[62])
  );
  X_OPAD   \Sl_rdDBus<63>  (
    .PAD(Sl_rdDBus[63])
  );
  X_OPAD   \Sl_rdDBus<64>  (
    .PAD(Sl_rdDBus[64])
  );
  X_OPAD   \Sl_rdDBus<65>  (
    .PAD(Sl_rdDBus[65])
  );
  X_OPAD   \Sl_rdDBus<66>  (
    .PAD(Sl_rdDBus[66])
  );
  X_OPAD   \Sl_rdDBus<67>  (
    .PAD(Sl_rdDBus[67])
  );
  X_OPAD   \Sl_rdDBus<68>  (
    .PAD(Sl_rdDBus[68])
  );
  X_OPAD   \Sl_rdDBus<69>  (
    .PAD(Sl_rdDBus[69])
  );
  X_OPAD   \Sl_rdDBus<70>  (
    .PAD(Sl_rdDBus[70])
  );
  X_OPAD   \Sl_rdDBus<71>  (
    .PAD(Sl_rdDBus[71])
  );
  X_OPAD   \Sl_rdDBus<72>  (
    .PAD(Sl_rdDBus[72])
  );
  X_OPAD   \Sl_rdDBus<73>  (
    .PAD(Sl_rdDBus[73])
  );
  X_OPAD   \Sl_rdDBus<74>  (
    .PAD(Sl_rdDBus[74])
  );
  X_OPAD   \Sl_rdDBus<75>  (
    .PAD(Sl_rdDBus[75])
  );
  X_OPAD   \Sl_rdDBus<76>  (
    .PAD(Sl_rdDBus[76])
  );
  X_OPAD   \Sl_rdDBus<77>  (
    .PAD(Sl_rdDBus[77])
  );
  X_OPAD   \Sl_rdDBus<78>  (
    .PAD(Sl_rdDBus[78])
  );
  X_OPAD   \Sl_rdDBus<79>  (
    .PAD(Sl_rdDBus[79])
  );
  X_OPAD   \Sl_rdDBus<80>  (
    .PAD(Sl_rdDBus[80])
  );
  X_OPAD   \Sl_rdDBus<81>  (
    .PAD(Sl_rdDBus[81])
  );
  X_OPAD   \Sl_rdDBus<82>  (
    .PAD(Sl_rdDBus[82])
  );
  X_OPAD   \Sl_rdDBus<83>  (
    .PAD(Sl_rdDBus[83])
  );
  X_OPAD   \Sl_rdDBus<84>  (
    .PAD(Sl_rdDBus[84])
  );
  X_OPAD   \Sl_rdDBus<85>  (
    .PAD(Sl_rdDBus[85])
  );
  X_OPAD   \Sl_rdDBus<86>  (
    .PAD(Sl_rdDBus[86])
  );
  X_OPAD   \Sl_rdDBus<87>  (
    .PAD(Sl_rdDBus[87])
  );
  X_OPAD   \Sl_rdDBus<88>  (
    .PAD(Sl_rdDBus[88])
  );
  X_OPAD   \Sl_rdDBus<89>  (
    .PAD(Sl_rdDBus[89])
  );
  X_OPAD   \Sl_rdDBus<90>  (
    .PAD(Sl_rdDBus[90])
  );
  X_OPAD   \Sl_rdDBus<91>  (
    .PAD(Sl_rdDBus[91])
  );
  X_OPAD   \Sl_rdDBus<92>  (
    .PAD(Sl_rdDBus[92])
  );
  X_OPAD   \Sl_rdDBus<93>  (
    .PAD(Sl_rdDBus[93])
  );
  X_OPAD   \Sl_rdDBus<94>  (
    .PAD(Sl_rdDBus[94])
  );
  X_OPAD   \Sl_rdDBus<95>  (
    .PAD(Sl_rdDBus[95])
  );
  X_OPAD   \Sl_rdDBus<96>  (
    .PAD(Sl_rdDBus[96])
  );
  X_OPAD   \Sl_rdDBus<97>  (
    .PAD(Sl_rdDBus[97])
  );
  X_OPAD   \Sl_rdDBus<98>  (
    .PAD(Sl_rdDBus[98])
  );
  X_OPAD   \Sl_rdDBus<99>  (
    .PAD(Sl_rdDBus[99])
  );
  X_OPAD   \Sl_rdDBus<100>  (
    .PAD(Sl_rdDBus[100])
  );
  X_OPAD   \Sl_rdDBus<101>  (
    .PAD(Sl_rdDBus[101])
  );
  X_OPAD   \Sl_rdDBus<102>  (
    .PAD(Sl_rdDBus[102])
  );
  X_OPAD   \Sl_rdDBus<103>  (
    .PAD(Sl_rdDBus[103])
  );
  X_OPAD   \Sl_rdDBus<104>  (
    .PAD(Sl_rdDBus[104])
  );
  X_OPAD   \Sl_rdDBus<105>  (
    .PAD(Sl_rdDBus[105])
  );
  X_OPAD   \Sl_rdDBus<106>  (
    .PAD(Sl_rdDBus[106])
  );
  X_OPAD   \Sl_rdDBus<107>  (
    .PAD(Sl_rdDBus[107])
  );
  X_OPAD   \Sl_rdDBus<108>  (
    .PAD(Sl_rdDBus[108])
  );
  X_OPAD   \Sl_rdDBus<109>  (
    .PAD(Sl_rdDBus[109])
  );
  X_OPAD   \Sl_rdDBus<110>  (
    .PAD(Sl_rdDBus[110])
  );
  X_OPAD   \Sl_rdDBus<111>  (
    .PAD(Sl_rdDBus[111])
  );
  X_OPAD   \Sl_rdDBus<112>  (
    .PAD(Sl_rdDBus[112])
  );
  X_OPAD   \Sl_rdDBus<113>  (
    .PAD(Sl_rdDBus[113])
  );
  X_OPAD   \Sl_rdDBus<114>  (
    .PAD(Sl_rdDBus[114])
  );
  X_OPAD   \Sl_rdDBus<115>  (
    .PAD(Sl_rdDBus[115])
  );
  X_OPAD   \Sl_rdDBus<116>  (
    .PAD(Sl_rdDBus[116])
  );
  X_OPAD   \Sl_rdDBus<117>  (
    .PAD(Sl_rdDBus[117])
  );
  X_OPAD   \Sl_rdDBus<118>  (
    .PAD(Sl_rdDBus[118])
  );
  X_OPAD   \Sl_rdDBus<119>  (
    .PAD(Sl_rdDBus[119])
  );
  X_OPAD   \Sl_rdDBus<120>  (
    .PAD(Sl_rdDBus[120])
  );
  X_OPAD   \Sl_rdDBus<121>  (
    .PAD(Sl_rdDBus[121])
  );
  X_OPAD   \Sl_rdDBus<122>  (
    .PAD(Sl_rdDBus[122])
  );
  X_OPAD   \Sl_rdDBus<123>  (
    .PAD(Sl_rdDBus[123])
  );
  X_OPAD   \Sl_rdDBus<124>  (
    .PAD(Sl_rdDBus[124])
  );
  X_OPAD   \Sl_rdDBus<125>  (
    .PAD(Sl_rdDBus[125])
  );
  X_OPAD   \Sl_rdDBus<126>  (
    .PAD(Sl_rdDBus[126])
  );
  X_OPAD   \Sl_rdDBus<127>  (
    .PAD(Sl_rdDBus[127])
  );
  X_OPAD   \Sl_rdWdAddr<0>  (
    .PAD(Sl_rdWdAddr[0])
  );
  X_OPAD   \Sl_rdWdAddr<1>  (
    .PAD(Sl_rdWdAddr[1])
  );
  X_OPAD   \Sl_rdWdAddr<2>  (
    .PAD(Sl_rdWdAddr[2])
  );
  X_OPAD   \Sl_rdWdAddr<3>  (
    .PAD(Sl_rdWdAddr[3])
  );
  X_OPAD   \Sl_MBusy<0>  (
    .PAD(Sl_MBusy[0])
  );
  X_OPAD   \Sl_MBusy<1>  (
    .PAD(Sl_MBusy[1])
  );
  X_OPAD   \Sl_MBusy<2>  (
    .PAD(Sl_MBusy[2])
  );
  X_OPAD   \Sl_MBusy<3>  (
    .PAD(Sl_MBusy[3])
  );
  X_OPAD   \Sl_MBusy<4>  (
    .PAD(Sl_MBusy[4])
  );
  X_OPAD   \Sl_MBusy<5>  (
    .PAD(Sl_MBusy[5])
  );
  X_OPAD   \Sl_MBusy<6>  (
    .PAD(Sl_MBusy[6])
  );
  X_OPAD   \Sl_MBusy<7>  (
    .PAD(Sl_MBusy[7])
  );
  X_OPAD   \Sl_MWrErr<0>  (
    .PAD(Sl_MWrErr[0])
  );
  X_OPAD   \Sl_MWrErr<1>  (
    .PAD(Sl_MWrErr[1])
  );
  X_OPAD   \Sl_MWrErr<2>  (
    .PAD(Sl_MWrErr[2])
  );
  X_OPAD   \Sl_MWrErr<3>  (
    .PAD(Sl_MWrErr[3])
  );
  X_OPAD   \Sl_MWrErr<4>  (
    .PAD(Sl_MWrErr[4])
  );
  X_OPAD   \Sl_MWrErr<5>  (
    .PAD(Sl_MWrErr[5])
  );
  X_OPAD   \Sl_MWrErr<6>  (
    .PAD(Sl_MWrErr[6])
  );
  X_OPAD   \Sl_MWrErr<7>  (
    .PAD(Sl_MWrErr[7])
  );
  X_OPAD   \Sl_MRdErr<0>  (
    .PAD(Sl_MRdErr[0])
  );
  X_OPAD   \Sl_MRdErr<1>  (
    .PAD(Sl_MRdErr[1])
  );
  X_OPAD   \Sl_MRdErr<2>  (
    .PAD(Sl_MRdErr[2])
  );
  X_OPAD   \Sl_MRdErr<3>  (
    .PAD(Sl_MRdErr[3])
  );
  X_OPAD   \Sl_MRdErr<4>  (
    .PAD(Sl_MRdErr[4])
  );
  X_OPAD   \Sl_MRdErr<5>  (
    .PAD(Sl_MRdErr[5])
  );
  X_OPAD   \Sl_MRdErr<6>  (
    .PAD(Sl_MRdErr[6])
  );
  X_OPAD   \Sl_MRdErr<7>  (
    .PAD(Sl_MRdErr[7])
  );
  X_OPAD   \Sl_MIRQ<0>  (
    .PAD(Sl_MIRQ[0])
  );
  X_OPAD   \Sl_MIRQ<1>  (
    .PAD(Sl_MIRQ[1])
  );
  X_OPAD   \Sl_MIRQ<2>  (
    .PAD(Sl_MIRQ[2])
  );
  X_OPAD   \Sl_MIRQ<3>  (
    .PAD(Sl_MIRQ[3])
  );
  X_OPAD   \Sl_MIRQ<4>  (
    .PAD(Sl_MIRQ[4])
  );
  X_OPAD   \Sl_MIRQ<5>  (
    .PAD(Sl_MIRQ[5])
  );
  X_OPAD   \Sl_MIRQ<6>  (
    .PAD(Sl_MIRQ[6])
  );
  X_OPAD   \Sl_MIRQ<7>  (
    .PAD(Sl_MIRQ[7])
  );
  X_OPAD   VFBC_CMD_CLK_4312 (
    .PAD(VFBC_CMD_CLK)
  );
  X_OPAD   VFBC_CMD_RESET_4313 (
    .PAD(VFBC_CMD_RESET)
  );
  X_OPAD   VFBC_CMD_WRITE_4314 (
    .PAD(VFBC_CMD_WRITE)
  );
  X_OPAD   VFBC_CMD_END_4315 (
    .PAD(VFBC_CMD_END)
  );
  X_OPAD   VFBC_RD_CLK_4316 (
    .PAD(VFBC_RD_CLK)
  );
  X_OPAD   VFBC_RD_RESET_4317 (
    .PAD(VFBC_RD_RESET)
  );
  X_OPAD   VFBC_RD_FLUSH_4318 (
    .PAD(VFBC_RD_FLUSH)
  );
  X_OPAD   VFBC_RD_READ_4319 (
    .PAD(VFBC_RD_READ)
  );
  X_OPAD   VFBC_RD_END_BURST_4320 (
    .PAD(VFBC_RD_END_BURST)
  );
  X_OPAD   Sl_addrAck_4321 (
    .PAD(Sl_addrAck)
  );
  X_OPAD   Sl_wait_4322 (
    .PAD(Sl_wait)
  );
  X_OPAD   Sl_rearbitrate_4323 (
    .PAD(Sl_rearbitrate)
  );
  X_OPAD   Sl_wrDAck_4324 (
    .PAD(Sl_wrDAck)
  );
  X_OPAD   Sl_wrComp_4325 (
    .PAD(Sl_wrComp)
  );
  X_OPAD   Sl_wrBTerm_4326 (
    .PAD(Sl_wrBTerm)
  );
  X_OPAD   Sl_rdDAck_4327 (
    .PAD(Sl_rdDAck)
  );
  X_OPAD   Sl_rdComp_4328 (
    .PAD(Sl_rdComp)
  );
  X_OPAD   Sl_rdBTerm_4329 (
    .PAD(Sl_rdBTerm)
  );
  X_RAMD16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/X_RAMD16  (
    .RADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .RADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .RADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .RADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .WADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .WADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .WADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .WADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout [9]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [29])
  );
  X_RAMS16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/X_RAMS16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout [9]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SPO )
  );
  X_RAMD16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/X_RAMD16  (
    .RADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .RADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .RADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .RADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .WADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .WADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .WADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .WADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout [8]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [28])
  );
  X_RAMS16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/X_RAMS16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout [8]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SPO )
  );
  X_RAMD16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/X_RAMD16  (
    .RADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .RADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .RADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .RADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .WADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .WADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .WADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .WADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout [7]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [27])
  );
  X_RAMS16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/X_RAMS16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout [7]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SPO )
  );
  X_RAMD16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/X_RAMD16  (
    .RADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .RADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .RADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .RADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .WADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .WADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .WADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .WADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout [6]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [26])
  );
  X_RAMS16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/X_RAMS16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout [6]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SPO )
  );
  X_RAMD16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/X_RAMD16  (
    .RADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .RADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .RADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .RADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .WADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .WADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .WADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .WADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout [5]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [25])
  );
  X_RAMS16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/X_RAMS16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout [5]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SPO )
  );
  X_RAMD16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/X_RAMD16  (
    .RADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .RADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .RADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .RADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .WADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .WADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .WADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .WADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout [9]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [24])
  );
  X_RAMS16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/X_RAMS16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout [9]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SPO )
  );
  X_RAMD16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/X_RAMD16  (
    .RADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .RADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .RADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .RADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .WADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .WADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .WADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .WADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout [8]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [23])
  );
  X_RAMS16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/X_RAMS16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout [8]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SPO )
  );
  X_RAMD16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/X_RAMD16  (
    .RADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .RADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .RADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .RADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .WADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .WADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .WADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .WADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout [7]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [22])
  );
  X_RAMS16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/X_RAMS16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout [7]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SPO )
  );
  X_RAMD16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/X_RAMD16  (
    .RADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .RADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .RADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .RADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .WADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .WADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .WADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .WADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout [6]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [21])
  );
  X_RAMS16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/X_RAMS16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout [6]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SPO )
  );
  X_RAMD16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/X_RAMD16  (
    .RADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .RADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .RADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .RADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .WADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .WADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .WADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .WADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout [5]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [20])
  );
  X_RAMS16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/X_RAMS16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout [5]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SPO )
  );
  X_RAMD16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/X_RAMD16  (
    .RADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .RADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .RADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .RADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .WADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .WADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .WADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .WADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout [9]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [19])
  );
  X_RAMS16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/X_RAMS16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout [9]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SPO )
  );
  X_RAMD16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/X_RAMD16  (
    .RADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .RADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .RADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .RADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .WADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .WADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .WADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .WADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout [8]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [18])
  );
  X_RAMS16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/X_RAMS16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout [8]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SPO )
  );
  X_RAMD16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/X_RAMD16  (
    .RADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .RADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .RADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .RADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .WADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .WADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .WADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .WADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout [7]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [17])
  );
  X_RAMS16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/X_RAMS16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout [7]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SPO )
  );
  X_RAMD16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/X_RAMD16  (
    .RADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .RADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .RADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .RADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .WADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .WADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .WADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .WADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout [6]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [16])
  );
  X_RAMS16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/X_RAMS16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout [6]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SPO )
  );
  X_RAMD16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/X_RAMD16  (
    .RADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .RADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .RADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .RADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .WADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .WADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .WADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .WADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout [5]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [15])
  );
  X_RAMS16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/X_RAMS16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout [5]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SPO )
  );
  X_RAMD16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/X_RAMD16  (
    .RADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .RADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .RADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .RADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .WADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .WADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .WADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .WADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout [4]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [14])
  );
  X_RAMS16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/X_RAMS16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout [4]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SPO )
  );
  X_RAMD16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/X_RAMD16  (
    .RADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .RADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .RADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .RADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .WADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .WADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .WADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .WADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout [3]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [13])
  );
  X_RAMS16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/X_RAMS16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout [3]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SPO )
  );
  X_RAMD16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/X_RAMD16  (
    .RADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .RADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .RADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .RADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .WADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .WADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .WADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .WADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout [2]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [12])
  );
  X_RAMS16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/X_RAMS16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout [2]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SPO )
  );
  X_RAMD16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/X_RAMD16  (
    .RADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .RADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .RADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .RADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .WADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .WADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .WADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .WADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout [1]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [11])
  );
  X_RAMS16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/X_RAMS16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout [1]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SPO )
  );
  X_RAMD16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/X_RAMD16  (
    .RADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .RADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .RADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .RADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .WADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .WADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .WADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .WADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout [0]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [10])
  );
  X_RAMS16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/X_RAMS16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encr/dout [0]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SPO )
  );
  X_RAMD16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/X_RAMD16  (
    .RADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .RADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .RADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .RADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .WADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .WADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .WADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .WADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout [4]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [9])
  );
  X_RAMS16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/X_RAMS16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout [4]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SPO )
  );
  X_RAMD16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/X_RAMD16  (
    .RADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .RADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .RADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .RADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .WADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .WADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .WADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .WADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout [3]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [8])
  );
  X_RAMS16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/X_RAMS16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout [3]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SPO )
  );
  X_RAMD16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/X_RAMD16  (
    .RADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .RADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .RADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .RADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .WADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .WADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .WADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .WADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout [2]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [7])
  );
  X_RAMS16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/X_RAMS16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout [2]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SPO )
  );
  X_RAMD16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/X_RAMD16  (
    .RADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .RADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .RADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .RADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .WADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .WADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .WADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .WADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout [1]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [6])
  );
  X_RAMS16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/X_RAMS16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout [1]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SPO )
  );
  X_RAMD16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/X_RAMD16  (
    .RADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .RADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .RADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .RADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .WADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .WADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .WADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .WADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout [0]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [5])
  );
  X_RAMS16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/X_RAMS16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encg/dout [0]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SPO )
  );
  X_RAMD16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/X_RAMD16  (
    .RADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .RADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .RADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .RADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .WADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .WADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .WADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .WADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout [4]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [4])
  );
  X_RAMS16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/X_RAMS16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout [4]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SPO )
  );
  X_RAMD16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/X_RAMD16  (
    .RADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .RADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .RADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .RADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .WADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .WADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .WADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .WADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout [3]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [3])
  );
  X_RAMS16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/X_RAMS16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout [3]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SPO )
  );
  X_RAMD16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/X_RAMD16  (
    .RADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .RADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .RADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .RADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .WADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .WADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .WADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .WADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout [2]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [2])
  );
  X_RAMS16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/X_RAMS16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout [2]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SPO )
  );
  X_RAMD16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/X_RAMD16  (
    .RADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .RADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .RADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .RADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .WADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .WADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .WADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .WADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout [1]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [1])
  );
  X_RAMS16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/X_RAMS16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout [1]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SPO )
  );
  X_RAMD16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/X_RAMD16  (
    .RADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [0]),
    .RADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [1]),
    .RADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [2]),
    .RADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/ra [3]),
    .WADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .WADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .WADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .WADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout [0]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/dataint [0])
  );
  X_RAMS16 #(
    .INIT ( 16'h0000 ))
  \USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/X_RAMS16  (
    .ADR0(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [0]),
    .ADR1(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [1]),
    .ADR2(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [2]),
    .ADR3(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/wa [3]),
    .I(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/encb/dout [0]),
    .CLK(PXLCLK_I_IBUF_BUFG_471),
    .WE
(\USER_LOGIC_I/hdmi_out_inst/video_processing_inst/sobel_inst/sobel_srem_24ns_24ns_24_27_U1/sobel_srem_24ns_24ns_24_27_div_U/sobel_srem_24ns_24ns_24_27_div_u_0/Msub_cal_tmp<10>_lut<10> )
,
    .O(\USER_LOGIC_I/hdmi_out_inst/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SPO )
  );
  X_CKBUF   \SPLB_Clk_BUFGP/BUFG  (
    .I(\SPLB_Clk_BUFGP/IBUFG_392 ),
    .O(SPLB_Clk_BUFGP)
  );
  X_CKBUF   \SPLB_Clk_BUFGP/IBUFG  (
    .I(SPLB_Clk),
    .O(\SPLB_Clk_BUFGP/IBUFG_392 )
  );
  X_OBUF   VFBC_CMD_DATA_31_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(VFBC_CMD_DATA[31])
  );
  X_OBUF   VFBC_CMD_DATA_30_OBUF (
    .I(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[30] ),
    .O(VFBC_CMD_DATA[30])
  );
  X_OBUF   VFBC_CMD_DATA_29_OBUF (
    .I(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[29] ),
    .O(VFBC_CMD_DATA[29])
  );
  X_OBUF   VFBC_CMD_DATA_28_OBUF (
    .I(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[28] ),
    .O(VFBC_CMD_DATA[28])
  );
  X_OBUF   VFBC_CMD_DATA_27_OBUF (
    .I(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[27] ),
    .O(VFBC_CMD_DATA[27])
  );
  X_OBUF   VFBC_CMD_DATA_26_OBUF (
    .I(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[26] ),
    .O(VFBC_CMD_DATA[26])
  );
  X_OBUF   VFBC_CMD_DATA_25_OBUF (
    .I(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[25] ),
    .O(VFBC_CMD_DATA[25])
  );
  X_OBUF   VFBC_CMD_DATA_24_OBUF (
    .I(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[24] ),
    .O(VFBC_CMD_DATA[24])
  );
  X_OBUF   VFBC_CMD_DATA_23_OBUF (
    .I(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[23] ),
    .O(VFBC_CMD_DATA[23])
  );
  X_OBUF   VFBC_CMD_DATA_22_OBUF (
    .I(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[22] ),
    .O(VFBC_CMD_DATA[22])
  );
  X_OBUF   VFBC_CMD_DATA_21_OBUF (
    .I(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[21] ),
    .O(VFBC_CMD_DATA[21])
  );
  X_OBUF   VFBC_CMD_DATA_20_OBUF (
    .I(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[20] ),
    .O(VFBC_CMD_DATA[20])
  );
  X_OBUF   VFBC_CMD_DATA_19_OBUF (
    .I(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[19] ),
    .O(VFBC_CMD_DATA[19])
  );
  X_OBUF   VFBC_CMD_DATA_18_OBUF (
    .I(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[18] ),
    .O(VFBC_CMD_DATA[18])
  );
  X_OBUF   VFBC_CMD_DATA_17_OBUF (
    .I(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[17] ),
    .O(VFBC_CMD_DATA[17])
  );
  X_OBUF   VFBC_CMD_DATA_16_OBUF (
    .I(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[16] ),
    .O(VFBC_CMD_DATA[16])
  );
  X_OBUF   VFBC_CMD_DATA_15_OBUF (
    .I(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[15] ),
    .O(VFBC_CMD_DATA[15])
  );
  X_OBUF   VFBC_CMD_DATA_14_OBUF (
    .I(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[14] ),
    .O(VFBC_CMD_DATA[14])
  );
  X_OBUF   VFBC_CMD_DATA_13_OBUF (
    .I(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[13] ),
    .O(VFBC_CMD_DATA[13])
  );
  X_OBUF   VFBC_CMD_DATA_12_OBUF (
    .I(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[12] ),
    .O(VFBC_CMD_DATA[12])
  );
  X_OBUF   VFBC_CMD_DATA_11_OBUF (
    .I(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[11] ),
    .O(VFBC_CMD_DATA[11])
  );
  X_OBUF   VFBC_CMD_DATA_10_OBUF (
    .I(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[10] ),
    .O(VFBC_CMD_DATA[10])
  );
  X_OBUF   VFBC_CMD_DATA_9_OBUF (
    .I(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[9] ),
    .O(VFBC_CMD_DATA[9])
  );
  X_OBUF   VFBC_CMD_DATA_8_OBUF (
    .I(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[8] ),
    .O(VFBC_CMD_DATA[8])
  );
  X_OBUF   VFBC_CMD_DATA_7_OBUF (
    .I(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[7] ),
    .O(VFBC_CMD_DATA[7])
  );
  X_OBUF   VFBC_CMD_DATA_6_OBUF (
    .I(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[5] ),
    .O(VFBC_CMD_DATA[6])
  );
  X_OBUF   VFBC_CMD_DATA_5_OBUF (
    .I(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_data_i[5] ),
    .O(VFBC_CMD_DATA[5])
  );
  X_OBUF   VFBC_CMD_DATA_4_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(VFBC_CMD_DATA[4])
  );
  X_OBUF   VFBC_CMD_DATA_3_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(VFBC_CMD_DATA[3])
  );
  X_OBUF   VFBC_CMD_DATA_2_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(VFBC_CMD_DATA[2])
  );
  X_OBUF   VFBC_CMD_DATA_1_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(VFBC_CMD_DATA[1])
  );
  X_OBUF   VFBC_CMD_DATA_0_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(VFBC_CMD_DATA[0])
  );
  X_OBUF   Sl_SSize_0_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_SSize[0])
  );
  X_OBUF   Sl_SSize_1_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_SSize[1])
  );
  X_OBUF   Sl_rdDBus_0_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [0]),
    .O(Sl_rdDBus[0])
  );
  X_OBUF   Sl_rdDBus_1_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [1]),
    .O(Sl_rdDBus[1])
  );
  X_OBUF   Sl_rdDBus_2_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [2]),
    .O(Sl_rdDBus[2])
  );
  X_OBUF   Sl_rdDBus_3_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [3]),
    .O(Sl_rdDBus[3])
  );
  X_OBUF   Sl_rdDBus_4_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [4]),
    .O(Sl_rdDBus[4])
  );
  X_OBUF   Sl_rdDBus_5_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [5]),
    .O(Sl_rdDBus[5])
  );
  X_OBUF   Sl_rdDBus_6_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [6]),
    .O(Sl_rdDBus[6])
  );
  X_OBUF   Sl_rdDBus_7_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [7]),
    .O(Sl_rdDBus[7])
  );
  X_OBUF   Sl_rdDBus_8_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [8]),
    .O(Sl_rdDBus[8])
  );
  X_OBUF   Sl_rdDBus_9_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [9]),
    .O(Sl_rdDBus[9])
  );
  X_OBUF   Sl_rdDBus_10_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [10]),
    .O(Sl_rdDBus[10])
  );
  X_OBUF   Sl_rdDBus_11_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [11]),
    .O(Sl_rdDBus[11])
  );
  X_OBUF   Sl_rdDBus_12_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [12]),
    .O(Sl_rdDBus[12])
  );
  X_OBUF   Sl_rdDBus_13_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [13]),
    .O(Sl_rdDBus[13])
  );
  X_OBUF   Sl_rdDBus_14_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [14]),
    .O(Sl_rdDBus[14])
  );
  X_OBUF   Sl_rdDBus_15_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [15]),
    .O(Sl_rdDBus[15])
  );
  X_OBUF   Sl_rdDBus_16_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [16]),
    .O(Sl_rdDBus[16])
  );
  X_OBUF   Sl_rdDBus_17_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [17]),
    .O(Sl_rdDBus[17])
  );
  X_OBUF   Sl_rdDBus_18_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [18]),
    .O(Sl_rdDBus[18])
  );
  X_OBUF   Sl_rdDBus_19_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [19]),
    .O(Sl_rdDBus[19])
  );
  X_OBUF   Sl_rdDBus_20_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [20]),
    .O(Sl_rdDBus[20])
  );
  X_OBUF   Sl_rdDBus_21_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [21]),
    .O(Sl_rdDBus[21])
  );
  X_OBUF   Sl_rdDBus_22_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [22]),
    .O(Sl_rdDBus[22])
  );
  X_OBUF   Sl_rdDBus_23_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [23]),
    .O(Sl_rdDBus[23])
  );
  X_OBUF   Sl_rdDBus_24_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [24]),
    .O(Sl_rdDBus[24])
  );
  X_OBUF   Sl_rdDBus_25_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [25]),
    .O(Sl_rdDBus[25])
  );
  X_OBUF   Sl_rdDBus_26_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [26]),
    .O(Sl_rdDBus[26])
  );
  X_OBUF   Sl_rdDBus_27_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [27]),
    .O(Sl_rdDBus[27])
  );
  X_OBUF   Sl_rdDBus_28_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [28]),
    .O(Sl_rdDBus[28])
  );
  X_OBUF   Sl_rdDBus_29_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [29]),
    .O(Sl_rdDBus[29])
  );
  X_OBUF   Sl_rdDBus_30_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [30]),
    .O(Sl_rdDBus[30])
  );
  X_OBUF   Sl_rdDBus_31_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [31]),
    .O(Sl_rdDBus[31])
  );
  X_OBUF   Sl_rdDBus_32_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [0]),
    .O(Sl_rdDBus[32])
  );
  X_OBUF   Sl_rdDBus_33_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [1]),
    .O(Sl_rdDBus[33])
  );
  X_OBUF   Sl_rdDBus_34_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [2]),
    .O(Sl_rdDBus[34])
  );
  X_OBUF   Sl_rdDBus_35_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [3]),
    .O(Sl_rdDBus[35])
  );
  X_OBUF   Sl_rdDBus_36_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [4]),
    .O(Sl_rdDBus[36])
  );
  X_OBUF   Sl_rdDBus_37_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [5]),
    .O(Sl_rdDBus[37])
  );
  X_OBUF   Sl_rdDBus_38_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [6]),
    .O(Sl_rdDBus[38])
  );
  X_OBUF   Sl_rdDBus_39_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [7]),
    .O(Sl_rdDBus[39])
  );
  X_OBUF   Sl_rdDBus_40_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [8]),
    .O(Sl_rdDBus[40])
  );
  X_OBUF   Sl_rdDBus_41_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [9]),
    .O(Sl_rdDBus[41])
  );
  X_OBUF   Sl_rdDBus_42_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [10]),
    .O(Sl_rdDBus[42])
  );
  X_OBUF   Sl_rdDBus_43_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [11]),
    .O(Sl_rdDBus[43])
  );
  X_OBUF   Sl_rdDBus_44_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [12]),
    .O(Sl_rdDBus[44])
  );
  X_OBUF   Sl_rdDBus_45_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [13]),
    .O(Sl_rdDBus[45])
  );
  X_OBUF   Sl_rdDBus_46_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [14]),
    .O(Sl_rdDBus[46])
  );
  X_OBUF   Sl_rdDBus_47_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [15]),
    .O(Sl_rdDBus[47])
  );
  X_OBUF   Sl_rdDBus_48_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [16]),
    .O(Sl_rdDBus[48])
  );
  X_OBUF   Sl_rdDBus_49_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [17]),
    .O(Sl_rdDBus[49])
  );
  X_OBUF   Sl_rdDBus_50_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [18]),
    .O(Sl_rdDBus[50])
  );
  X_OBUF   Sl_rdDBus_51_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [19]),
    .O(Sl_rdDBus[51])
  );
  X_OBUF   Sl_rdDBus_52_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [20]),
    .O(Sl_rdDBus[52])
  );
  X_OBUF   Sl_rdDBus_53_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [21]),
    .O(Sl_rdDBus[53])
  );
  X_OBUF   Sl_rdDBus_54_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [22]),
    .O(Sl_rdDBus[54])
  );
  X_OBUF   Sl_rdDBus_55_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [23]),
    .O(Sl_rdDBus[55])
  );
  X_OBUF   Sl_rdDBus_56_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [24]),
    .O(Sl_rdDBus[56])
  );
  X_OBUF   Sl_rdDBus_57_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [25]),
    .O(Sl_rdDBus[57])
  );
  X_OBUF   Sl_rdDBus_58_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [26]),
    .O(Sl_rdDBus[58])
  );
  X_OBUF   Sl_rdDBus_59_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [27]),
    .O(Sl_rdDBus[59])
  );
  X_OBUF   Sl_rdDBus_60_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [28]),
    .O(Sl_rdDBus[60])
  );
  X_OBUF   Sl_rdDBus_61_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [29]),
    .O(Sl_rdDBus[61])
  );
  X_OBUF   Sl_rdDBus_62_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [30]),
    .O(Sl_rdDBus[62])
  );
  X_OBUF   Sl_rdDBus_63_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [31]),
    .O(Sl_rdDBus[63])
  );
  X_OBUF   Sl_rdDBus_64_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [0]),
    .O(Sl_rdDBus[64])
  );
  X_OBUF   Sl_rdDBus_65_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [1]),
    .O(Sl_rdDBus[65])
  );
  X_OBUF   Sl_rdDBus_66_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [2]),
    .O(Sl_rdDBus[66])
  );
  X_OBUF   Sl_rdDBus_67_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [3]),
    .O(Sl_rdDBus[67])
  );
  X_OBUF   Sl_rdDBus_68_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [4]),
    .O(Sl_rdDBus[68])
  );
  X_OBUF   Sl_rdDBus_69_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [5]),
    .O(Sl_rdDBus[69])
  );
  X_OBUF   Sl_rdDBus_70_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [6]),
    .O(Sl_rdDBus[70])
  );
  X_OBUF   Sl_rdDBus_71_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [7]),
    .O(Sl_rdDBus[71])
  );
  X_OBUF   Sl_rdDBus_72_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [8]),
    .O(Sl_rdDBus[72])
  );
  X_OBUF   Sl_rdDBus_73_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [9]),
    .O(Sl_rdDBus[73])
  );
  X_OBUF   Sl_rdDBus_74_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [10]),
    .O(Sl_rdDBus[74])
  );
  X_OBUF   Sl_rdDBus_75_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [11]),
    .O(Sl_rdDBus[75])
  );
  X_OBUF   Sl_rdDBus_76_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [12]),
    .O(Sl_rdDBus[76])
  );
  X_OBUF   Sl_rdDBus_77_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [13]),
    .O(Sl_rdDBus[77])
  );
  X_OBUF   Sl_rdDBus_78_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [14]),
    .O(Sl_rdDBus[78])
  );
  X_OBUF   Sl_rdDBus_79_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [15]),
    .O(Sl_rdDBus[79])
  );
  X_OBUF   Sl_rdDBus_80_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [16]),
    .O(Sl_rdDBus[80])
  );
  X_OBUF   Sl_rdDBus_81_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [17]),
    .O(Sl_rdDBus[81])
  );
  X_OBUF   Sl_rdDBus_82_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [18]),
    .O(Sl_rdDBus[82])
  );
  X_OBUF   Sl_rdDBus_83_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [19]),
    .O(Sl_rdDBus[83])
  );
  X_OBUF   Sl_rdDBus_84_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [20]),
    .O(Sl_rdDBus[84])
  );
  X_OBUF   Sl_rdDBus_85_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [21]),
    .O(Sl_rdDBus[85])
  );
  X_OBUF   Sl_rdDBus_86_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [22]),
    .O(Sl_rdDBus[86])
  );
  X_OBUF   Sl_rdDBus_87_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [23]),
    .O(Sl_rdDBus[87])
  );
  X_OBUF   Sl_rdDBus_88_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [24]),
    .O(Sl_rdDBus[88])
  );
  X_OBUF   Sl_rdDBus_89_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [25]),
    .O(Sl_rdDBus[89])
  );
  X_OBUF   Sl_rdDBus_90_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [26]),
    .O(Sl_rdDBus[90])
  );
  X_OBUF   Sl_rdDBus_91_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [27]),
    .O(Sl_rdDBus[91])
  );
  X_OBUF   Sl_rdDBus_92_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [28]),
    .O(Sl_rdDBus[92])
  );
  X_OBUF   Sl_rdDBus_93_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [29]),
    .O(Sl_rdDBus[93])
  );
  X_OBUF   Sl_rdDBus_94_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [30]),
    .O(Sl_rdDBus[94])
  );
  X_OBUF   Sl_rdDBus_95_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [31]),
    .O(Sl_rdDBus[95])
  );
  X_OBUF   Sl_rdDBus_96_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [0]),
    .O(Sl_rdDBus[96])
  );
  X_OBUF   Sl_rdDBus_97_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [1]),
    .O(Sl_rdDBus[97])
  );
  X_OBUF   Sl_rdDBus_98_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [2]),
    .O(Sl_rdDBus[98])
  );
  X_OBUF   Sl_rdDBus_99_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [3]),
    .O(Sl_rdDBus[99])
  );
  X_OBUF   Sl_rdDBus_100_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [4]),
    .O(Sl_rdDBus[100])
  );
  X_OBUF   Sl_rdDBus_101_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [5]),
    .O(Sl_rdDBus[101])
  );
  X_OBUF   Sl_rdDBus_102_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [6]),
    .O(Sl_rdDBus[102])
  );
  X_OBUF   Sl_rdDBus_103_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [7]),
    .O(Sl_rdDBus[103])
  );
  X_OBUF   Sl_rdDBus_104_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [8]),
    .O(Sl_rdDBus[104])
  );
  X_OBUF   Sl_rdDBus_105_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [9]),
    .O(Sl_rdDBus[105])
  );
  X_OBUF   Sl_rdDBus_106_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [10]),
    .O(Sl_rdDBus[106])
  );
  X_OBUF   Sl_rdDBus_107_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [11]),
    .O(Sl_rdDBus[107])
  );
  X_OBUF   Sl_rdDBus_108_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [12]),
    .O(Sl_rdDBus[108])
  );
  X_OBUF   Sl_rdDBus_109_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [13]),
    .O(Sl_rdDBus[109])
  );
  X_OBUF   Sl_rdDBus_110_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [14]),
    .O(Sl_rdDBus[110])
  );
  X_OBUF   Sl_rdDBus_111_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [15]),
    .O(Sl_rdDBus[111])
  );
  X_OBUF   Sl_rdDBus_112_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [16]),
    .O(Sl_rdDBus[112])
  );
  X_OBUF   Sl_rdDBus_113_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [17]),
    .O(Sl_rdDBus[113])
  );
  X_OBUF   Sl_rdDBus_114_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [18]),
    .O(Sl_rdDBus[114])
  );
  X_OBUF   Sl_rdDBus_115_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [19]),
    .O(Sl_rdDBus[115])
  );
  X_OBUF   Sl_rdDBus_116_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [20]),
    .O(Sl_rdDBus[116])
  );
  X_OBUF   Sl_rdDBus_117_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [21]),
    .O(Sl_rdDBus[117])
  );
  X_OBUF   Sl_rdDBus_118_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [22]),
    .O(Sl_rdDBus[118])
  );
  X_OBUF   Sl_rdDBus_119_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [23]),
    .O(Sl_rdDBus[119])
  );
  X_OBUF   Sl_rdDBus_120_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [24]),
    .O(Sl_rdDBus[120])
  );
  X_OBUF   Sl_rdDBus_121_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [25]),
    .O(Sl_rdDBus[121])
  );
  X_OBUF   Sl_rdDBus_122_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [26]),
    .O(Sl_rdDBus[122])
  );
  X_OBUF   Sl_rdDBus_123_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [27]),
    .O(Sl_rdDBus[123])
  );
  X_OBUF   Sl_rdDBus_124_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [28]),
    .O(Sl_rdDBus[124])
  );
  X_OBUF   Sl_rdDBus_125_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [29]),
    .O(Sl_rdDBus[125])
  );
  X_OBUF   Sl_rdDBus_126_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [30]),
    .O(Sl_rdDBus[126])
  );
  X_OBUF   Sl_rdDBus_127_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i [31]),
    .O(Sl_rdDBus[127])
  );
  X_OBUF   Sl_rdWdAddr_0_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_rdWdAddr[0])
  );
  X_OBUF   Sl_rdWdAddr_1_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_rdWdAddr[1])
  );
  X_OBUF   Sl_rdWdAddr_2_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_rdWdAddr[2])
  );
  X_OBUF   Sl_rdWdAddr_3_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_rdWdAddr[3])
  );
  X_OBUF   Sl_MBusy_0_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i [0]),
    .O(Sl_MBusy[0])
  );
  X_OBUF   Sl_MBusy_1_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i [1]),
    .O(Sl_MBusy[1])
  );
  X_OBUF   Sl_MBusy_2_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i [2]),
    .O(Sl_MBusy[2])
  );
  X_OBUF   Sl_MBusy_3_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i [3]),
    .O(Sl_MBusy[3])
  );
  X_OBUF   Sl_MBusy_4_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i [4]),
    .O(Sl_MBusy[4])
  );
  X_OBUF   Sl_MBusy_5_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i [5]),
    .O(Sl_MBusy[5])
  );
  X_OBUF   Sl_MBusy_6_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i [6]),
    .O(Sl_MBusy[6])
  );
  X_OBUF   Sl_MBusy_7_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i [7]),
    .O(Sl_MBusy[7])
  );
  X_OBUF   Sl_MWrErr_0_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_MWrErr[0])
  );
  X_OBUF   Sl_MWrErr_1_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_MWrErr[1])
  );
  X_OBUF   Sl_MWrErr_2_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_MWrErr[2])
  );
  X_OBUF   Sl_MWrErr_3_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_MWrErr[3])
  );
  X_OBUF   Sl_MWrErr_4_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_MWrErr[4])
  );
  X_OBUF   Sl_MWrErr_5_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_MWrErr[5])
  );
  X_OBUF   Sl_MWrErr_6_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_MWrErr[6])
  );
  X_OBUF   Sl_MWrErr_7_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_MWrErr[7])
  );
  X_OBUF   Sl_MRdErr_0_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_MRdErr[0])
  );
  X_OBUF   Sl_MRdErr_1_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_MRdErr[1])
  );
  X_OBUF   Sl_MRdErr_2_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_MRdErr[2])
  );
  X_OBUF   Sl_MRdErr_3_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_MRdErr[3])
  );
  X_OBUF   Sl_MRdErr_4_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_MRdErr[4])
  );
  X_OBUF   Sl_MRdErr_5_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_MRdErr[5])
  );
  X_OBUF   Sl_MRdErr_6_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_MRdErr[6])
  );
  X_OBUF   Sl_MRdErr_7_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_MRdErr[7])
  );
  X_OBUF   Sl_MIRQ_0_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_MIRQ[0])
  );
  X_OBUF   Sl_MIRQ_1_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_MIRQ[1])
  );
  X_OBUF   Sl_MIRQ_2_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_MIRQ[2])
  );
  X_OBUF   Sl_MIRQ_3_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_MIRQ[3])
  );
  X_OBUF   Sl_MIRQ_4_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_MIRQ[4])
  );
  X_OBUF   Sl_MIRQ_5_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_MIRQ[5])
  );
  X_OBUF   Sl_MIRQ_6_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_MIRQ[6])
  );
  X_OBUF   Sl_MIRQ_7_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_MIRQ[7])
  );
  X_OBUF   VFBC_CMD_CLK_OBUF (
    .I(PXLCLK_I_IBUF_4434),
    .O(VFBC_CMD_CLK)
  );
  X_OBUF   VFBC_CMD_RESET_OBUF (
    .I(VFBC_CMD_RESET_OBUF_544),
    .O(VFBC_CMD_RESET)
  );
  X_OBUF   VFBC_CMD_WRITE_OBUF (
    .I(\USER_LOGIC_I/hdmi_out_inst/vfbc_cmd_write_i_545 ),
    .O(VFBC_CMD_WRITE)
  );
  X_OBUF   VFBC_CMD_END_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(VFBC_CMD_END)
  );
  X_OBUF   VFBC_RD_CLK_OBUF (
    .I(PXLCLK_I_IBUF_4434),
    .O(VFBC_RD_CLK)
  );
  X_OBUF   VFBC_RD_RESET_OBUF (
    .I(\USER_LOGIC_I/hdmi_out_inst/vfbc_rd_reset_i_546 ),
    .O(VFBC_RD_RESET)
  );
  X_OBUF   VFBC_RD_FLUSH_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(VFBC_RD_FLUSH)
  );
  X_OBUF   VFBC_RD_READ_OBUF (
    .I(VFBC_RD_READ_OBUF_547),
    .O(VFBC_RD_READ)
  );
  X_OBUF   VFBC_RD_END_BURST_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(VFBC_RD_END_BURST)
  );
  X_OBUF   Sl_addrAck_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i_646 ),
    .O(Sl_addrAck)
  );
  X_OBUF   Sl_wait_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_wait)
  );
  X_OBUF   Sl_rearbitrate_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i_647 ),
    .O(Sl_rearbitrate)
  );
  X_OBUF   Sl_wrDAck_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_wrdack_i_648 ),
    .O(Sl_wrDAck)
  );
  X_OBUF   Sl_wrComp_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_wrdack_i_648 ),
    .O(Sl_wrComp)
  );
  X_OBUF   Sl_wrBTerm_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_wrBTerm)
  );
  X_OBUF   Sl_rdDAck_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy_649 ),
    .O(Sl_rdDAck)
  );
  X_OBUF   Sl_rdComp_OBUF (
    .I(\PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy_649 ),
    .O(Sl_rdComp)
  );
  X_OBUF   Sl_rdBTerm_OBUF (
    .I(Sl_MRdErr_7_OBUF_589),
    .O(Sl_rdBTerm)
  );
  X_ZERO   NlwBlock_hdmi_out_GND (
    .O(GND)
  );
  X_ONE   NlwBlock_hdmi_out_VCC (
    .O(VCC)
  );
endmodule


`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

