

================================================================
== Vitis HLS Report for 'interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'
================================================================
* Date:           Fri Jun  7 02:24:46 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m2
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.599 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1228802|  1228802|  12.288 ms|  12.288 ms|  1228802|  1228802|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3  |  1228800|  1228800|         2|          1|          1|  1228800|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      471|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       99|    -|
|Register             |        -|     -|      132|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      132|      570|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln32_1_fu_411_p2     |         +|   0|  0|  28|          21|          19|
    |add_ln32_2_fu_188_p2     |         +|   0|  0|  28|          21|           1|
    |add_ln32_fu_206_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln33_1_fu_438_p2     |         +|   0|  0|  28|          21|          10|
    |add_ln33_2_fu_363_p2     |         +|   0|  0|  27|          20|           1|
    |add_ln33_fu_256_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln34_fu_357_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln35_1_fu_318_p2     |         +|   0|  0|  21|          62|          62|
    |add_ln35_2_fu_346_p2     |         +|   0|  0|  21|          21|          21|
    |add_ln35_fu_308_p2       |         +|   0|  0|  21|          62|          62|
    |add_ln36_fu_463_p2       |         +|   0|  0|  28|          21|           1|
    |sub_ln35_fu_340_p2       |         -|   0|  0|  21|          21|          21|
    |and_ln32_fu_250_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_fu_182_p2      |      icmp|   0|  0|  15|          21|          21|
    |icmp_ln33_fu_212_p2      |      icmp|   0|  0|  14|          20|          19|
    |icmp_ln34_fu_244_p2      |      icmp|   0|  0|  11|          10|          10|
    |or_ln33_fu_262_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln32_1_fu_218_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln32_2_fu_424_p3  |    select|   0|  0|  21|           1|          21|
    |select_ln32_3_fu_226_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln32_4_fu_431_p3  |    select|   0|  0|  21|           1|          21|
    |select_ln32_fu_417_p3    |    select|   0|  0|  21|           1|          21|
    |select_ln33_1_fu_268_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln33_2_fu_276_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln33_3_fu_451_p3  |    select|   0|  0|  21|           1|          21|
    |select_ln33_4_fu_369_p3  |    select|   0|  0|  20|           1|           1|
    |select_ln33_fu_444_p3    |    select|   0|  0|  21|           1|          21|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln32_fu_238_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 471|         357|         377|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_88                  |   9|          2|   10|         20|
    |idx_1_fu_84              |   9|          2|   21|         42|
    |idx_fu_92                |   9|          2|   21|         42|
    |indvar_flatten15_fu_108  |   9|          2|   21|         42|
    |indvar_flatten_fu_96     |   9|          2|   20|         40|
    |indvars_iv196_fu_104     |   9|          2|   21|         42|
    |j_fu_80                  |   9|          2|   10|         20|
    |k_fu_100                 |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  99|         22|  129|        258|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |and_ln32_reg_550         |   1|   0|    1|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_fu_88                  |  10|   0|   10|          0|
    |icmp_ln33_reg_543        |   1|   0|    1|          0|
    |idx_1_fu_84              |  21|   0|   21|          0|
    |idx_fu_92                |  21|   0|   21|          0|
    |indvar_flatten15_fu_108  |  21|   0|   21|          0|
    |indvar_flatten_fu_96     |  20|   0|   20|          0|
    |indvars_iv196_fu_104     |  21|   0|   21|          0|
    |j_fu_80                  |  10|   0|   10|          0|
    |k_fu_100                 |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 132|   0|  132|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                                  Source Object                                 |    C Type    |
+-----------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3|  return value|
|x_in_Addr_A      |  out|   32|        bram|                                                                            x_in|         array|
|x_in_EN_A        |  out|    1|        bram|                                                                            x_in|         array|
|x_in_WEN_A       |  out|    1|        bram|                                                                            x_in|         array|
|x_in_Din_A       |  out|    8|        bram|                                                                            x_in|         array|
|x_in_Dout_A      |   in|    8|        bram|                                                                            x_in|         array|
|tmpx_V_address0  |  out|   21|   ap_memory|                                                                          tmpx_V|         array|
|tmpx_V_ce0       |  out|    1|   ap_memory|                                                                          tmpx_V|         array|
|tmpx_V_we0       |  out|    1|   ap_memory|                                                                          tmpx_V|         array|
|tmpx_V_d0        |  out|    8|   ap_memory|                                                                          tmpx_V|         array|
+-----------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%idx_1 = alloca i32 1"   --->   Operation 6 'alloca' 'idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 8 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 10 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvars_iv196 = alloca i32 1"   --->   Operation 11 'alloca' 'indvars_iv196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten15 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %tmpx_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i21 0, i21 %indvar_flatten15"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i21 0, i21 %indvars_iv196"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln0 = store i2 0, i2 %k"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln0 = store i20 0, i20 %indvar_flatten"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln0 = store i21 0, i21 %idx"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln0 = store i10 0, i10 %i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln0 = store i21 0, i21 %idx_1"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln0 = store i10 0, i10 %j"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.59>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten15_load = load i21 %indvar_flatten15" [../src/tomatrix.cpp:32]   --->   Operation 24 'load' 'indvar_flatten15_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.90ns)   --->   "%icmp_ln32 = icmp_eq  i21 %indvar_flatten15_load, i21 1228800" [../src/tomatrix.cpp:32]   --->   Operation 26 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.12ns)   --->   "%add_ln32_2 = add i21 %indvar_flatten15_load, i21 1" [../src/tomatrix.cpp:32]   --->   Operation 27 'add' 'add_ln32_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %.split15, void %_Z10frommatrixPA640_A3_6ap_intILi8EEPS0_.exit.exitStub" [../src/tomatrix.cpp:32]   --->   Operation 28 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%j_load = load i10 %j" [../src/tomatrix.cpp:34]   --->   Operation 29 'load' 'j_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i_load = load i10 %i" [../src/tomatrix.cpp:32]   --->   Operation 30 'load' 'i_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i20 %indvar_flatten" [../src/tomatrix.cpp:33]   --->   Operation 31 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%k_load = load i2 %k" [../src/tomatrix.cpp:32]   --->   Operation 32 'load' 'k_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.62ns)   --->   "%add_ln32 = add i2 %k_load, i2 1" [../src/tomatrix.cpp:32]   --->   Operation 33 'add' 'add_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.91ns)   --->   "%icmp_ln33 = icmp_eq  i20 %indvar_flatten_load, i20 409600" [../src/tomatrix.cpp:33]   --->   Operation 34 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.37ns)   --->   "%select_ln32_1 = select i1 %icmp_ln33, i10 0, i10 %i_load" [../src/tomatrix.cpp:32]   --->   Operation 35 'select' 'select_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.34ns)   --->   "%select_ln32_3 = select i1 %icmp_ln33, i2 %add_ln32, i2 %k_load" [../src/tomatrix.cpp:32]   --->   Operation 36 'select' 'select_ln32_3' <Predicate = (!icmp_ln32)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i2 %select_ln32_3" [../src/tomatrix.cpp:33]   --->   Operation 37 'zext' 'zext_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%xor_ln32 = xor i1 %icmp_ln33, i1 1" [../src/tomatrix.cpp:32]   --->   Operation 38 'xor' 'xor_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.76ns)   --->   "%icmp_ln34 = icmp_eq  i10 %j_load, i10 640" [../src/tomatrix.cpp:34]   --->   Operation 39 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %icmp_ln34, i1 %xor_ln32" [../src/tomatrix.cpp:32]   --->   Operation 40 'and' 'and_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.93ns)   --->   "%add_ln33 = add i10 %select_ln32_1, i10 1" [../src/tomatrix.cpp:33]   --->   Operation 41 'add' 'add_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_1)   --->   "%or_ln33 = or i1 %and_ln32, i1 %icmp_ln33" [../src/tomatrix.cpp:33]   --->   Operation 42 'or' 'or_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln33_1 = select i1 %or_ln33, i10 0, i10 %j_load" [../src/tomatrix.cpp:33]   --->   Operation 43 'select' 'select_ln33_1' <Predicate = (!icmp_ln32)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.37ns)   --->   "%select_ln33_2 = select i1 %and_ln32, i10 %add_ln33, i10 %select_ln32_1" [../src/tomatrix.cpp:33]   --->   Operation 44 'select' 'select_ln33_2' <Predicate = (!icmp_ln32)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i10.i9, i10 %select_ln33_2, i9 0" [../src/tomatrix.cpp:35]   --->   Operation 45 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i19 %tmp" [../src/tomatrix.cpp:35]   --->   Operation 46 'zext' 'zext_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i10.i7, i10 %select_ln33_2, i7 0" [../src/tomatrix.cpp:35]   --->   Operation 47 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i17 %tmp_1" [../src/tomatrix.cpp:35]   --->   Operation 48 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35 = add i62 %zext_ln35, i62 %zext_ln35_1" [../src/tomatrix.cpp:35]   --->   Operation 49 'add' 'add_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i10 %select_ln33_1" [../src/tomatrix.cpp:35]   --->   Operation 50 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.85ns) (root node of TernaryAdder)   --->   "%add_ln35_1 = add i62 %add_ln35, i62 %zext_ln35_2" [../src/tomatrix.cpp:35]   --->   Operation 51 'add' 'add_ln35_1' <Predicate = (!icmp_ln32)> <Delay = 0.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i62 %add_ln35_1" [../src/tomatrix.cpp:35]   --->   Operation 52 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = trunc i62 %add_ln35_1" [../src/tomatrix.cpp:35]   --->   Operation 53 'trunc' 'trunc_ln35_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i19.i2, i19 %trunc_ln35_1, i2 0" [../src/tomatrix.cpp:35]   --->   Operation 54 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35 = sub i21 %p_shl_cast, i21 %trunc_ln35" [../src/tomatrix.cpp:35]   --->   Operation 55 'sub' 'sub_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.85ns) (root node of TernaryAdder)   --->   "%add_ln35_2 = add i21 %sub_ln35, i21 %zext_ln33" [../src/tomatrix.cpp:35]   --->   Operation 56 'add' 'add_ln35_2' <Predicate = (!icmp_ln32)> <Delay = 0.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i21 %add_ln35_2" [../src/tomatrix.cpp:35]   --->   Operation 57 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%x_in_addr = getelementptr i8 %x_in, i64 0, i64 %zext_ln35_3" [../src/tomatrix.cpp:35]   --->   Operation 58 'getelementptr' 'x_in_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (1.29ns)   --->   "%x_in_load = load i21 %x_in_addr" [../src/tomatrix.cpp:35]   --->   Operation 59 'load' 'x_in_load' <Predicate = (!icmp_ln32)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_2 : Operation 60 [1/1] (0.93ns)   --->   "%add_ln34 = add i10 %select_ln33_1, i10 1" [../src/tomatrix.cpp:34]   --->   Operation 60 'add' 'add_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.12ns)   --->   "%add_ln33_2 = add i20 %indvar_flatten_load, i20 1" [../src/tomatrix.cpp:33]   --->   Operation 61 'add' 'add_ln33_2' <Predicate = (!icmp_ln32)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.42ns)   --->   "%select_ln33_4 = select i1 %icmp_ln33, i20 1, i20 %add_ln33_2" [../src/tomatrix.cpp:33]   --->   Operation 62 'select' 'select_ln33_4' <Predicate = (!icmp_ln32)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.46ns)   --->   "%store_ln32 = store i21 %add_ln32_2, i21 %indvar_flatten15" [../src/tomatrix.cpp:32]   --->   Operation 63 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.46>
ST_2 : Operation 64 [1/1] (0.46ns)   --->   "%store_ln32 = store i2 %select_ln32_3, i2 %k" [../src/tomatrix.cpp:32]   --->   Operation 64 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.46>
ST_2 : Operation 65 [1/1] (0.46ns)   --->   "%store_ln33 = store i20 %select_ln33_4, i20 %indvar_flatten" [../src/tomatrix.cpp:33]   --->   Operation 65 'store' 'store_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.46>
ST_2 : Operation 66 [1/1] (0.46ns)   --->   "%store_ln33 = store i10 %select_ln33_2, i10 %i" [../src/tomatrix.cpp:33]   --->   Operation 66 'store' 'store_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.46>
ST_2 : Operation 67 [1/1] (0.46ns)   --->   "%store_ln34 = store i10 %add_ln34, i10 %j" [../src/tomatrix.cpp:34]   --->   Operation 67 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.46>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 93 'ret' 'ret_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.63>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%idx_1_load = load i21 %idx_1" [../src/tomatrix.cpp:32]   --->   Operation 68 'load' 'idx_1_load' <Predicate = (!icmp_ln33 & !and_ln32)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%idx_load = load i21 %idx" [../src/tomatrix.cpp:32]   --->   Operation 69 'load' 'idx_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%indvars_iv196_load = load i21 %indvars_iv196" [../src/tomatrix.cpp:32]   --->   Operation 70 'load' 'indvars_iv196_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.12ns)   --->   "%add_ln32_1 = add i21 %indvars_iv196_load, i21 409600" [../src/tomatrix.cpp:32]   --->   Operation 71 'add' 'add_ln32_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_str"   --->   Operation 72 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1228800, i64 1228800, i64 1228800"   --->   Operation 73 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.39ns)   --->   "%select_ln32 = select i1 %icmp_ln33, i21 %add_ln32_1, i21 %idx_load" [../src/tomatrix.cpp:32]   --->   Operation 74 'select' 'select_ln32' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln33)   --->   "%select_ln32_2 = select i1 %icmp_ln33, i21 %add_ln32_1, i21 %idx_1_load" [../src/tomatrix.cpp:32]   --->   Operation 75 'select' 'select_ln32_2' <Predicate = (!and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 76 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.39ns)   --->   "%select_ln32_4 = select i1 %icmp_ln33, i21 %add_ln32_1, i21 %indvars_iv196_load" [../src/tomatrix.cpp:32]   --->   Operation 77 'select' 'select_ln32_4' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (1.12ns)   --->   "%add_ln33_1 = add i21 %select_ln32, i21 640" [../src/tomatrix.cpp:33]   --->   Operation 78 'add' 'add_ln33_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_33_2_VITIS_LOOP_34_3_str"   --->   Operation 79 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln33 = select i1 %and_ln32, i21 %add_ln33_1, i21 %select_ln32_2" [../src/tomatrix.cpp:33]   --->   Operation 80 'select' 'select_ln33' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 81 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.39ns)   --->   "%select_ln33_3 = select i1 %and_ln32, i21 %add_ln33_1, i21 %select_ln32" [../src/tomatrix.cpp:33]   --->   Operation 82 'select' 'select_ln33_3' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%idx_1_cast = zext i21 %select_ln33" [../src/tomatrix.cpp:33]   --->   Operation 83 'zext' 'idx_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../src/tomatrix.cpp:31]   --->   Operation 84 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/2] (1.29ns)   --->   "%x_in_load = load i21 %x_in_addr" [../src/tomatrix.cpp:35]   --->   Operation 85 'load' 'x_in_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmpx_V_addr = getelementptr i8 %tmpx_V, i64 0, i64 %idx_1_cast" [../src/tomatrix.cpp:35]   --->   Operation 86 'getelementptr' 'tmpx_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.29ns)   --->   "%store_ln35 = store i8 %x_in_load, i21 %tmpx_V_addr" [../src/tomatrix.cpp:35]   --->   Operation 87 'store' 'store_ln35' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_3 : Operation 88 [1/1] (1.12ns)   --->   "%add_ln36 = add i21 %select_ln33, i21 1" [../src/tomatrix.cpp:36]   --->   Operation 88 'add' 'add_ln36' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.46ns)   --->   "%store_ln32 = store i21 %select_ln32_4, i21 %indvars_iv196" [../src/tomatrix.cpp:32]   --->   Operation 89 'store' 'store_ln32' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 90 [1/1] (0.46ns)   --->   "%store_ln33 = store i21 %select_ln33_3, i21 %idx" [../src/tomatrix.cpp:33]   --->   Operation 90 'store' 'store_ln33' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 91 [1/1] (0.46ns)   --->   "%store_ln36 = store i21 %add_ln36, i21 %idx_1" [../src/tomatrix.cpp:36]   --->   Operation 91 'store' 'store_ln36' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 92 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ tmpx_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0110]
idx_1                 (alloca           ) [ 0111]
i                     (alloca           ) [ 0110]
idx                   (alloca           ) [ 0111]
indvar_flatten        (alloca           ) [ 0110]
k                     (alloca           ) [ 0110]
indvars_iv196         (alloca           ) [ 0111]
indvar_flatten15      (alloca           ) [ 0110]
specmemcore_ln0       (specmemcore      ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten15_load (load             ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
icmp_ln32             (icmp             ) [ 0110]
add_ln32_2            (add              ) [ 0000]
br_ln32               (br               ) [ 0000]
j_load                (load             ) [ 0000]
i_load                (load             ) [ 0000]
indvar_flatten_load   (load             ) [ 0000]
k_load                (load             ) [ 0000]
add_ln32              (add              ) [ 0000]
icmp_ln33             (icmp             ) [ 0101]
select_ln32_1         (select           ) [ 0000]
select_ln32_3         (select           ) [ 0000]
zext_ln33             (zext             ) [ 0000]
xor_ln32              (xor              ) [ 0000]
icmp_ln34             (icmp             ) [ 0000]
and_ln32              (and              ) [ 0101]
add_ln33              (add              ) [ 0000]
or_ln33               (or               ) [ 0000]
select_ln33_1         (select           ) [ 0000]
select_ln33_2         (select           ) [ 0000]
tmp                   (bitconcatenate   ) [ 0000]
zext_ln35             (zext             ) [ 0000]
tmp_1                 (bitconcatenate   ) [ 0000]
zext_ln35_1           (zext             ) [ 0000]
add_ln35              (add              ) [ 0000]
zext_ln35_2           (zext             ) [ 0000]
add_ln35_1            (add              ) [ 0000]
trunc_ln35            (trunc            ) [ 0000]
trunc_ln35_1          (trunc            ) [ 0000]
p_shl_cast            (bitconcatenate   ) [ 0000]
sub_ln35              (sub              ) [ 0000]
add_ln35_2            (add              ) [ 0000]
zext_ln35_3           (zext             ) [ 0000]
x_in_addr             (getelementptr    ) [ 0101]
add_ln34              (add              ) [ 0000]
add_ln33_2            (add              ) [ 0000]
select_ln33_4         (select           ) [ 0000]
store_ln32            (store            ) [ 0000]
store_ln32            (store            ) [ 0000]
store_ln33            (store            ) [ 0000]
store_ln33            (store            ) [ 0000]
store_ln34            (store            ) [ 0000]
idx_1_load            (load             ) [ 0000]
idx_load              (load             ) [ 0000]
indvars_iv196_load    (load             ) [ 0000]
add_ln32_1            (add              ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
empty                 (speclooptripcount) [ 0000]
select_ln32           (select           ) [ 0000]
select_ln32_2         (select           ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
select_ln32_4         (select           ) [ 0000]
add_ln33_1            (add              ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
select_ln33           (select           ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
select_ln33_3         (select           ) [ 0000]
idx_1_cast            (zext             ) [ 0000]
specloopname_ln31     (specloopname     ) [ 0000]
x_in_load             (load             ) [ 0000]
tmpx_V_addr           (getelementptr    ) [ 0000]
store_ln35            (store            ) [ 0000]
add_ln36              (add              ) [ 0000]
store_ln32            (store            ) [ 0000]
store_ln33            (store            ) [ 0000]
store_ln36            (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmpx_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmpx_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i10.i9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i10.i7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i19.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_33_2_VITIS_LOOP_34_3_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="j_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="idx_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="idx_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="indvar_flatten_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="k_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="indvars_iv196_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv196/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="indvar_flatten15_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten15/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="x_in_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="21" slack="0"/>
<pin id="116" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_in_addr/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="21" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_in_load/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmpx_V_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="21" slack="0"/>
<pin id="129" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmpx_V_addr/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln35_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="21" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln0_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="21" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln0_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="21" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln0_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="2" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln0_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="20" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln0_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="21" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln0_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="10" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln0_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="21" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln0_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="10" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="indvar_flatten15_load_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="21" slack="1"/>
<pin id="181" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten15_load/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln32_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="21" slack="0"/>
<pin id="184" dir="0" index="1" bw="21" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln32_2_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="21" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_2/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="j_load_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="1"/>
<pin id="196" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="i_load_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="10" slack="1"/>
<pin id="199" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="indvar_flatten_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="20" slack="1"/>
<pin id="202" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="k_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="1"/>
<pin id="205" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln32_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln33_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="20" slack="0"/>
<pin id="214" dir="0" index="1" bw="20" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="select_ln32_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="10" slack="0"/>
<pin id="221" dir="0" index="2" bw="10" slack="0"/>
<pin id="222" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_1/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="select_ln32_3_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="2" slack="0"/>
<pin id="229" dir="0" index="2" bw="2" slack="0"/>
<pin id="230" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_3/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln33_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="xor_ln32_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln32/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln34_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="10" slack="0"/>
<pin id="246" dir="0" index="1" bw="10" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="and_ln32_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln33_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="or_ln33_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="select_ln33_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="10" slack="0"/>
<pin id="271" dir="0" index="2" bw="10" slack="0"/>
<pin id="272" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_1/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="select_ln33_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="10" slack="0"/>
<pin id="279" dir="0" index="2" bw="10" slack="0"/>
<pin id="280" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_2/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="19" slack="0"/>
<pin id="286" dir="0" index="1" bw="10" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln35_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="19" slack="0"/>
<pin id="294" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="17" slack="0"/>
<pin id="298" dir="0" index="1" bw="10" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln35_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="17" slack="0"/>
<pin id="306" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln35_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="19" slack="0"/>
<pin id="310" dir="0" index="1" bw="17" slack="0"/>
<pin id="311" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln35_2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="10" slack="0"/>
<pin id="316" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add_ln35_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="20" slack="0"/>
<pin id="320" dir="0" index="1" bw="10" slack="0"/>
<pin id="321" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="trunc_ln35_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="21" slack="0"/>
<pin id="326" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="trunc_ln35_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="21" slack="0"/>
<pin id="330" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35_1/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_shl_cast_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="21" slack="0"/>
<pin id="334" dir="0" index="1" bw="19" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="sub_ln35_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="21" slack="0"/>
<pin id="342" dir="0" index="1" bw="21" slack="0"/>
<pin id="343" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln35/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln35_2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="21" slack="0"/>
<pin id="348" dir="0" index="1" bw="2" slack="0"/>
<pin id="349" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_2/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln35_3_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="21" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln34_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="10" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="add_ln33_2_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="20" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_2/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="select_ln33_4_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="20" slack="0"/>
<pin id="372" dir="0" index="2" bw="20" slack="0"/>
<pin id="373" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_4/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln32_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="21" slack="0"/>
<pin id="379" dir="0" index="1" bw="21" slack="1"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln32_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="2" slack="0"/>
<pin id="384" dir="0" index="1" bw="2" slack="1"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln33_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="20" slack="0"/>
<pin id="389" dir="0" index="1" bw="20" slack="1"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln33_store_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="10" slack="0"/>
<pin id="394" dir="0" index="1" bw="10" slack="1"/>
<pin id="395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="store_ln34_store_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="10" slack="0"/>
<pin id="399" dir="0" index="1" bw="10" slack="1"/>
<pin id="400" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="idx_1_load_load_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="21" slack="2"/>
<pin id="404" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_1_load/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="idx_load_load_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="21" slack="2"/>
<pin id="407" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="indvars_iv196_load_load_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="21" slack="2"/>
<pin id="410" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv196_load/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln32_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="21" slack="0"/>
<pin id="413" dir="0" index="1" bw="20" slack="0"/>
<pin id="414" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_1/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="select_ln32_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="1"/>
<pin id="419" dir="0" index="1" bw="21" slack="0"/>
<pin id="420" dir="0" index="2" bw="21" slack="0"/>
<pin id="421" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="select_ln32_2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="0" index="1" bw="21" slack="0"/>
<pin id="427" dir="0" index="2" bw="21" slack="0"/>
<pin id="428" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_2/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="select_ln32_4_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="1"/>
<pin id="433" dir="0" index="1" bw="21" slack="0"/>
<pin id="434" dir="0" index="2" bw="21" slack="0"/>
<pin id="435" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_4/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln33_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="21" slack="0"/>
<pin id="440" dir="0" index="1" bw="11" slack="0"/>
<pin id="441" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="select_ln33_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="1"/>
<pin id="446" dir="0" index="1" bw="21" slack="0"/>
<pin id="447" dir="0" index="2" bw="21" slack="0"/>
<pin id="448" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="select_ln33_3_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="0" index="1" bw="21" slack="0"/>
<pin id="454" dir="0" index="2" bw="21" slack="0"/>
<pin id="455" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_3/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="idx_1_cast_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="21" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idx_1_cast/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln36_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="21" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="store_ln32_store_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="21" slack="0"/>
<pin id="471" dir="0" index="1" bw="21" slack="2"/>
<pin id="472" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="store_ln33_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="21" slack="0"/>
<pin id="476" dir="0" index="1" bw="21" slack="2"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="store_ln36_store_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="21" slack="0"/>
<pin id="481" dir="0" index="1" bw="21" slack="2"/>
<pin id="482" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/3 "/>
</bind>
</comp>

<comp id="484" class="1005" name="j_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="10" slack="0"/>
<pin id="486" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="491" class="1005" name="idx_1_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="21" slack="0"/>
<pin id="493" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="idx_1 "/>
</bind>
</comp>

<comp id="498" class="1005" name="i_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="10" slack="0"/>
<pin id="500" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="505" class="1005" name="idx_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="21" slack="0"/>
<pin id="507" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="512" class="1005" name="indvar_flatten_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="20" slack="0"/>
<pin id="514" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="519" class="1005" name="k_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="2" slack="0"/>
<pin id="521" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="526" class="1005" name="indvars_iv196_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="21" slack="0"/>
<pin id="528" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv196 "/>
</bind>
</comp>

<comp id="533" class="1005" name="indvar_flatten15_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="21" slack="0"/>
<pin id="535" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten15 "/>
</bind>
</comp>

<comp id="543" class="1005" name="icmp_ln33_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="550" class="1005" name="and_ln32_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="1"/>
<pin id="552" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln32 "/>
</bind>
</comp>

<comp id="556" class="1005" name="x_in_addr_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="21" slack="1"/>
<pin id="558" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="x_in_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="60" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="60" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="119" pin="3"/><net_sink comp="132" pin=1"/></net>

<net id="138"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="30" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="186"><net_src comp="179" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="179" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="210"><net_src comp="203" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="40" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="200" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="42" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="30" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="197" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="231"><net_src comp="212" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="206" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="203" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="237"><net_src comp="226" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="212" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="44" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="194" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="46" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="238" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="218" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="48" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="250" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="212" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="30" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="194" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="281"><net_src comp="250" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="256" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="218" pin="3"/><net_sink comp="276" pin=2"/></net>

<net id="289"><net_src comp="50" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="276" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="52" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="295"><net_src comp="284" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="54" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="276" pin="3"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="56" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="307"><net_src comp="296" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="292" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="304" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="268" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="308" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="314" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="318" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="58" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="26" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="332" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="324" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="234" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="361"><net_src comp="268" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="48" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="200" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="62" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="374"><net_src comp="212" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="62" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="363" pin="2"/><net_sink comp="369" pin=2"/></net>

<net id="381"><net_src comp="188" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="226" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="369" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="276" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="357" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="415"><net_src comp="408" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="64" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="422"><net_src comp="411" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="423"><net_src comp="405" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="429"><net_src comp="411" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="430"><net_src comp="402" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="436"><net_src comp="411" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="437"><net_src comp="408" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="442"><net_src comp="417" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="74" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="449"><net_src comp="438" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="450"><net_src comp="424" pin="3"/><net_sink comp="444" pin=2"/></net>

<net id="456"><net_src comp="438" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="457"><net_src comp="417" pin="3"/><net_sink comp="451" pin=2"/></net>

<net id="461"><net_src comp="444" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="467"><net_src comp="444" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="38" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="431" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="478"><net_src comp="451" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="463" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="80" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="490"><net_src comp="484" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="494"><net_src comp="84" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="497"><net_src comp="491" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="501"><net_src comp="88" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="504"><net_src comp="498" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="508"><net_src comp="92" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="511"><net_src comp="505" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="515"><net_src comp="96" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="518"><net_src comp="512" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="522"><net_src comp="100" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="525"><net_src comp="519" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="529"><net_src comp="104" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="532"><net_src comp="526" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="536"><net_src comp="108" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="539"><net_src comp="533" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="546"><net_src comp="212" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="549"><net_src comp="543" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="553"><net_src comp="250" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="559"><net_src comp="112" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="119" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_in | {}
	Port: tmpx_V | {3 }
 - Input state : 
	Port: interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 : x_in | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln32 : 1
		add_ln32_2 : 1
		br_ln32 : 2
		add_ln32 : 1
		icmp_ln33 : 1
		select_ln32_1 : 2
		select_ln32_3 : 2
		zext_ln33 : 3
		xor_ln32 : 2
		icmp_ln34 : 1
		and_ln32 : 2
		add_ln33 : 3
		or_ln33 : 2
		select_ln33_1 : 2
		select_ln33_2 : 2
		tmp : 3
		zext_ln35 : 4
		tmp_1 : 3
		zext_ln35_1 : 4
		add_ln35 : 5
		zext_ln35_2 : 3
		add_ln35_1 : 6
		trunc_ln35 : 7
		trunc_ln35_1 : 7
		p_shl_cast : 8
		sub_ln35 : 9
		add_ln35_2 : 10
		zext_ln35_3 : 11
		x_in_addr : 12
		x_in_load : 13
		add_ln34 : 3
		add_ln33_2 : 1
		select_ln33_4 : 2
		store_ln32 : 2
		store_ln32 : 3
		store_ln33 : 3
		store_ln33 : 3
		store_ln34 : 4
	State 3
		add_ln32_1 : 1
		select_ln32 : 2
		select_ln32_2 : 2
		select_ln32_4 : 2
		add_ln33_1 : 3
		select_ln33 : 4
		select_ln33_3 : 4
		idx_1_cast : 5
		tmpx_V_addr : 6
		store_ln35 : 7
		add_ln36 : 5
		store_ln32 : 3
		store_ln33 : 5
		store_ln36 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln32_2_fu_188  |    0    |    28   |
|          |    add_ln32_fu_206   |    0    |    9    |
|          |    add_ln33_fu_256   |    0    |    17   |
|          |    add_ln35_fu_308   |    0    |    21   |
|          |   add_ln35_1_fu_318  |    0    |    21   |
|    add   |   add_ln35_2_fu_346  |    0    |    21   |
|          |    add_ln34_fu_357   |    0    |    17   |
|          |   add_ln33_2_fu_363  |    0    |    27   |
|          |   add_ln32_1_fu_411  |    0    |    28   |
|          |   add_ln33_1_fu_438  |    0    |    28   |
|          |    add_ln36_fu_463   |    0    |    28   |
|----------|----------------------|---------|---------|
|          | select_ln32_1_fu_218 |    0    |    10   |
|          | select_ln32_3_fu_226 |    0    |    2    |
|          | select_ln33_1_fu_268 |    0    |    10   |
|          | select_ln33_2_fu_276 |    0    |    10   |
|  select  | select_ln33_4_fu_369 |    0    |    20   |
|          |  select_ln32_fu_417  |    0    |    21   |
|          | select_ln32_2_fu_424 |    0    |    21   |
|          | select_ln32_4_fu_431 |    0    |    21   |
|          |  select_ln33_fu_444  |    0    |    21   |
|          | select_ln33_3_fu_451 |    0    |    21   |
|----------|----------------------|---------|---------|
|          |   icmp_ln32_fu_182   |    0    |    15   |
|   icmp   |   icmp_ln33_fu_212   |    0    |    14   |
|          |   icmp_ln34_fu_244   |    0    |    11   |
|----------|----------------------|---------|---------|
|    sub   |    sub_ln35_fu_340   |    0    |    21   |
|----------|----------------------|---------|---------|
|    xor   |    xor_ln32_fu_238   |    0    |    2    |
|----------|----------------------|---------|---------|
|    and   |    and_ln32_fu_250   |    0    |    2    |
|----------|----------------------|---------|---------|
|    or    |    or_ln33_fu_262    |    0    |    2    |
|----------|----------------------|---------|---------|
|          |   zext_ln33_fu_234   |    0    |    0    |
|          |   zext_ln35_fu_292   |    0    |    0    |
|   zext   |  zext_ln35_1_fu_304  |    0    |    0    |
|          |  zext_ln35_2_fu_314  |    0    |    0    |
|          |  zext_ln35_3_fu_352  |    0    |    0    |
|          |   idx_1_cast_fu_458  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      tmp_fu_284      |    0    |    0    |
|bitconcatenate|     tmp_1_fu_296     |    0    |    0    |
|          |   p_shl_cast_fu_332  |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |   trunc_ln35_fu_324  |    0    |    0    |
|          |  trunc_ln35_1_fu_328 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   469   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    and_ln32_reg_550    |    1   |
|        i_reg_498       |   10   |
|    icmp_ln33_reg_543   |    1   |
|      idx_1_reg_491     |   21   |
|       idx_reg_505      |   21   |
|indvar_flatten15_reg_533|   21   |
| indvar_flatten_reg_512 |   20   |
|  indvars_iv196_reg_526 |   21   |
|        j_reg_484       |   10   |
|        k_reg_519       |    2   |
|    x_in_addr_reg_556   |   21   |
+------------------------+--------+
|          Total         |   149  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_119 |  p0  |   2  |  21  |   42   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   42   ||   0.46  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   469  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   149  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   149  |   478  |
+-----------+--------+--------+--------+
