Release 8.1.03i Map I.27
Xilinx Mapping Report File for Design 'HD_Gen_Module'

Design Information
------------------
Command Line   : C:\Xilinx81\bin\nt\map.exe -ise
C:/MyProject/DDR2interface_test/DDR2interface10/DDR2interface9.ise -intstyle ise
-p xc2vp20-ff896-6 -timing -logic_opt off -ol high -t 1 -cm speed -detail
-ignore_keep_hierarchy -k 4 -tx off -o HD_Gen_Module_map.ncd HD_Gen_Module.ngd
HD_Gen_Module.pcf 
Target Device  : xc2vp20
Target Package : ff896
Target Speed   : -6
Mapper Version : virtex2p -- $Revision: 1.34 $
Mapped Date    : Thu Jun 28 10:44:47 2007

Design Summary
--------------
Number of errors:      0
Number of warnings:   93
Logic Utilization:
  Number of Slice Flip Flops:       2,796 out of  18,560   15%
  Number of 4 input LUTs:           1,742 out of  18,560    9%
Logic Distribution:
  Number of occupied Slices:        3,211 out of   9,280   34%
Total Number 4 input LUTs:          2,771 out of  18,560   14%
  Number used as logic:             1,742
  Number used as a route-thru:        829
  Number used for Dual Port RAMs:     128
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:      72

  Number of bonded IOBs:               75 out of     556   13%
    IOB Flip Flops:                    40
    IOB Master Pads:                    3
    IOB Slave Pads:                     3
    IOB Dual-Data Rate Flops:          24
  Number of PPC405s:                   0 out of       2    0%
  Number of GCLKs:                      4 out of      16   25%
  Number of DCMs:                       2 out of       8   25%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

   Number of RPM macros:            4
Total equivalent gate count for design:  73,293
Additional JTAG gate count for IOBs:  3,600
Peak Memory Usage:  297 MB

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Additional Device Resource Counts

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:LIT:243 - Logical network ar_done has no load.
WARNING:LIT:243 - Logical network clk_27_i has no load.
WARNING:LIT:243 - Logical network pc_ibf_i has no load.
WARNING:LIT:243 - Logical network pc_zstb_o has no load.
WARNING:LIT:243 - Logical network vcxo_control_1_o has no load.
WARNING:LIT:243 - Logical network vcxo_control_2_o has no load.
WARNING:LIT:243 - Logical network led_o<3> has no load.
WARNING:LIT:243 - Logical network system_controller_inst/video_data_out<35> has
   no load.
WARNING:LIT:243 - Logical network system_controller_inst/video_data_out<34> has
   no load.
WARNING:LIT:243 - Logical network system_controller_inst/video_data_out<33> has
   no load.
WARNING:LIT:243 - Logical network system_controller_inst/video_data_out<32> has
   no load.
WARNING:LIT:243 - Logical network system_controller_inst/video_data_out<31> has
   no load.
WARNING:LIT:243 - Logical network system_controller_inst/video_data_out<30> has
   no load.
WARNING:LIT:243 - Logical network system_controller_inst/video_data_out<29> has
   no load.
WARNING:LIT:243 - Logical network system_controller_inst/video_data_out<28> has
   no load.
WARNING:LIT:243 - Logical network system_controller_inst/video_data_out<27> has
   no load.
WARNING:LIT:243 - Logical network system_controller_inst/video_data_out<26> has
   no load.
WARNING:LIT:243 - Logical network system_controller_inst/video_data_out<25> has
   no load.
WARNING:LIT:243 - Logical network system_controller_inst/video_data_out<24> has
   no load.
WARNING:LIT:243 - Logical network system_controller_inst/video_data_out<23> has
   no load.
WARNING:LIT:243 - Logical network system_controller_inst/video_data_out<22> has
   no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B0/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B1/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B2/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B3/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B4/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B5/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B6/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B7/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B0/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B1/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B2/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B3/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B4/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B5/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B6/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B7/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B0/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B1/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B2/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B3/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B4/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B5/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B6/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B7/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B0/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B1/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B2/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B3/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B4/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B5/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B6/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B7/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B0/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B1/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B2/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B3/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B4/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B5/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B6/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B7/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B0/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B1/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B2/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B3/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B4/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B5/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B6/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B7/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B0/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B1/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B2/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B3/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B4/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B5/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B6/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B7/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B0/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B1/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B2/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B3/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B4/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B5/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B6/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B7/S
   PO has no load.
WARNING:MapLib:701 - Signal brefclk2_p_i connected to top level port
   brefclk2_p_i has been removed.
WARNING:MapLib:701 - Signal brefclk2_n_i connected to top level port
   brefclk2_n_i has been removed.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   mem_interface_top_inst/infrastructure_top0/cal_top0/hexClk is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   mem_interface_top_inst/ddr2_top0/data_path0/dqs_delayed_col0<0> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   mem_interface_top_inst/ddr2_top0/data_path0/dqs_delayed_col1<0> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   mem_interface_top_inst/ddr2_top0/data_path0/dqs_delayed_col0<1> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   mem_interface_top_inst/ddr2_top0/data_path0/dqs_delayed_col1<1> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:739 - Unexpected DCM feedback loop. The signal new_clk
   on the CLKFB pin of comp
   mem_interface_top_inst/infrastructure_top0/clk_dcm0/DCM_INST1 is not driven
   by an IOB or BUFGMUX therefore the phase relationship of output clocks to
   CLKIN cannot be guaranteed.

Section 3 - Informational
-------------------------
INFO:Map:110 - output buffer 'pc_data_o_21_OBUF' driving design level port
   'pc_data_o<21>' is being pushed into module
   'system_controller_inst/fifo_controller_inst' to enable I/O register usage.
   The buffer has been renamed as
   'system_controller_inst/fifo_controller_inst/pc_data_o_21_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_20_OBUF' driving design level port
   'pc_data_o<20>' is being pushed into module
   'system_controller_inst/fifo_controller_inst' to enable I/O register usage.
   The buffer has been renamed as
   'system_controller_inst/fifo_controller_inst/pc_data_o_20_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_19_OBUF' driving design level port
   'pc_data_o<19>' is being pushed into module
   'system_controller_inst/fifo_controller_inst' to enable I/O register usage.
   The buffer has been renamed as
   'system_controller_inst/fifo_controller_inst/pc_data_o_19_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_18_OBUF' driving design level port
   'pc_data_o<18>' is being pushed into module
   'system_controller_inst/fifo_controller_inst' to enable I/O register usage.
   The buffer has been renamed as
   'system_controller_inst/fifo_controller_inst/pc_data_o_18_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_17_OBUF' driving design level port
   'pc_data_o<17>' is being pushed into module
   'system_controller_inst/fifo_controller_inst' to enable I/O register usage.
   The buffer has been renamed as
   'system_controller_inst/fifo_controller_inst/pc_data_o_17_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_16_OBUF' driving design level port
   'pc_data_o<16>' is being pushed into module
   'system_controller_inst/fifo_controller_inst' to enable I/O register usage.
   The buffer has been renamed as
   'system_controller_inst/fifo_controller_inst/pc_data_o_16_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_15_OBUF' driving design level port
   'pc_data_o<15>' is being pushed into module
   'system_controller_inst/fifo_controller_inst' to enable I/O register usage.
   The buffer has been renamed as
   'system_controller_inst/fifo_controller_inst/pc_data_o_15_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_14_OBUF' driving design level port
   'pc_data_o<14>' is being pushed into module
   'system_controller_inst/fifo_controller_inst' to enable I/O register usage.
   The buffer has been renamed as
   'system_controller_inst/fifo_controller_inst/pc_data_o_14_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_13_OBUF' driving design level port
   'pc_data_o<13>' is being pushed into module
   'system_controller_inst/fifo_controller_inst' to enable I/O register usage.
   The buffer has been renamed as
   'system_controller_inst/fifo_controller_inst/pc_data_o_13_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_12_OBUF' driving design level port
   'pc_data_o<12>' is being pushed into module
   'system_controller_inst/fifo_controller_inst' to enable I/O register usage.
   The buffer has been renamed as
   'system_controller_inst/fifo_controller_inst/pc_data_o_12_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_11_OBUF' driving design level port
   'pc_data_o<11>' is being pushed into module
   'system_controller_inst/fifo_controller_inst' to enable I/O register usage.
   The buffer has been renamed as
   'system_controller_inst/fifo_controller_inst/pc_data_o_11_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_10_OBUF' driving design level port
   'pc_data_o<10>' is being pushed into module
   'system_controller_inst/fifo_controller_inst' to enable I/O register usage.
   The buffer has been renamed as
   'system_controller_inst/fifo_controller_inst/pc_data_o_10_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_9_OBUF' driving design level port
   'pc_data_o<9>' is being pushed into module
   'system_controller_inst/fifo_controller_inst' to enable I/O register usage.
   The buffer has been renamed as
   'system_controller_inst/fifo_controller_inst/pc_data_o_9_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_8_OBUF' driving design level port
   'pc_data_o<8>' is being pushed into module
   'system_controller_inst/fifo_controller_inst' to enable I/O register usage.
   The buffer has been renamed as
   'system_controller_inst/fifo_controller_inst/pc_data_o_8_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_7_OBUF' driving design level port
   'pc_data_o<7>' is being pushed into module
   'system_controller_inst/fifo_controller_inst' to enable I/O register usage.
   The buffer has been renamed as
   'system_controller_inst/fifo_controller_inst/pc_data_o_7_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_6_OBUF' driving design level port
   'pc_data_o<6>' is being pushed into module
   'system_controller_inst/fifo_controller_inst' to enable I/O register usage.
   The buffer has been renamed as
   'system_controller_inst/fifo_controller_inst/pc_data_o_6_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_5_OBUF' driving design level port
   'pc_data_o<5>' is being pushed into module
   'system_controller_inst/fifo_controller_inst' to enable I/O register usage.
   The buffer has been renamed as
   'system_controller_inst/fifo_controller_inst/pc_data_o_5_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_4_OBUF' driving design level port
   'pc_data_o<4>' is being pushed into module
   'system_controller_inst/fifo_controller_inst' to enable I/O register usage.
   The buffer has been renamed as
   'system_controller_inst/fifo_controller_inst/pc_data_o_4_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_3_OBUF' driving design level port
   'pc_data_o<3>' is being pushed into module
   'system_controller_inst/fifo_controller_inst' to enable I/O register usage.
   The buffer has been renamed as
   'system_controller_inst/fifo_controller_inst/pc_data_o_3_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_2_OBUF' driving design level port
   'pc_data_o<2>' is being pushed into module
   'system_controller_inst/fifo_controller_inst' to enable I/O register usage.
   The buffer has been renamed as
   'system_controller_inst/fifo_controller_inst/pc_data_o_2_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_1_OBUF' driving design level port
   'pc_data_o<1>' is being pushed into module
   'system_controller_inst/fifo_controller_inst' to enable I/O register usage.
   The buffer has been renamed as
   'system_controller_inst/fifo_controller_inst/pc_data_o_1_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_0_OBUF' driving design level port
   'pc_data_o<0>' is being pushed into module
   'system_controller_inst/fifo_controller_inst' to enable I/O register usage.
   The buffer has been renamed as
   'system_controller_inst/fifo_controller_inst/pc_data_o_0_OBUF'.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:535 - The following Virtex BUFG(s) is/are being retargetted to
   Virtex2 BUFGMUX(s) with input tied to I0 and Select pin tied to constant 0:
   BUFG symbol "clk1_for_logic" (output signal=clk1),
   BUFG symbol "mem_interface_top_inst/infrastructure_top0/cal_top0/phclk_bufg"
   (output
   signal=mem_interface_top_inst/infrastructure_top0/cal_top0/phShftClk),
   BUFG symbol "mem_interface_top_inst/infrastructure_top0/clk_dcm0/BUFG_CLK0"
   (output signal=new_clk),
   BUFG symbol "mem_interface_top_inst/infrastructure_top0/clk_dcm0/BUFG_CLK90"
   (output signal=clk90)
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs in the
   schematic.
INFO:Pack:1716 - Initializing temperature to 85.000 Celcius. (default - Range:
   -40.000 to 100.000 Celcius)
INFO:Pack:1720 - Initializing voltage to 1.400 Volts. (default - Range: 1.400 to
   1.600 Volts)
INFO:Timing:2802 - Read 161 constraints.  If you are experiencing memory or
   runtime issues it may help to consolidate some of these constraints.  For
   more details please see solution 10784 at support.xilinx.com
INFO:Pack:1650 - Map created a placed design.
INFO:Timing:2802 - Read 161 constraints.  If you are experiencing memory or
   runtime issues it may help to consolidate some of these constraints.  For
   more details please see solution 10784 at support.xilinx.com

Section 4 - Removed Logic Summary
---------------------------------
 472 block(s) removed
 136 block(s) optimized away
 487 signal(s) removed
 984 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "clk2_for_logic" (CKBUF) removed.
 The signal "brefclk2" is loadless and has been removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mas2" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mas3" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo16" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo17" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo18" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo19" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo20" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo21" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo22" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo23" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo24" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo25" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo26" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo27" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo28" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo29" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo30" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo31" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/U5" ()
removed.
 The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/vcc" is
loadless and has been removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/U5" ()
removed.
 The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/vcc" is
loadless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N2" is sourceless
and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>" (MUX) removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5" is
sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>" (MUX) removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N3" is sourceless
and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N4" is sourceless
and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_0" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF51"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N5" is sourceless
and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N10" is sourceless
and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_3" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF54"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_1" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF62"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N11" is sourceless
and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N12" is sourceless
and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_4" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF55"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N13" is sourceless
and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N26" is sourceless
and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_11" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF512"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_5" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF66"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N27" is sourceless
and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N28" is sourceless
and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_12" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF513"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N29" is sourceless
and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N34" is sourceless
and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_15" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF516"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_7" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF68"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N35" is sourceless
and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N36" is sourceless
and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_16" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF517"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N37" is sourceless
and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N50" is sourceless
and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_23" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF524"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_11" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF612"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N51" is sourceless
and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N52" is sourceless
and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_24" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF525"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N53" is sourceless
and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N58" is sourceless
and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_27" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF528"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_13" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF614"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N59" is sourceless
and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N60" is sourceless
and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_28" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF529"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N61" is sourceless
and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N74" is sourceless
and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_35" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF536"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_17" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF618"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N75" is sourceless
and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N76" is sourceless
and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_36" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF537"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N77" is sourceless
and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N82" is sourceless
and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_39" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF540"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_19" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF620"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N83" is sourceless
and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N84" is sourceless
and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_40" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF541"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N85" is sourceless
and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N98" is sourceless
and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_47" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF548"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_23" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF624"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N99" is sourceless
and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N100" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_48" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF549"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N101" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N106" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_51" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF552"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_25" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF626"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N107" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N108" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_52" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF553"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N109" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N122" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_59" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF560"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_29" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF630"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N123" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N124" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_60" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF561"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N125" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N130" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_63" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF564"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_31" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF632"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N131" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N132" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_64" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF565"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N133" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N146" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_71" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF572"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_35" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF636"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N147" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N148" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_72" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF573"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N149" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N154" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_75" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF576"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_37" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF638"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N155" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N156" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_76" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF577"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N157" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N170" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_83" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF584"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_41" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF642"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N171" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N172" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_84" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF585"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N173" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N178" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_87" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF588"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_43" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF644"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N179" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N180" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_88" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF589"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N181" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N194" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_95" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF596"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_47" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF648"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N195" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N196" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_96" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF597"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N197" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N202" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_99" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5100"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_49" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF650"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N203" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N204" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_100" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5101"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N205" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N218" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_107" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5108"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_53" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF654"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N219" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N220" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_108" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5109"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N221" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N226" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_111" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5112"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_55" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF656"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N227" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N228" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_112" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5113"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N229" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N242" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_119" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5120"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_59" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF660"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N243" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N244" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_120" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5121"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N245" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N250" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_123" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5124"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_61" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF662"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N251" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N252" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_124" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5125"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N253" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N266" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_131" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5132"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_65" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF666"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N267" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N268" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_132" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5133"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N269" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N274" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_135" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5136"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_67" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF668"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N275" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N276" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_136" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5137"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N277" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N290" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_143" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5144"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_71" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF672"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N291" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N292" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_144" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5145"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N293" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N298" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_147" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5148"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_73" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF674"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N299" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N300" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_148" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5149"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N301" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N314" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_155" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5156"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_77" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF678"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N315" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N316" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_156" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5157"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N317" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N322" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_159" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5160"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_79" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF680"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N323" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N324" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_160" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5161"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N325" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N338" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_167" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5168"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_83" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF684"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N339" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N340" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_168" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5169"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N341" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N346" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_171" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5172"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_85" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF686"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N347" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N348" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_172" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5173"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N349" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N362" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_179" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5180"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_89" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF690"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N363" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N364" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_180" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5181"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N365" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N370" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_183" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5184"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_91" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF692"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N371" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N372" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_184" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5185"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N373" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N386" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_191" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5192"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_95" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF696"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N387" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N388" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_192" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5193"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N389" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N394" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_195" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5196"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_97" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF698"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N395" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N396" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_196" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5197"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N397" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N410" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_203" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5204"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_101" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6102"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N411" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N412" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_204" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5205"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N413" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N418" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_207" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5208"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_103" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6104"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N419" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N420" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_208" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5209"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N421" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N434" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_215" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5216"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_107" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6108"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N435" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N436" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_216" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5217"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N437" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N442" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_219" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5220"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_109" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6110"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N443" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N444" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_220" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5221"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N445" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N458" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_227" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5228"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_113" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6114"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N459" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N460" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_228" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5229"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N461" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N466" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_231" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5232"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_115" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6116"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N467" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N468" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_232" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5233"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N469" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N482" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_239" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5240"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_119" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6120"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N483" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N484" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_240" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5241"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N485" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N490" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_243" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5244"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_121" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6122"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N491" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N492" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_244" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5245"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N493" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N506" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_251" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5252"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_125" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6126"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N507" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N508" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_252" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5253"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N509" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N514" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_255" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5256"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_127" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6128"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N515" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N516" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_256" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5257"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N517" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N530" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_263" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5264"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_131" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6132"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N531" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N532" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_264" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5265"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N533" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N538" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_267" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5268"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_133" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6134"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N539" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N540" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_268" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5269"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N541" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N554" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_275" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5276"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_137" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6138"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N555" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N556" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_276" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5277"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N557" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N562" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_279" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5280"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_139" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6140"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N563" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N564" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_280" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5281"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N565" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N578" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_287" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5288"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_143" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6144"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N579" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N580" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_288" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5289"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N581" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N586" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_291" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5292"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_145" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6146"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N587" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N588" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_292" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5293"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N589" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N602" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_299" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5300"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_149" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6150"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N603" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N604" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_300" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5301"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N605" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N610" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_303" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5304"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_151" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6152"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N611" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N612" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_304" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5305"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N613" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N626" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_311" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5312"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_155" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6156"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N627" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N628" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_312" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5313"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N629" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N634" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_315" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5316"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_157" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6158"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N635" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N636" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_316" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5317"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N637" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N650" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_323" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5324"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_161" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6162"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N651" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N652" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_324" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5325"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N653" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N658" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_327" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5328"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_163" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6164"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N659" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N660" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_328" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5329"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N661" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N674" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_335" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5336"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_167" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6168"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N675" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N676" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_336" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5337"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N677" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N682" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_339" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5340"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_169" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6170"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N683" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N684" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_340" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5341"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N685" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N698" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_347" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5348"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_173" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6174"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N699" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N700" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_348" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5349"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N701" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N706" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_351" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5352"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_175" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6176"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N707" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N708" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_352" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5353"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N709" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N722" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_359" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5360"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_179" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6180"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N723" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N724" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_360" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5361"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N725" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N730" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_363" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5364"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_181" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6182"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N731" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N732" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_364" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5365"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N733" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N746" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_371" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5372"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_185" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6186"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N747" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N748" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_372" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5373"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N749" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N754" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_375" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5376"
is sourceless and has been removed.
   Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<3>_rn_187" (MUX)
removed.
    The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<3>_MUXF6188"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N755" is
sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N756" is
sourceless and has been removed.
 Sourceless block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<2>_rn_376" (MUX)
removed.
  The signal
"system_controller_inst/fifo_controller_inst/mux_1_fifo1_read_index<2>_MUXF5377"
is sourceless and has been removed.
The signal "system_controller_inst/fifo_controller_inst/mux_1_N757" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob15/clock_en"
is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob15/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob14/clock_en"
is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob14/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob13/clock_en"
is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob13/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob12/clock_en"
is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob12/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob11/clock_en"
is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob11/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob10/clock_en"
is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob10/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob9/clock_en" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob9/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob8/clock_en" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob8/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob7/clock_en" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob7/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob6/clock_en" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob6/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob5/clock_en" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob5/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob4/clock_en" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob4/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob3/clock_en" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob3/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob2/clock_en" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob2/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob1/clock_en" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob1/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob0/clock_en" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob0/GND" is
sourceless and has been removed.
The signal "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr2_dm0/vcc"
is sourceless and has been removed.
The signal "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr2_dm0/gnd"
is sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "brefclk2_n_i" is unused and has been removed.
 Unused block "brefclk2_n_i" (PAD) removed.
The signal "brefclk2_p_i" is unused and has been removed.
 Unused block "brefclk2_p_i" (PAD) removed.
Unused block "diff_buf_brefclk2" () removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>"
(ROM) removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>1"
(ROM) removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>10"
(ROM) removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>104" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>105" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>106" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>107" (ROM)
removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>11"
(ROM) removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>120" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>121" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>122" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>123" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>128" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>129" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>130" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>131" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>144" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>145" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>146" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>147" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>152" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>153" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>154" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>155" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>168" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>169" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>170" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>171" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>176" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>177" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>178" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>179" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>192" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>193" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>194" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>195" (ROM)
removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>2"
(ROM) removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>200" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>201" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>202" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>203" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>216" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>217" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>218" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>219" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>224" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>225" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>226" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>227" (ROM)
removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>24"
(ROM) removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>240" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>241" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>242" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>243" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>248" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>249" (ROM)
removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>25"
(ROM) removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>250" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>251" (ROM)
removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>26"
(ROM) removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>264" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>265" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>266" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>267" (ROM)
removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>27"
(ROM) removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>272" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>273" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>274" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>275" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>288" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>289" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>290" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>291" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>296" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>297" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>298" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>299" (ROM)
removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>3"
(ROM) removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>312" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>313" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>314" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>315" (ROM)
removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>32"
(ROM) removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>320" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>321" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>322" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>323" (ROM)
removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>33"
(ROM) removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>336" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>337" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>338" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>339" (ROM)
removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>34"
(ROM) removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>344" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>345" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>346" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>347" (ROM)
removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>35"
(ROM) removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>360" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>361" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>362" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>363" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>368" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>369" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>370" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>371" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>384" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>385" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>386" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>387" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>392" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>393" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>394" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>395" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>408" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>409" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>410" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>411" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>416" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>417" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>418" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>419" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>432" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>433" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>434" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>435" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>440" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>441" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>442" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>443" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>456" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>457" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>458" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>459" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>464" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>465" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>466" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>467" (ROM)
removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>48"
(ROM) removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>480" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>481" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>482" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>483" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>488" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>489" (ROM)
removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>49"
(ROM) removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>490" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>491" (ROM)
removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>50"
(ROM) removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>504" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>505" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>506" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>507" (ROM)
removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>51"
(ROM) removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>512" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>513" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>514" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>515" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>528" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>529" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>530" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>531" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>536" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>537" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>538" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>539" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>552" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>553" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>554" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>555" (ROM)
removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>56"
(ROM) removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>560" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>561" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>562" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>563" (ROM)
removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>57"
(ROM) removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>576" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>577" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>578" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>579" (ROM)
removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>58"
(ROM) removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>584" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>585" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>586" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>587" (ROM)
removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>59"
(ROM) removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>600" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>601" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>602" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>603" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>608" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>609" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>610" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>611" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>624" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>625" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>626" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>627" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>632" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>633" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>634" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>635" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>648" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>649" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>650" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>651" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>656" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>657" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>658" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>659" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>672" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>673" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>674" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>675" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>680" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>681" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>682" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>683" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>696" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>697" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>698" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>699" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>704" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>705" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>706" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>707" (ROM)
removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>72"
(ROM) removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>720" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>721" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>722" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>723" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>728" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>729" (ROM)
removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>73"
(ROM) removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>730" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>731" (ROM)
removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>74"
(ROM) removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>744" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>745" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>746" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>747" (ROM)
removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>75"
(ROM) removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>752" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>753" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>754" (ROM)
removed.
Unused block
"system_controller_inst/fifo_controller_inst/fifo1_read_index<1>755" (ROM)
removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>8"
(ROM) removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>80"
(ROM) removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>81"
(ROM) removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>82"
(ROM) removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>83"
(ROM) removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>9"
(ROM) removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>96"
(ROM) removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>97"
(ROM) removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>98"
(ROM) removed.
Unused block "system_controller_inst/fifo_controller_inst/fifo1_read_index<1>99"
(ROM) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		mem_interface_top_inst/ddr2_top0/controller0/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/controller0/XST_VCC
VCC
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_c
ol0/XST_VCC
VCC
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_c
ol1/XST_VCC
VCC
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_c
ol0/XST_VCC
VCC
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_c
ol1/XST_VCC
VCC
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/rst_dqs_div_
delay0/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/data_path0/data_write0/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/data_path0/data_write0/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr2_dm0/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr2_dm0/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob0/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob0/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob1/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob1/XST_VCC
GND
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob10/XST_GND
VCC
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob10/XST_VCC
GND
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob11/XST_GND
VCC
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob11/XST_VCC
GND
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob12/XST_GND
VCC
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob12/XST_VCC
GND
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob13/XST_GND
VCC
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob13/XST_VCC
GND
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob14/XST_GND
VCC
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob14/XST_VCC
GND
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob15/XST_GND
VCC
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob15/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob2/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob2/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob3/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob3/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob4/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob4/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob5/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob5/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob6/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob6/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob7/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob7/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob8/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob8/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob9/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob9/XST_VCC
GND
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/XST_GND
VCC
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/XST_VCC
GND
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/XST_GND
VCC
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/infrastructure_iobs0/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/infrastructure_iobs0/XST_VCC
GND 		mem_interface_top_inst/infrastructure_top0/XST_GND
VCC 		mem_interface_top_inst/infrastructure_top0/XST_VCC
GND 		mem_interface_top_inst/infrastructure_top0/cal_top0/XST_GND
VCC 		mem_interface_top_inst/infrastructure_top0/cal_top0/XST_VCC
GND 		mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/XST_GND
VCC 		mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/XST_VCC
VCC 		mem_interface_top_inst/infrastructure_top0/cal_top0/ckt_to_cal/XST_VCC
VCC 		mem_interface_top_inst/infrastructure_top0/clk_dcm0/DCD0/VCC
GND 		mem_interface_top_inst/infrastructure_top0/clk_dcm0/XST_GND
GND 		system_controller_inst/XST_GND
VCC 		system_controller_inst/XST_VCC
GND 		system_controller_inst/fifo_controller_inst/XST_GND
VCC 		system_controller_inst/fifo_controller_inst/XST_VCC
LUT1 		system_controller_inst/fifo_controller_inst/init_ctr_rt
LUT1 		system_controller_inst/fifo_controller_inst/init_ctr_rt1

Redundant Block(s):
TYPE 		BLOCK
LUT1 		system_controller_inst/_n01381
LUT1 		system_controller_inst/reset_INV1
LUT1 		system_controller_inst/fifo_controller_inst/reset_INV1
LUT1 		system_controller_inst/fifo_controller_inst/reset_INV1_1
LUT1 		system_controller_inst/fifo_controller_inst/reset_INV1_2
LUT1 		system_controller_inst/fifo_controller_inst/reset_INV1_3
LUT1 		mem_interface_top_inst/infrastructure_top0/user_rst1
LUT1 		mem_interface_top_inst/infrastructure_top0/cal_top0/reset_not1
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_0_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_0_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_0_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_0_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_0_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_0_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_0_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_0_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_0_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_0_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_0_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_0_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_0_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_0_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_0_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_0_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_0_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_0_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_0_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_0_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_0_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_0_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_0_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_0_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_10_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_10_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_10_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_10_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_10_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_10_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_10_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_10_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_10_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_10_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_10_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_10_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_10_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_10_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_10_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_10_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_10_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_10_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_10_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_10_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_10_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_10_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_10_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_10_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_11_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_11_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_11_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_11_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_11_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_11_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_11_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_11_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_11_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_11_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_11_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_11_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_11_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_11_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_11_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_11_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_11_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_11_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_11_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_11_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_11_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_11_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_11_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_11_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_12_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_12_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_12_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_12_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_12_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_12_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_12_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_12_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_12_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_12_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_12_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_12_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_12_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_12_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_12_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_12_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_12_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_12_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_12_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_12_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_12_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_12_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_12_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_12_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_13_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_13_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_13_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_13_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_13_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_13_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_13_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_13_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_13_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_13_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_13_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_13_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_13_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_13_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_13_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_13_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_13_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_13_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_13_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_13_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_13_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_13_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_13_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_13_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_14_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_14_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_14_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_14_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_14_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_14_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_14_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_14_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_14_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_14_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_14_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_14_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_14_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_14_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_14_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_14_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_14_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_14_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_14_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_14_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_14_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_14_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_14_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_14_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_15_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_15_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_15_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_15_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_15_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_15_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_15_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_15_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_15_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_15_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_15_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_15_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_15_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_15_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_15_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_15_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_15_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_15_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_15_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_15_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_15_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_15_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_15_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_15_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_16_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_16_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_16_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_16_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_16_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_16_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_16_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_16_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_16_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_16_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_16_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_16_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_16_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_16_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_16_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_16_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_16_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_16_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_16_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_16_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_16_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_16_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_16_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_16_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_17_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_17_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_17_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_17_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_17_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_17_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_17_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_17_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_17_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_17_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_17_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_17_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_17_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_17_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_17_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_17_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_17_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_17_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_17_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_17_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_17_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_17_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_17_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_17_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_18_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_18_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_18_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_18_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_18_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_18_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_18_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_18_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_18_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_18_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_18_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_18_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_18_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_18_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_18_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_18_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_18_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_18_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_18_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_18_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_18_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_18_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_18_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_18_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_19_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_19_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_19_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_19_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_19_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_19_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_19_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_19_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_19_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_19_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_19_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_19_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_19_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_19_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_19_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_19_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_19_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_19_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_19_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_19_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_19_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_19_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_19_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_19_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_1_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_1_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_1_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_1_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_1_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_1_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_1_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_1_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_1_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_1_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_1_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_1_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_1_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_1_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_1_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_1_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_1_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_1_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_1_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_1_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_1_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_1_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_1_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_1_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_20_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_20_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_20_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_20_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_20_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_20_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_20_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_20_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_20_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_20_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_20_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_20_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_20_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_20_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_20_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_20_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_20_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_20_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_20_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_20_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_20_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_20_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_20_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_20_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_21_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_21_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_21_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_21_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_21_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_21_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_21_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_21_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_21_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_21_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_21_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_21_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_21_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_21_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_21_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_21_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_21_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_21_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_21_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_21_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_21_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_21_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_21_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_21_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_22_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_22_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_22_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_22_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_22_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_22_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_22_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_22_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_22_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_22_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_22_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_22_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_22_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_22_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_22_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_22_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_22_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_22_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_22_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_22_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_22_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_22_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_22_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_22_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_23_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_23_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_23_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_23_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_23_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_23_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_23_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_23_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_23_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_23_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_23_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_23_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_23_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_23_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_23_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_23_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_23_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_23_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_23_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_23_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_23_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_23_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_23_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_23_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_24_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_24_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_24_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_24_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_24_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_24_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_24_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_24_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_24_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_24_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_24_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_24_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_24_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_24_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_24_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_24_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_24_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_24_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_24_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_24_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_24_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_24_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_24_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_24_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_25_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_25_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_25_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_25_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_25_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_25_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_25_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_25_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_25_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_25_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_25_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_25_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_25_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_25_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_25_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_25_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_25_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_25_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_25_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_25_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_25_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_25_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_25_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_25_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_26_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_26_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_26_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_26_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_26_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_26_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_26_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_26_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_26_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_26_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_26_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_26_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_26_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_26_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_26_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_26_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_26_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_26_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_26_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_26_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_26_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_26_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_26_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_26_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_27_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_27_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_27_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_27_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_27_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_27_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_27_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_27_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_27_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_27_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_27_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_27_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_27_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_27_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_27_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_27_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_27_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_27_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_27_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_27_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_27_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_27_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_27_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_27_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_28_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_28_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_28_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_28_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_28_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_28_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_28_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_28_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_28_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_28_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_28_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_28_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_28_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_28_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_28_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_28_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_28_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_28_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_28_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_28_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_28_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_28_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_28_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_28_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_29_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_29_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_29_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_29_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_29_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_29_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_29_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_29_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_29_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_29_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_29_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_29_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_29_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_29_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_29_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_29_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_29_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_29_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_29_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_29_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_29_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_29_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_29_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_29_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_2_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_2_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_2_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_2_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_2_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_2_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_2_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_2_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_2_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_2_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_2_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_2_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_2_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_2_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_2_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_2_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_2_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_2_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_2_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_2_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_2_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_2_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_2_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_2_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_30_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_30_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_30_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_30_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_30_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_30_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_30_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_30_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_30_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_30_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_30_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_30_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_30_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_30_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_30_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_30_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_30_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_30_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_30_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_30_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_30_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_30_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_30_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_30_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_31_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_31_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_31_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_31_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_31_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_31_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_31_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_31_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_31_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_31_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_31_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_31_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_31_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_31_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_31_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_31_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_31_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_31_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_31_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_31_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_31_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_31_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_31_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_31_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_3_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_3_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_3_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_3_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_3_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_3_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_3_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_3_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_3_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_3_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_3_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_3_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_3_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_3_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_3_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_3_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_3_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_3_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_3_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_3_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_3_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_3_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_3_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_3_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_4_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_4_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_4_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_4_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_4_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_4_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_4_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_4_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_4_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_4_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_4_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_4_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_4_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_4_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_4_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_4_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_4_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_4_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_4_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_4_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_4_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_4_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_4_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_4_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_5_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_5_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_5_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_5_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_5_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_5_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_5_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_5_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_5_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_5_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_5_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_5_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_5_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_5_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_5_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_5_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_5_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_5_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_5_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_5_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_5_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_5_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_5_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_5_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_6_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_6_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_6_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_6_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_6_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_6_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_6_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_6_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_6_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_6_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_6_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_6_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_6_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_6_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_6_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_6_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_6_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_6_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_6_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_6_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_6_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_6_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_6_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_6_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_7_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_7_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_7_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_7_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_7_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_7_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_7_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_7_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_7_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_7_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_7_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_7_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_7_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_7_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_7_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_7_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_7_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_7_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_7_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_7_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_7_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_7_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_7_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_7_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_8_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_8_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_8_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_8_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_8_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_8_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_8_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_8_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_8_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_8_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_8_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_8_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_8_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_8_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_8_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_8_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_8_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_8_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_8_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_8_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_8_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_8_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_8_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_8_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_29_9_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_31_9_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_25_9_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_27_9_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_21_9_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_23_9_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_17_9_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_19_9_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_13_9_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_15_9_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_9_9_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_11_9_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_5_9_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_7_9_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_1_9_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_3_9_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_45_9_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_47_9_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_41_9_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_43_9_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_37_9_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_39_9_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_33_9_rt
LUT1 		system_controller_inst/fifo_controller_inst/fifo1_data_35_9_rt
LUT1 		system_controller_inst/loop_count_1_rt
LUT1 		system_controller_inst/loop_count_1_rt1
LUT1 		system_controller_inst/loop_count_1_rt2
LUT1 		system_controller_inst/loop_count_2_rt
LUT1 		system_controller_inst/loop_count_2_rt1
LUT1 		system_controller_inst/loop_count_2_rt2
LUT1 		system_controller_inst/loop_count_3_rt
LUT1 		system_controller_inst/loop_count_4_rt
LUT1 		system_controller_inst/loop_count_5_rt
LUT1 		system_controller_inst/loop_count_6_rt
LUT1 		system_controller_inst/loop_count_7_rt
LUT1 		system_controller_inst/loop_count_8_rt
LUT1 		system_controller_inst/loop_count_9_rt
LUT1 		system_controller_inst/loop_count_10_rt
LUT1 		system_controller_inst/loop_count_11_rt
LUT1 		system_controller_inst/test_data_1_rt
LUT1 		system_controller_inst/test_data_2_rt
LUT1 		system_controller_inst/test_data_3_rt
LUT1 		system_controller_inst/test_data_4_rt
LUT1 		system_controller_inst/test_data_5_rt
LUT1 		system_controller_inst/test_data_6_rt
LUT1 		system_controller_inst/test_data_7_rt
LUT1 		system_controller_inst/test_data_8_rt
LUT1 		system_controller_inst/test_data_9_rt
LUT1 		system_controller_inst/test_data_10_rt
LUT1 		system_controller_inst/test_data_11_rt
LUT1 		system_controller_inst/test_data_12_rt
LUT1 		system_controller_inst/test_data_13_rt
LUT1 		system_controller_inst/test_data_14_rt
LUT1 		system_controller_inst/loop_count_12_rt
LUT1 		system_controller_inst/test_data_15_rt
LUT1 		mem_interface_top_inst/clk180_11
LUT1 		mem_interface_top_inst/clk270_11
LUT1
		mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/cal_ctl_Result<0>
_xor11
LUT1
		mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/selCnt_Madd__n000
0__n00091
LUT1
		mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decNegSh_4_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_1_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_2_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_3_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_4_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_5_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_6_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_7_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_8_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_9_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_10_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_11_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_12_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_13_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_14_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_15_rt
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/rst_dqs_div_
int1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/reset90_r_IN
V1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_rd_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_rd_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_rd_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_wr_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_wr_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_wr_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_wr_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_wr_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_wr_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_wr_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_wr_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_rd_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_rd_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_rd_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_rd_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_rd_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_dqs_div
1/dqs_div0n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit15/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit14/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit13/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit12/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit11/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit10/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit9/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit8/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_dqs_div
1/dqs_n1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit15/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit14/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit13/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit12/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit11/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit10/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit9/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit8/dqsn1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_dqs_div
0/dqs_div0n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit7/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit6/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit5/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit3/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit2/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit1/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_dqs_div
0/dqs_n1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit7/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit6/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit5/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit3/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit2/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit1/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/dqsn1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/ddr_dqs_en
able_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/ddr_dqs_en
able_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/data11
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/data11
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob15/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob14/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob13/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob12/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob11/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob10/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob9/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob8/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob7/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob6/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob5/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob4/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob3/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob2/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob1/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob0/enable_b1
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/ddr_cke_cntrl1
LUT1
		mem_interface_top_inst/ddr2_top0/controller0/dqs_div_rdburstcount_Msub__n0000_
_n00081
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/WR_COUNT_Msub__n0000__n00081
LUT1
		mem_interface_top_inst/ddr2_top0/controller0/INIT_PRE_COUNT_LPM_COUNTER_5__n00
00<0>_xor11
LUT1
		mem_interface_top_inst/ddr2_top0/controller0/INIT_COUNT_Madd__n0000__n00091
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_1_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_2_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_3_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_4_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_5_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_6_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_7_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_8_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_9_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_10_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_11_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/DQS_reset1_clk0_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd3_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/INIT_PRE_COUNT_4_rt
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_0
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_2
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_3
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_5
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_6
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_8
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_9
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_11
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_12
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_14
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_15
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_17
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_18
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_20
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_21
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_23
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_24
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_26
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_27
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_29
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_30
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_32
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_33
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_35
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_36
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_38
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_39
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_41
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_42
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_44
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_45
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_47
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_48
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_50
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_51
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_53
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_54
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_56
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_57
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_59
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_60
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_62
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_63
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_65
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_66
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_68
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_69
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_71
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_72
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_74
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_75
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_77
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_78
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_80
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_81
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_83
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_84
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_86
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_87
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_89
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_90
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_92
MUXF7 		system_controller_inst/fifo_controller_inst/fifo1_read_index<0>_rn_93

Section 6 - IOB Properties
--------------------------

+------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type    | Direction | IO Standard | Drive    | Slew | Reg (s)  | Resistor | IOB   |
|                                    |         |           |             | Strength | Rate |          |          | Delay |
+------------------------------------------------------------------------------------------------------------------------+
| brefclk_p_i                        | DIFFM   | INPUT     | LVDS_25_DT  |          |      |          |          |       |
| ddr2_dqs<0>                        | DIFFM   | BIDIR     | BLVDS_25    |          |      | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF2    |          |       |
| ddr2_dqs<1>                        | DIFFM   | BIDIR     | BLVDS_25    |          |      | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF2    |          |       |
| ddr2_ODT0                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ddr2_address<0>                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<1>                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<2>                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<3>                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<4>                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<5>                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<6>                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<7>                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<8>                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<9>                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<10>                   | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<11>                   | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<12>                   | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_ba<0>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_ba<1>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_casb                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_cke                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_clk0                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
| ddr2_clk0b                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
| ddr2_csb                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ddr2_dm<0>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
| ddr2_dm<1>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
| ddr2_dq<0>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<1>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<2>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<3>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<4>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<5>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<6>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<7>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<8>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<9>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<10>                        | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<11>                        | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<12>                        | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<13>                        | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<14>                        | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<15>                        | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_rasb                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_web                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr_rst_dqs_div_i                  | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| ddr_rst_dqs_div_o                  | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| led_o<0>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| led_o<1>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| led_o<2>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| mreset_i                           | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| pc_data_o<0>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<1>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<2>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<3>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<4>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<5>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<6>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<7>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<8>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<9>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<10>                      | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<11>                      | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<12>                      | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<13>                      | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<14>                      | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<15>                      | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<16>                      | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<17>                      | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<18>                      | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<19>                      | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<20>                      | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<21>                      | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
+------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
*/ddr2_top0/data_path0/data_read0/ddr2_dqbit8/dq
*/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/dq
*/ddr2_top0/data_path0/data_read0/ddr2_dqbit12/dq
*/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/dq

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group Summary
------------------------------
AREA_GROUP gp1
  RANGE: SLICE_X52Y0:SLICE_X75Y15
  No COMPRESSION specified for AREA_GROUP gp1
  AREA_GROUP Logic Utilization:
  Number of Slice Flip Flops:   150 out of    768   19%
  Logic Distribution:
    Number of occupied Slices:                           150 out of    384   39%
  Total Number 4 input LUTs:    224 out of    768   29%
      Number used as logic:                   223
      Number used as route-thru:                1


Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
Number of Timing Constraints that were not applied: 6

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic  | Absolute   |Number of  
                                            |            |            | Levels | Slack      |errors     
------------------------------------------------------------------------------------------------------
* TS_mem_interface_top_inst_infrastructure_ | 6.666ns    | 6.965ns    | 15     | -0.299ns   | 7         
  top0_clk_dcm0_clk90dcm_0 = PERIOD TIMEGRP |            |            |        |            |           
   "mem_interface_top_inst_infrastructure_t |            |            |        |            |           
  op0_clk_dcm0_clk90dcm_0" TS_brefclk_p_i P |            |            |        |            |           
  HASE 1.667 ns HIGH 50% INPUT_JITTER 0 ns  |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/infrastructur | 0.450ns    | 0.356ns    | 0      | 0.094ns    | 1         
  e_top0/clk_dcm0/clk0dcm" MAXDELAY = 0.45  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/infrastructur | 0.450ns    | 0.356ns    | 0      | 0.094ns    | 1         
  e_top0/clk_dcm0/clk90dcm" MAXDELAY = 0.45 |            |            |        |            |           
   ns                                       |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/infrastructur | 0.755ns    | 0.657ns    | 0      | 0.098ns    | 1         
  e_top0/clk_dcm0/clk0d2inv" MAXDELAY = 0.7 |            |            |        |            |           
  55 ns                                     |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/infrastructur | 0.755ns    | 0.657ns    | 0      | 0.098ns    | 1         
  e_top0/clk_dcm0/clk90d2inv" MAXDELAY = 0. |            |            |        |            |           
  755 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/infrastructur | 0.600ns    | 0.407ns    | 0      | 0.193ns    | 1         
  e_top0/cal_top0/suClkDiv2" MAXDELAY = 0.6 |            |            |        |            |           
   ns                                       |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/infrastructur | 0.600ns    | 0.407ns    | 0      | 0.193ns    | 1         
  e_top0/cal_top0/clkDiv2" MAXDELAY = 0.6 n |            |            |        |            |           
  s                                         |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/infrastructur | 0.600ns    | 0.389ns    | 0      | 0.211ns    | 1         
  e_top0/cal_top0/phClkDiv2" MAXDELAY = 0.6 |            |            |        |            |           
   ns                                       |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.201ns    | 0      | 0.299ns    | 1         
  a_path0/data_read0/fbit_2<8>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.190ns    | 0      | 0.310ns    | 1         
  a_path0/data_read0/fbit_2<10>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.190ns    | 0      | 0.310ns    | 1         
  a_path0/data_read0/fbit_2<9>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.184ns    | 0      | 0.316ns    | 1         
  a_path0/data_read0/fbit_0<6>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.181ns    | 0      | 0.319ns    | 1         
  a_path0/data_read0/fbit_1<5>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.175ns    | 0      | 0.325ns    | 1         
  a_path0/data_read0/fbit_1<4>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.158ns    | 0      | 0.342ns    | 1         
  a_path0/data_read0/fbit_0<7>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.158ns    | 0      | 0.342ns    | 1         
  a_path0/data_read0/fbit_0<5>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.158ns    | 0      | 0.342ns    | 1         
  a_path0/data_read0/fbit_1<2>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/infrastructur | 0.700ns    | 0.357ns    | 0      | 0.343ns    | 1         
  e_top0/cal_top0/suPhClkDiv2" MAXDELAY = 0 |            |            |        |            |           
  .7 ns                                     |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.110ns    | 0      | 0.390ns    | 1         
  a_path0/data_read0/fbit_0<1>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.110ns    | 0      | 0.390ns    | 1         
  a_path0/data_read0/fbit_0<4>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.076ns    | 0      | 0.424ns    | 1         
  a_path0/data_read0/fbit_1<3>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.070ns    | 0      | 0.430ns    | 1         
  a_path0/data_read0/fbit_2<7>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.054ns    | 0      | 0.446ns    | 1         
  a_path0/data_read0/fbit_0<13>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.054ns    | 0      | 0.446ns    | 1         
  a_path0/data_read0/fbit_3<5>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.054ns    | 0      | 0.446ns    | 1         
  a_path0/data_read0/fbit_3<4>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.054ns    | 0      | 0.446ns    | 1         
  a_path0/data_read0/fbit_0<12>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.047ns    | 0      | 0.453ns    | 1         
  a_path0/data_read0/fbit_0<3>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.041ns    | 0      | 0.459ns    | 1         
  a_path0/data_read0/fbit_0<15>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.041ns    | 0      | 0.459ns    | 1         
  a_path0/data_read0/fbit_1<9>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.041ns    | 0      | 0.459ns    | 1         
  a_path0/data_read0/fbit_1<14>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.041ns    | 0      | 0.459ns    | 1         
  a_path0/data_read0/fbit_0<14>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.041ns    | 0      | 0.459ns    | 1         
  a_path0/data_read0/fbit_1<10>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.028ns    | 0      | 0.472ns    | 1         
  a_path0/data_read0/fbit_3<0>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.028ns    | 0      | 0.472ns    | 1         
  a_path0/data_read0/fbit_3<1>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.028ns    | 0      | 0.472ns    | 1         
  a_path0/data_read0/fbit_2<12>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.027ns    | 0      | 0.473ns    | 1         
  a_path0/data_read0/fbit_1<8>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.027ns    | 0      | 0.473ns    | 1         
  a_path0/data_read0/fbit_1<11>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.200ns    | 0.705ns    | 0      | 0.495ns    | 1         
  a_path0/dqs_div_col1<0>" MAXDELAY = 1.2 n |            |            |        |            |           
  s                                         |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.200ns    | 0.705ns    | 0      | 0.495ns    | 1         
  a_path0/dqs_div_col1<1>" MAXDELAY = 1.2 n |            |            |        |            |           
  s                                         |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.998ns    | 0      | 0.502ns    | 1         
  a_path0/data_read0/fbit_0<8>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.998ns    | 0      | 0.502ns    | 1         
  a_path0/data_read0/fbit_0<9>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.998ns    | 0      | 0.502ns    | 1         
  a_path0/data_read0/fbit_1<13>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.996ns    | 0      | 0.504ns    | 1         
  a_path0/data_read0/fbit_1<15>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.996ns    | 0      | 0.504ns    | 1         
  a_path0/data_read0/fbit_1<12>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.986ns    | 0      | 0.514ns    | 1         
  a_path0/data_read0/fbit_1<7>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.986ns    | 0      | 0.514ns    | 1         
  a_path0/data_read0/fbit_1<6>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.984ns    | 0      | 0.516ns    | 1         
  a_path0/data_read0/fbit_0<11>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.984ns    | 0      | 0.516ns    | 1         
  a_path0/data_read0/fbit_0<10>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.982ns    | 0      | 0.518ns    | 1         
  a_path0/data_read0/fbit_3<7>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.982ns    | 0      | 0.518ns    | 1         
  a_path0/data_read0/fbit_3<6>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.982ns    | 0      | 0.518ns    | 1         
  a_path0/data_read0/fbit_2<11>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.970ns    | 0      | 0.530ns    | 1         
  a_path0/data_read0/fbit_2<15>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.968ns    | 0      | 0.532ns    | 1         
  a_path0/data_read0/fbit_2<14>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.968ns    | 0      | 0.532ns    | 1         
  a_path0/data_read0/fbit_2<13>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.939ns    | 0      | 0.561ns    | 1         
  a_path0/data_read0/fbit_0<0>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.939ns    | 0      | 0.561ns    | 1         
  a_path0/data_read0/fbit_0<2>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.923ns    | 0      | 0.577ns    | 1         
  a_path0/data_read0/fbit_1<0>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.923ns    | 0      | 0.577ns    | 1         
  a_path0/data_read0/fbit_1<1>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.923ns    | 0      | 0.577ns    | 1         
  a_path0/data_read0/fbit_2<5>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.923ns    | 0      | 0.577ns    | 1         
  a_path0/data_read0/fbit_2<6>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_mem_interface_top_inst_infrastructure_ | 6.666ns    | 6.078ns    | 2      | 0.588ns    | 0         
  top0_clk_dcm0_clk0dcm_0 = PERIOD TIMEGRP  |            |            |        |            |           
  "mem_interface_top_inst_infrastructure_to |            |            |        |            |           
  p0_clk_dcm0_clk0dcm_0" TS_brefclk_p_i HIG |            |            |        |            |           
  H 50% INPUT_JITTER 0 ns                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.907ns    | 0      | 0.593ns    | 1         
  a_path0/data_read0/fbit_3<10>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.907ns    | 0      | 0.593ns    | 1         
  a_path0/data_read0/fbit_3<11>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.861ns    | 0      | 0.639ns    | 1         
  a_path0/data_read0/fbit_3<2>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.861ns    | 0      | 0.639ns    | 1         
  a_path0/data_read0/fbit_3<3>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.853ns    | 0      | 0.647ns    | 1         
  a_path0/data_read0/fbit_2<4>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.853ns    | 0      | 0.647ns    | 1         
  a_path0/data_read0/fbit_2<0>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.200ns    | 0.552ns    | 0      | 0.648ns    | 1         
  a_path0/dqs_div_col0<1>" MAXDELAY = 1.2 n |            |            |        |            |           
  s                                         |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.200ns    | 0.552ns    | 0      | 0.648ns    | 1         
  a_path0/dqs_div_col0<0>" MAXDELAY = 1.2 n |            |            |        |            |           
  s                                         |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.834ns    | 0      | 0.666ns    | 1         
  a_path0/data_read0/fbit_3<9>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.834ns    | 0      | 0.666ns    | 1         
  a_path0/data_read0/fbit_3<8>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.834ns    | 0      | 0.666ns    | 1         
  a_path0/data_read0/fbit_2<2>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.834ns    | 0      | 0.666ns    | 1         
  a_path0/data_read0/fbit_2<1>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.827ns    | 0      | 0.673ns    | 1         
  a_path0/data_read0/fbit_3<13>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.827ns    | 0      | 0.673ns    | 1         
  a_path0/data_read0/fbit_3<12>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.638ns    | 0      | 0.862ns    | 1         
  a_path0/data_read0/fbit_3<14>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.638ns    | 0      | 0.862ns    | 1         
  a_path0/data_read0/fbit_3<15>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.622ns    | 0      | 0.878ns    | 1         
  a_path0/data_read0/fbit_2<3>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 2.000ns    | 1.121ns    | 0      | 0.879ns    | 1         
  a_path0/transfer_done_1<0>" MAXDELAY = 2  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 2.000ns    | 1.029ns    | 0      | 0.971ns    | 1         
  a_path0/transfer_done_0<3>" MAXDELAY = 2  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 2.000ns    | 1.024ns    | 0      | 0.976ns    | 1         
  a_path0/transfer_done_1<2>" MAXDELAY = 2  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 2.000ns    | 0.951ns    | 0      | 1.049ns    | 1         
  a_path0/transfer_done_0<0>" MAXDELAY = 2  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 2.000ns    | 0.890ns    | 0      | 1.110ns    | 1         
  a_path0/transfer_done_0<2>" MAXDELAY = 2  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 2.000ns    | 0.858ns    | 0      | 1.142ns    | 1         
  a_path0/transfer_done_1<1>" MAXDELAY = 2  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 2.000ns    | 0.831ns    | 0      | 1.169ns    | 1         
  a_path0/transfer_done_0<1>" MAXDELAY = 2  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 2.000ns    | 0.792ns    | 0      | 1.208ns    | 1         
  a_path0/data_read_controller0/rst_dqs_div |            |            |        |            |           
  _delayed" MAXDELAY = 2 ns                 |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 2.000ns    | 0.536ns    | 0      | 1.464ns    | 1         
  a_path0/transfer_done_1<3>" MAXDELAY = 2  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 1.355ns    | 0      | 2.645ns    | 1         
  a_path0/fifo_00_rd_addr<3>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 1.262ns    | 0      | 2.738ns    | 1         
  a_path0/fifo_00_rd_addr<2>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 1.207ns    | 0      | 2.793ns    | 1         
  a_path0/fifo_02_rd_addr<3>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 1.119ns    | 0      | 2.881ns    | 1         
  a_path0/fifo_02_rd_addr<2>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 1.030ns    | 0      | 2.970ns    | 1         
  a_path0/fifo_13_wr_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.929ns    | 0      | 3.071ns    | 1         
  a_path0/fifo_10_rd_addr<1>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.929ns    | 0      | 3.071ns    | 1         
  a_path0/fifo_11_rd_addr<1>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.914ns    | 0      | 3.086ns    | 1         
  a_path0/fifo_12_wr_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.884ns    | 0      | 3.116ns    | 1         
  a_path0/fifo_02_rd_addr<1>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.884ns    | 0      | 3.116ns    | 1         
  a_path0/fifo_11_rd_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.880ns    | 0      | 3.120ns    | 1         
  a_path0/fifo_13_rd_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.849ns    | 0      | 3.151ns    | 1         
  a_path0/fifo_12_rd_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.822ns    | 0      | 3.178ns    | 1         
  a_path0/fifo_12_rd_addr<1>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.778ns    | 0      | 3.222ns    | 1         
  a_path0/fifo_03_wr_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.778ns    | 0      | 3.222ns    | 1         
  a_path0/fifo_01_wr_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.771ns    | 0      | 3.229ns    | 1         
  a_path0/fifo_10_wr_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.771ns    | 0      | 3.229ns    | 1         
  a_path0/fifo_00_wr_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.770ns    | 0      | 3.230ns    | 1         
  a_path0/fifo_02_rd_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.752ns    | 0      | 3.248ns    | 1         
  a_path0/fifo_11_rd_addr<2>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.717ns    | 0      | 3.283ns    | 1         
  a_path0/fifo_01_rd_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.717ns    | 0      | 3.283ns    | 1         
  a_path0/fifo_10_rd_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.717ns    | 0      | 3.283ns    | 1         
  a_path0/fifo_03_rd_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.699ns    | 0      | 3.301ns    | 1         
  a_path0/fifo_11_wr_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.698ns    | 0      | 3.302ns    | 1         
  a_path0/fifo_02_wr_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.670ns    | 0      | 3.330ns    | 1         
  a_path0/fifo_00_rd_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.632ns    | 0      | 3.368ns    | 1         
  a_path0/fifo_13_rd_addr<1>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.632ns    | 0      | 3.368ns    | 1         
  a_path0/fifo_00_rd_addr<1>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.618ns    | 0      | 3.382ns    | 1         
  a_path0/fifo_03_rd_addr<1>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.612ns    | 0      | 3.388ns    | 1         
  a_path0/fifo_01_rd_addr<1>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.605ns    | 0      | 3.395ns    | 1         
  a_path0/fifo_03_rd_addr<2>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.605ns    | 0      | 3.395ns    | 1         
  a_path0/fifo_10_rd_addr<2>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.558ns    | 0      | 3.442ns    | 1         
  a_path0/fifo_13_rd_addr<3>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.558ns    | 0      | 3.442ns    | 1         
  a_path0/fifo_03_rd_addr<3>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.543ns    | 0      | 3.457ns    | 1         
  a_path0/fifo_11_rd_addr<3>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.526ns    | 0      | 3.474ns    | 1         
  a_path0/fifo_12_rd_addr<3>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.521ns    | 0      | 3.479ns    | 1         
  a_path0/fifo_13_rd_addr<2>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.503ns    | 0      | 3.497ns    | 1         
  a_path0/fifo_12_rd_addr<2>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.393ns    | 0      | 3.607ns    | 1         
  a_path0/fifo_01_rd_addr<2>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.375ns    | 0      | 3.625ns    | 1         
  a_path0/fifo_10_rd_addr<3>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.375ns    | 0      | 3.625ns    | 1         
  a_path0/fifo_01_rd_addr<3>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_00_wr_ |            |            |        |            |           
  addr__n0000<2>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_00_wr_ |            |            |        |            |           
  addr__n0000<3>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_00_wr_ |            |            |        |            |           
  addr__n0000<1>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_01_wr_ |            |            |        |            |           
  addr__n0000<1>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_01_wr_ |            |            |        |            |           
  addr__n0000<2>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_13_wr_ |            |            |        |            |           
  addr__n0000<3>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_13_wr_ |            |            |        |            |           
  addr__n0000<2>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_13_wr_ |            |            |        |            |           
  addr__n0000<1>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_12_wr_ |            |            |        |            |           
  addr__n0000<3>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_12_wr_ |            |            |        |            |           
  addr__n0000<2>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_12_wr_ |            |            |        |            |           
  addr__n0000<1>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_11_wr_ |            |            |        |            |           
  addr__n0000<3>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_11_wr_ |            |            |        |            |           
  addr__n0000<2>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_11_wr_ |            |            |        |            |           
  addr__n0000<1>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_10_wr_ |            |            |        |            |           
  addr__n0000<3>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_10_wr_ |            |            |        |            |           
  addr__n0000<2>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_10_wr_ |            |            |        |            |           
  addr__n0000<1>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_03_wr_ |            |            |        |            |           
  addr__n0000<3>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_03_wr_ |            |            |        |            |           
  addr__n0000<2>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_03_wr_ |            |            |        |            |           
  addr__n0000<1>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_02_wr_ |            |            |        |            |           
  addr__n0000<3>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_02_wr_ |            |            |        |            |           
  addr__n0000<2>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_01_wr_ |            |            |        |            |           
  addr__n0000<3>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_02_wr_ |            |            |        |            |           
  addr__n0000<1>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_mem_interface_top_inst_infrastructure_ | 6.666ns    | 1.223ns    | 0      | 5.443ns    | 0         
  top0_cal_top0_phShftClkDcm_0 = PERIOD TIM |            |            |        |            |           
  EGRP "mem_interface_top_inst_infrastructu |            |            |        |            |           
  re_top0_cal_top0_phShftClkDcm_0" TS_brefc |            |            |        |            |           
  lk_p_i PHASE 3.333 ns HIGH 50% INPUT_JITT |            |            |        |            |           
  ER 0 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  PATH "TS01_path" TIG                      | N/A        | 4.378ns    | 1      | N/A        | N/A       
------------------------------------------------------------------------------------------------------
  PATH "TS02_path" TIG                      | N/A        | 1.210ns    | 0      | N/A        | N/A       
------------------------------------------------------------------------------------------------------
  PATH "TS05_path" TIG                      | N/A        | 4.782ns    | 1      | N/A        | N/A       
------------------------------------------------------------------------------------------------------
  TS_mem_interface_top_inst_infrastructure_ | N/A        | N/A        | N/A    | N/A        | N/A       
  top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP "m |            |            |        |            |           
  em_interface_top_inst_infrastructure_top0 |            |            |        |            |           
  _clk_dcm0_clk0dcm" TS_brefclk_n_i HIGH 50 |            |            |        |            |           
  % INPUT_JITTER 0 ns                       |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_mem_interface_top_inst_infrastructure_ | N/A        | N/A        | N/A    | N/A        | N/A       
  top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP " |            |            |        |            |           
  mem_interface_top_inst_infrastructure_top |            |            |        |            |           
  0_clk_dcm0_clk90dcm" TS_brefclk_n_i PHASE |            |            |        |            |           
   1.667 ns HIGH 50% INPUT_JITTER 0 ns      |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_mem_interface_top_inst_infrastructure_ | N/A        | N/A        | N/A    | N/A        | N/A       
  top0_cal_top0_phShftClkDcm = PERIOD TIMEG |            |            |        |            |           
  RP "mem_interface_top_inst_infrastructure |            |            |        |            |           
  _top0_cal_top0_phShftClkDcm" TS_brefclk_n |            |            |        |            |           
  _i PHASE 3.333 ns HIGH 50% INPUT_JITTER 0 |            |            |        |            |           
   ns                                       |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_brefclk_n_i = PERIOD TIMEGRP "brefclk_ | N/A        | N/A        | N/A    | N/A        | N/A       
  n_i" 150 MHz HIGH 50% INPUT_JITTER 0 ns   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_brefclk_p_i = PERIOD TIMEGRP "brefclk_ | N/A        | N/A        | N/A    | N/A        | N/A       
  p_i" 150 MHz HIGH 50% INPUT_JITTER 0 ns   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "ddr_rst_dqs_div_o/mem_interface_top_ | N/A        | N/A        | N/A    | N/A        | N/A       
  inst/ddr2_top0/rst_dqs_div_int" MAXDELAY  |            |            |        |            |           
  = 0.7 ns                                  |            |            |        |            |           
------------------------------------------------------------------------------------------------------


1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.

Section 12 - Configuration String Details
-----------------------------------------
DCM "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_dcm": Configuration String is:
   "DLL_FREQUENCY_MODE:LOW CLKDV_DIVIDE:2 CLKOUT_PHASE_SHIFT:VARIABLE CLK_FEEDBACK:1X DFS_FREQUENCY_MODE:LOW
DUTY_CYCLE_CORRECTION:TRUE DLL_FREQUENCY_MODE:LOW FACTORY_JF1:0XC0 FACTORY_JF2:0X80 PSCLKINV:PSCLK PSENINV:PSEN
PSINCDECINV:PSINCDEC RSTINV:RST_B DSSENINV:DSSEN"
   CLKFX_MULTIPLY = 4
   CLKFX_DIVIDE = 1
   CLKIN_PERIOD = 0.0
   PHASE_SHIFT = 128

BUFGMUX "mem_interface_top_inst/infrastructure_top0/clk_dcm0/BUFG_CLK90": Configuration String is:
   "I0_USED:0 SINV:S_B DISABLE_ATTR:LOW"

BUFGMUX "clk1_for_logic": Configuration String is:
   "I0_USED:0 SINV:S_B DISABLE_ATTR:LOW"

DCM "mem_interface_top_inst/infrastructure_top0/clk_dcm0/DCM_INST1": Configuration String is:
   "DLL_FREQUENCY_MODE:LOW CLKDV_DIVIDE:2 CLKOUT_PHASE_SHIFT:NONE CLK_FEEDBACK:1X DFS_FREQUENCY_MODE:LOW
DUTY_CYCLE_CORRECTION:TRUE DLL_FREQUENCY_MODE:LOW FACTORY_JF1:0XC0 FACTORY_JF2:0X80 PSCLKINV:PSCLK PSENINV:PSEN
PSINCDECINV:PSINCDEC RSTINV:RST_B DSSENINV:DSSEN"
   CLKFX_MULTIPLY = 4
   CLKFX_DIVIDE = 1
   CLKIN_PERIOD = 0.0
   PHASE_SHIFT = 0

BUFGMUX "mem_interface_top_inst/infrastructure_top0/cal_top0/phclk_bufg": Configuration String is:
   "I0_USED:0 SINV:S_B DISABLE_ATTR:LOW"

BUFGMUX "mem_interface_top_inst/infrastructure_top0/clk_dcm0/BUFG_CLK0": Configuration String is:
   "I0_USED:0 SINV:S_B DISABLE_ATTR:LOW"


Section 13 - Additional Device Resource Counts
----------------------------------------------
Number of JTAG Gates for IOBs = 75
Number of Equivalent Gates for Design = 73,293
Number of RPM Macros = 4
Number of Hard Macros = 0
GT10 = 0
GT = 0
CAPTUREs = 0
BSCANs = 0
STARTUPs = 0
PCILOGICs = 0
DCMs = 2
GCLKs = 4
ICAPs = 0
18X18 Multipliers = 0
Block RAMs = 0
TBUFs = 0
JTAGPPCs = 0
CLK_Ps = 0
CLK_Ns = 0
GTOPADs = 0
GTIPADs = 0
PPC405s = 0
Total Registers (Flops & Latches in Slices & IOBs) not driven by LUTs = 2276
IOB Dual-Rate Flops not driven by LUTs = 0
IOB Dual-Rate Flops = 24
IOB Slave Pads = 3
IOB Master Pads = 3
IOB Latches not driven by LUTs = 0
IOB Latches = 0
IOB Flip Flops not driven by LUTs = 36
IOB Flip Flops = 40
Unbonded IOBs = 0
Bonded IOBs = 75
ORCYs = 0
XORs = 143
CARRY_INITs = 185
CARRY_SKIPs = 0
CARRY_MUXes = 309
Total Shift Registers = 72
Static Shift Registers = 72
Dynamic Shift Registers = 0
16x1 ROMs = 0
16x1 RAMs = 0
32x1 RAMs = 0
Dual Port RAMs = 64
MUXFs = 1111
MULT_ANDs = 5
4 input LUTs used as Route-Thrus = 829
4 input LUTs = 1742
Slice Latches not driven by LUTs = 0
Slice Latches = 0
Slice Flip Flops not driven by LUTs = 2240
Slice Flip Flops = 2796
Slices = 3211
F6 Muxes = 289
F5 Muxes = 598
F8 Muxes = 64
F7 Muxes = 160
Number of LUT signals with 4 loads = 29
Number of LUT signals with 3 loads = 36
Number of LUT signals with 2 loads = 151
Number of LUT signals with 1 load = 1357
NGM Average fanout of LUT = 3.32
NGM Maximum fanout of LUT = 322
NGM Average fanin for LUT = 3.3117
Number of LUT symbols = 1742
