OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/6-pdn.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 31550 components and 113432 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 82712 connections.
[INFO ODB-0133]     Created 9271 nets and 30468 connections.
[INFO ODB-0134] Finished DEF file: /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/6-pdn.def
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 5520 10880
[INFO GPL-0005] CoreAreaUxUy: 1244300 1237600
[INFO GPL-0006] NumInstances: 31550
[INFO GPL-0007] NumPlaceInstances: 8904
[INFO GPL-0008] NumFixedInstances: 22646
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 9271
[INFO GPL-0011] NumPins: 31075
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 1250000 1250000
[INFO GPL-0014] CoreAreaLxLy: 5520 10880
[INFO GPL-0015] CoreAreaUxUy: 1244300 1237600
[INFO GPL-0016] CoreArea: 1519636201600
[INFO GPL-0017] NonPlaceInstsArea: 30591840000
[INFO GPL-0018] PlaceInstsArea: 73839568000
[INFO GPL-0019] Util(%): 4.96
[INFO GPL-0020] StdInstsArea: 73839568000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG Error: 0.00062040 HPWL: 286899160
[InitialPlace]  Iter: 2 CG Error: 0.00005719 HPWL: 92789465
[InitialPlace]  Iter: 3 CG Error: 0.00004665 HPWL: 91364072
[InitialPlace]  Iter: 4 CG Error: 0.00003441 HPWL: 90993513
[InitialPlace]  Iter: 5 CG Error: 0.00004779 HPWL: 90253581
[InitialPlace]  Iter: 6 CG Error: 0.00002707 HPWL: 89842598
[InitialPlace]  Iter: 7 CG Error: 0.00002595 HPWL: 89021106
[InitialPlace]  Iter: 8 CG Error: 0.00003935 HPWL: 88605522
[InitialPlace]  Iter: 9 CG Error: 0.00002516 HPWL: 87960807
[InitialPlace]  Iter: 10 CG Error: 0.00001667 HPWL: 87892469
[InitialPlace]  Iter: 11 CG Error: 0.00004291 HPWL: 87600825
[InitialPlace]  Iter: 12 CG Error: 0.00002740 HPWL: 87391479
[InitialPlace]  Iter: 13 CG Error: 0.00003934 HPWL: 87159763
[InitialPlace]  Iter: 14 CG Error: 0.00001578 HPWL: 86842024
[InitialPlace]  Iter: 15 CG Error: 0.00002200 HPWL: 86691307
[InitialPlace]  Iter: 16 CG Error: 0.00001202 HPWL: 86798522
[InitialPlace]  Iter: 17 CG Error: 0.00002799 HPWL: 86614162
[InitialPlace]  Iter: 18 CG Error: 0.00008128 HPWL: 86696208
[InitialPlace]  Iter: 19 CG Error: 0.00000619 HPWL: 86230746
[INFO GPL-0031] FillerInit: NumGCells: 28550
[INFO GPL-0032] FillerInit: NumGNets: 9271
[INFO GPL-0033] FillerInit: NumGPins: 31075
[INFO GPL-0023] TargetDensity: 0.15
[INFO GPL-0024] AveragePlaceInstArea: 8292853
[INFO GPL-0025] IdealBinArea: 55285684
[INFO GPL-0026] IdealBinCnt: 27486
[INFO GPL-0027] TotalBinArea: 1519636201600
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 9678 9584
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter: 1 overflow: 0.983239 HPWL: 32110160
[NesterovSolve] Iter: 10 overflow: 0.97405 HPWL: 37809693
[NesterovSolve] Iter: 20 overflow: 0.970827 HPWL: 39536813
[NesterovSolve] Iter: 30 overflow: 0.969317 HPWL: 40379387
[NesterovSolve] Iter: 40 overflow: 0.967499 HPWL: 41095075
[NesterovSolve] Iter: 50 overflow: 0.966719 HPWL: 41715676
[NesterovSolve] Iter: 60 overflow: 0.965415 HPWL: 42117044
[NesterovSolve] Iter: 70 overflow: 0.965146 HPWL: 42392962
[NesterovSolve] Iter: 80 overflow: 0.964645 HPWL: 42485248
[NesterovSolve] Iter: 90 overflow: 0.965012 HPWL: 42416853
[NesterovSolve] Iter: 100 overflow: 0.964964 HPWL: 42302568
[NesterovSolve] Iter: 110 overflow: 0.965779 HPWL: 42263687
[NesterovSolve] Iter: 120 overflow: 0.96518 HPWL: 42326845
[NesterovSolve] Iter: 130 overflow: 0.964823 HPWL: 42536848
[NesterovSolve] Iter: 140 overflow: 0.964527 HPWL: 42964567
[NesterovSolve] Iter: 150 overflow: 0.963731 HPWL: 43731819
[NesterovSolve] Iter: 160 overflow: 0.962784 HPWL: 45192188
[NesterovSolve] Iter: 170 overflow: 0.960788 HPWL: 47909411
[NesterovSolve] Iter: 180 overflow: 0.958848 HPWL: 52584317
[NesterovSolve] Iter: 190 overflow: 0.955285 HPWL: 59867463
[NesterovSolve] Iter: 200 overflow: 0.950432 HPWL: 69096008
[NesterovSolve] Iter: 210 overflow: 0.944549 HPWL: 79427338
[NesterovSolve] Iter: 220 overflow: 0.935764 HPWL: 91813763
[NesterovSolve] Iter: 230 overflow: 0.923736 HPWL: 107616451
[NesterovSolve] Iter: 240 overflow: 0.908659 HPWL: 127264452
[NesterovSolve] Iter: 250 overflow: 0.890784 HPWL: 148537043
[NesterovSolve] Iter: 260 overflow: 0.866531 HPWL: 169867197
[NesterovSolve] Iter: 270 overflow: 0.833839 HPWL: 196053254
[NesterovSolve] Iter: 280 overflow: 0.804533 HPWL: 224606508
[NesterovSolve] Iter: 290 overflow: 0.773257 HPWL: 249018689
[NesterovSolve] Iter: 300 overflow: 0.742398 HPWL: 278695563
[NesterovSolve] Iter: 310 overflow: 0.707661 HPWL: 302205522
[NesterovSolve] Iter: 320 overflow: 0.671835 HPWL: 330322591
[NesterovSolve] Iter: 330 overflow: 0.632084 HPWL: 351030868
[NesterovSolve] Iter: 340 overflow: 0.590089 HPWL: 374656243
[NesterovSolve] Iter: 350 overflow: 0.547636 HPWL: 396299806
[NesterovSolve] Iter: 360 overflow: 0.50262 HPWL: 414585283
[NesterovSolve] Iter: 370 overflow: 0.45775 HPWL: 434472018
[NesterovSolve] Iter: 380 overflow: 0.4109 HPWL: 454025755
[NesterovSolve] Iter: 390 overflow: 0.365535 HPWL: 478505714
[NesterovSolve] Iter: 400 overflow: 0.316779 HPWL: 499817230
[NesterovSolve] Iter: 410 overflow: 0.276984 HPWL: 514901561
[NesterovSolve] Iter: 420 overflow: 0.242876 HPWL: 527527182
[NesterovSolve] Iter: 430 overflow: 0.211096 HPWL: 537594158
[NesterovSolve] Iter: 440 overflow: 0.184138 HPWL: 544817259
[NesterovSolve] Iter: 450 overflow: 0.160806 HPWL: 550558570
[NesterovSolve] Iter: 460 overflow: 0.137791 HPWL: 554873163
[NesterovSolve] Iter: 470 overflow: 0.116645 HPWL: 558290319
[NesterovSolve] Iter: 480 overflow: 0.100927 HPWL: 560417676
[NesterovSolve] Finished with Overflow: 0.099622
[WARNING STA-0053] /home/fatihgulakar/638_proje/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 1, library sky130_fd_sc_hd__tt_025C_1v80 already exists.
###############################################################################
# Created by write_sdc
# Wed Jun 15 13:22:06 2022
###############################################################################
current_design user_proj_example
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name wb_clk_i -period 10.0000 [get_ports {wb_clk_i}]
set_clock_transition 0.1500 [get_clocks {wb_clk_i}]
set_clock_uncertainty 0.2500 wb_clk_i
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wb_rst_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_cyc_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_stb_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_we_i}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[100]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[101]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[102]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[103]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[104]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[105]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[106]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[107]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[108]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[109]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[110]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[111]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[112]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[113]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[114]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[115]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[116]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[117]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[118]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[119]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[120]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[121]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[122]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[123]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[124]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[125]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[126]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[127]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[38]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[39]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[40]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[41]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[42]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[43]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[44]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[45]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[46]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[47]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[48]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[49]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[50]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[51]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[52]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[53]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[54]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[55]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[56]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[57]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[58]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[59]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[60]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[61]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[62]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[63]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[64]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[65]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[66]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[67]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[68]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[69]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[70]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[71]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[72]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[73]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[74]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[75]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[76]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[77]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[78]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[79]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[80]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[81]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[82]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[83]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[84]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[85]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[86]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[87]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[88]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[89]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[90]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[91]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[92]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[93]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[94]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[95]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[96]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[97]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[98]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[99]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_ack_o}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {wbs_ack_o}]
set_load -pin_load 0.0334 [get_ports {io_oeb[37]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[36]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[35]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[34]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[33]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[32]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[31]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[30]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[29]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[28]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[27]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[26]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[25]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[24]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[23]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[22]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[21]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[20]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[19]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[18]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[17]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[16]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[15]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[14]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[13]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[12]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[11]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[10]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[9]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[8]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[7]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[6]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[5]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[4]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[3]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[2]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[1]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[0]}]
set_load -pin_load 0.0334 [get_ports {io_out[37]}]
set_load -pin_load 0.0334 [get_ports {io_out[36]}]
set_load -pin_load 0.0334 [get_ports {io_out[35]}]
set_load -pin_load 0.0334 [get_ports {io_out[34]}]
set_load -pin_load 0.0334 [get_ports {io_out[33]}]
set_load -pin_load 0.0334 [get_ports {io_out[32]}]
set_load -pin_load 0.0334 [get_ports {io_out[31]}]
set_load -pin_load 0.0334 [get_ports {io_out[30]}]
set_load -pin_load 0.0334 [get_ports {io_out[29]}]
set_load -pin_load 0.0334 [get_ports {io_out[28]}]
set_load -pin_load 0.0334 [get_ports {io_out[27]}]
set_load -pin_load 0.0334 [get_ports {io_out[26]}]
set_load -pin_load 0.0334 [get_ports {io_out[25]}]
set_load -pin_load 0.0334 [get_ports {io_out[24]}]
set_load -pin_load 0.0334 [get_ports {io_out[23]}]
set_load -pin_load 0.0334 [get_ports {io_out[22]}]
set_load -pin_load 0.0334 [get_ports {io_out[21]}]
set_load -pin_load 0.0334 [get_ports {io_out[20]}]
set_load -pin_load 0.0334 [get_ports {io_out[19]}]
set_load -pin_load 0.0334 [get_ports {io_out[18]}]
set_load -pin_load 0.0334 [get_ports {io_out[17]}]
set_load -pin_load 0.0334 [get_ports {io_out[16]}]
set_load -pin_load 0.0334 [get_ports {io_out[15]}]
set_load -pin_load 0.0334 [get_ports {io_out[14]}]
set_load -pin_load 0.0334 [get_ports {io_out[13]}]
set_load -pin_load 0.0334 [get_ports {io_out[12]}]
set_load -pin_load 0.0334 [get_ports {io_out[11]}]
set_load -pin_load 0.0334 [get_ports {io_out[10]}]
set_load -pin_load 0.0334 [get_ports {io_out[9]}]
set_load -pin_load 0.0334 [get_ports {io_out[8]}]
set_load -pin_load 0.0334 [get_ports {io_out[7]}]
set_load -pin_load 0.0334 [get_ports {io_out[6]}]
set_load -pin_load 0.0334 [get_ports {io_out[5]}]
set_load -pin_load 0.0334 [get_ports {io_out[4]}]
set_load -pin_load 0.0334 [get_ports {io_out[3]}]
set_load -pin_load 0.0334 [get_ports {io_out[2]}]
set_load -pin_load 0.0334 [get_ports {io_out[1]}]
set_load -pin_load 0.0334 [get_ports {io_out[0]}]
set_load -pin_load 0.0334 [get_ports {irq[2]}]
set_load -pin_load 0.0334 [get_ports {irq[1]}]
set_load -pin_load 0.0334 [get_ports {irq[0]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[127]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[126]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[125]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[124]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[123]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[122]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[121]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[120]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[119]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[118]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[117]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[116]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[115]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[114]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[113]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[112]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[111]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[110]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[109]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[108]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[107]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[106]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[105]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[104]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[103]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[102]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[101]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[100]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[99]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[98]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[97]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[96]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[95]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[94]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[93]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[92]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[91]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[90]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[89]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[88]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[87]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[86]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[85]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[84]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[83]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[82]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[81]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[80]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[79]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[78]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[77]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[76]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[75]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[74]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[73]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[72]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[71]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[70]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[69]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[68]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[67]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[66]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[65]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[64]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[63]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[62]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[61]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[60]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[59]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[58]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[57]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[56]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[55]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[54]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[53]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[52]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[51]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[50]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[49]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[48]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[47]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[46]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[45]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[44]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[43]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[42]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[41]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[40]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[39]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[38]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[37]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[36]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[35]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[34]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[33]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[32]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[31]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[30]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[29]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[28]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[27]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[26]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[25]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[24]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[23]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[22]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[21]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[20]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[19]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[18]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[17]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[16]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[15]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[14]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[13]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[12]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[11]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[10]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[9]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[8]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[7]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[6]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[5]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[4]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[3]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[2]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[1]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[0]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[31]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[30]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[29]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[28]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[27]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[26]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[25]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[24]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[23]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[22]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[21]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[20]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[19]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[18]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[17]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[16]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[15]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[14]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[13]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[12]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[11]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[10]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[9]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[8]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[7]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[6]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[5]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[4]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[3]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[2]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[1]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_clk_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_rst_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_cyc_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_stb_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_we_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[0]}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16565_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.14    0.42    0.42 v _16722_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.06                           game.color.reset (net)
                  0.14    0.00    0.42 v _15931_/A (sky130_fd_sc_hd__buf_1)
                  0.31    0.32    0.75 v _15931_/X (sky130_fd_sc_hd__buf_1)
     5    0.05                           _08098_ (net)
                  0.31    0.00    0.75 v _15992_/A (sky130_fd_sc_hd__buf_1)
                  0.12    0.25    0.99 v _15992_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _08112_ (net)
                  0.12    0.00    0.99 v _16017_/A (sky130_fd_sc_hd__buf_1)
                  0.19    0.24    1.23 v _16017_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _08117_ (net)
                  0.19    0.00    1.23 v _16019_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.08    1.32 ^ _16019_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00322_ (net)
                  0.06    0.00    1.32 ^ _16565_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.32   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _16565_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.35    0.60   library removal time
                                  0.60   data required time
-----------------------------------------------------------------------------
                                  0.60   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.72   slack (MET)


Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16567_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.14    0.42    0.42 v _16722_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.06                           game.color.reset (net)
                  0.14    0.00    0.42 v _15931_/A (sky130_fd_sc_hd__buf_1)
                  0.31    0.32    0.75 v _15931_/X (sky130_fd_sc_hd__buf_1)
     5    0.05                           _08098_ (net)
                  0.31    0.00    0.75 v _15992_/A (sky130_fd_sc_hd__buf_1)
                  0.12    0.25    0.99 v _15992_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _08112_ (net)
                  0.12    0.00    0.99 v _16017_/A (sky130_fd_sc_hd__buf_1)
                  0.19    0.24    1.23 v _16017_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _08117_ (net)
                  0.19    0.00    1.23 v _16021_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.08    1.32 ^ _16021_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00324_ (net)
                  0.06    0.00    1.32 ^ _16567_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.32   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _16567_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.35    0.60   library removal time
                                  0.60   data required time
-----------------------------------------------------------------------------
                                  0.60   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.72   slack (MET)


Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16562_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.14    0.42    0.42 v _16722_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.06                           game.color.reset (net)
                  0.14    0.00    0.42 v _15931_/A (sky130_fd_sc_hd__buf_1)
                  0.31    0.32    0.75 v _15931_/X (sky130_fd_sc_hd__buf_1)
     5    0.05                           _08098_ (net)
                  0.31    0.00    0.75 v _15992_/A (sky130_fd_sc_hd__buf_1)
                  0.12    0.25    0.99 v _15992_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _08112_ (net)
                  0.12    0.00    0.99 v _16011_/A (sky130_fd_sc_hd__buf_1)
                  0.20    0.24    1.23 v _16011_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _08116_ (net)
                  0.20    0.00    1.23 v _16015_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.08    1.32 ^ _16015_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00319_ (net)
                  0.06    0.00    1.32 ^ _16562_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.32   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _16562_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.35    0.60   library removal time
                                  0.60   data required time
-----------------------------------------------------------------------------
                                  0.60   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.72   slack (MET)


Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16593_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.14    0.42    0.42 v _16722_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.06                           game.color.reset (net)
                  0.14    0.00    0.42 v _15931_/A (sky130_fd_sc_hd__buf_1)
                  0.31    0.32    0.75 v _15931_/X (sky130_fd_sc_hd__buf_1)
     5    0.05                           _08098_ (net)
                  0.31    0.00    0.75 v _16023_/A (sky130_fd_sc_hd__buf_1)
                  0.13    0.25    1.00 v _16023_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _08118_ (net)
                  0.13    0.00    1.00 v _16048_/A (sky130_fd_sc_hd__buf_1)
                  0.18    0.23    1.23 v _16048_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _08123_ (net)
                  0.18    0.00    1.23 v _16053_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.09    1.32 ^ _16053_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00349_ (net)
                  0.05    0.00    1.32 ^ _16593_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.32   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _16593_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.35    0.60   library removal time
                                  0.60   data required time
-----------------------------------------------------------------------------
                                  0.60   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.72   slack (MET)


Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16561_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.14    0.42    0.42 v _16722_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.06                           game.color.reset (net)
                  0.14    0.00    0.42 v _15931_/A (sky130_fd_sc_hd__buf_1)
                  0.31    0.32    0.75 v _15931_/X (sky130_fd_sc_hd__buf_1)
     5    0.05                           _08098_ (net)
                  0.31    0.00    0.75 v _15992_/A (sky130_fd_sc_hd__buf_1)
                  0.12    0.25    0.99 v _15992_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _08112_ (net)
                  0.12    0.00    0.99 v _16011_/A (sky130_fd_sc_hd__buf_1)
                  0.20    0.24    1.23 v _16011_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _08116_ (net)
                  0.20    0.00    1.23 v _16014_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.08    1.32 ^ _16014_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00318_ (net)
                  0.06    0.00    1.32 ^ _16561_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.32   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _16561_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.35    0.60   library removal time
                                  0.60   data required time
-----------------------------------------------------------------------------
                                  0.60   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.72   slack (MET)


Startpoint: _16548_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16548_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _16548_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.10    0.40    0.40 ^ _16548_/Q (sky130_fd_sc_hd__dfrtp_2)
     2    0.02                           game.freq_2.counter[0] (net)
                  0.10    0.00    0.40 ^ _10447_/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    0.44 v _10447_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00231_ (net)
                  0.02    0.00    0.44 v _16548_/D (sky130_fd_sc_hd__dfrtp_2)
                                  0.44   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _16548_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)


Startpoint: _16717_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16717_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _16717_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.09    0.37    0.37 ^ _16717_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.02                           game.debounce.cnt1[0] (net)
                  0.09    0.00    0.37 ^ _16258_/A1 (sky130_fd_sc_hd__o21ai_2)
                  0.02    0.06    0.43 v _16258_/Y (sky130_fd_sc_hd__o21ai_2)
     1    0.00                           _00775_ (net)
                  0.02    0.00    0.43 v _16717_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.43   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _16717_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)


Startpoint: _16712_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16712_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _16712_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.12    0.39    0.39 ^ _16712_/Q (sky130_fd_sc_hd__dfxtp_2)
     5    0.02                           game.debounce.cnt0[0] (net)
                  0.12    0.00    0.39 ^ _16238_/A1 (sky130_fd_sc_hd__a21oi_2)
                  0.03    0.06    0.45 v _16238_/Y (sky130_fd_sc_hd__a21oi_2)
     1    0.00                           _00770_ (net)
                  0.03    0.00    0.45 v _16712_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.45   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _16712_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.22   slack (MET)


Startpoint: _16719_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16719_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _16719_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.12    0.39    0.39 ^ _16719_/Q (sky130_fd_sc_hd__dfxtp_2)
     5    0.02                           game.debounce.cnt1[2] (net)
                  0.12    0.00    0.39 ^ _16262_/A1 (sky130_fd_sc_hd__a211oi_2)
                  0.03    0.07    0.46 v _16262_/Y (sky130_fd_sc_hd__a211oi_2)
     1    0.00                           _00777_ (net)
                  0.03    0.00    0.46 v _16719_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.46   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _16719_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)


Startpoint: _16568_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16568_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _16568_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.10    0.41    0.41 ^ _16568_/Q (sky130_fd_sc_hd__dfrtp_2)
     3    0.02                           game.freq_21.counter[18] (net)
                  0.10    0.00    0.41 ^ _15924_/A (sky130_fd_sc_hd__xor2_2)
                  0.03    0.06    0.47 v _15924_/X (sky130_fd_sc_hd__xor2_2)
     1    0.00                           _00242_ (net)
                  0.03    0.00    0.47 v _16568_/D (sky130_fd_sc_hd__dfrtp_2)
                                  0.47   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _16568_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.47   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16548_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.14    0.47    0.47 v _16722_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.06                           game.color.reset (net)
                  0.14    0.00    0.47 v _15931_/A (sky130_fd_sc_hd__buf_1)
                  0.31    0.36    0.83 v _15931_/X (sky130_fd_sc_hd__buf_1)
     5    0.05                           _08098_ (net)
                  0.31    0.00    0.83 v _15992_/A (sky130_fd_sc_hd__buf_1)
                  0.12    0.27    1.10 v _15992_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _08112_ (net)
                  0.12    0.00    1.10 v _15993_/A (sky130_fd_sc_hd__buf_1)
                  0.29    0.34    1.44 v _15993_/X (sky130_fd_sc_hd__buf_1)
     5    0.05                           _08113_ (net)
                  0.29    0.00    1.44 v _15998_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.12    1.55 ^ _15998_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00305_ (net)
                  0.07    0.00    1.55 ^ _16548_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.55   data arrival time

                  0.15   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _16548_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.24    9.99   library recovery time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                 -1.55   data arrival time
-----------------------------------------------------------------------------
                                  8.44   slack (MET)


Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16570_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.14    0.47    0.47 v _16722_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.06                           game.color.reset (net)
                  0.14    0.00    0.47 v _15931_/A (sky130_fd_sc_hd__buf_1)
                  0.31    0.36    0.83 v _15931_/X (sky130_fd_sc_hd__buf_1)
     5    0.05                           _08098_ (net)
                  0.31    0.00    0.83 v _16023_/A (sky130_fd_sc_hd__buf_1)
                  0.13    0.28    1.10 v _16023_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _08118_ (net)
                  0.13    0.00    1.10 v _16024_/A (sky130_fd_sc_hd__buf_1)
                  0.25    0.31    1.42 v _16024_/X (sky130_fd_sc_hd__buf_1)
     5    0.04                           _08119_ (net)
                  0.25    0.00    1.42 v _16026_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.11    1.53 ^ _16026_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00327_ (net)
                  0.07    0.00    1.53 ^ _16570_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.53   data arrival time

                  0.15   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _16570_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.24    9.99   library recovery time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                  8.46   slack (MET)


Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16569_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.14    0.47    0.47 v _16722_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.06                           game.color.reset (net)
                  0.14    0.00    0.47 v _15931_/A (sky130_fd_sc_hd__buf_1)
                  0.31    0.36    0.83 v _15931_/X (sky130_fd_sc_hd__buf_1)
     5    0.05                           _08098_ (net)
                  0.31    0.00    0.83 v _16023_/A (sky130_fd_sc_hd__buf_1)
                  0.13    0.28    1.10 v _16023_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _08118_ (net)
                  0.13    0.00    1.10 v _16024_/A (sky130_fd_sc_hd__buf_1)
                  0.25    0.31    1.42 v _16024_/X (sky130_fd_sc_hd__buf_1)
     5    0.04                           _08119_ (net)
                  0.25    0.00    1.42 v _16025_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.11    1.53 ^ _16025_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00326_ (net)
                  0.07    0.00    1.53 ^ _16569_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.53   data arrival time

                  0.15   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _16569_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.25   10.00   library recovery time
                                 10.00   data required time
-----------------------------------------------------------------------------
                                 10.00   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16550_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.14    0.47    0.47 v _16722_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.06                           game.color.reset (net)
                  0.14    0.00    0.47 v _15931_/A (sky130_fd_sc_hd__buf_1)
                  0.31    0.36    0.83 v _15931_/X (sky130_fd_sc_hd__buf_1)
     5    0.05                           _08098_ (net)
                  0.31    0.00    0.83 v _15992_/A (sky130_fd_sc_hd__buf_1)
                  0.12    0.27    1.10 v _15992_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _08112_ (net)
                  0.12    0.00    1.10 v _15999_/A (sky130_fd_sc_hd__buf_1)
                  0.21    0.27    1.37 v _15999_/X (sky130_fd_sc_hd__buf_1)
     5    0.04                           _08114_ (net)
                  0.21    0.00    1.37 v _16001_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    1.47 ^ _16001_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00307_ (net)
                  0.06    0.00    1.47 ^ _16550_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.47   data arrival time

                  0.15   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _16550_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.25   10.00   library recovery time
                                 10.00   data required time
-----------------------------------------------------------------------------
                                 10.00   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                  8.52   slack (MET)


Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16549_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.14    0.47    0.47 v _16722_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.06                           game.color.reset (net)
                  0.14    0.00    0.47 v _15931_/A (sky130_fd_sc_hd__buf_1)
                  0.31    0.36    0.83 v _15931_/X (sky130_fd_sc_hd__buf_1)
     5    0.05                           _08098_ (net)
                  0.31    0.00    0.83 v _15992_/A (sky130_fd_sc_hd__buf_1)
                  0.12    0.27    1.10 v _15992_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _08112_ (net)
                  0.12    0.00    1.10 v _15999_/A (sky130_fd_sc_hd__buf_1)
                  0.21    0.27    1.37 v _15999_/X (sky130_fd_sc_hd__buf_1)
     5    0.04                           _08114_ (net)
                  0.21    0.00    1.37 v _16000_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.10    1.47 ^ _16000_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00306_ (net)
                  0.06    0.00    1.47 ^ _16549_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.47   data arrival time

                  0.15   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _16549_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.25   10.00   library recovery time
                                 10.00   data required time
-----------------------------------------------------------------------------
                                 10.00   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                  8.53   slack (MET)


Startpoint: _16780_ (rising edge-triggered flip-flop)
Endpoint: la_data_out[3] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  5.12    0.00    0.00 ^ _16780_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.22    1.17    1.17 ^ _16780_/Q (sky130_fd_sc_hd__dfrtp_2)
     2    0.05                           game.color.p2_y[1] (net)
                  0.22    0.01    1.18 ^ _08373_/A (sky130_fd_sc_hd__buf_1)
                  0.67    0.57    1.75 ^ _08373_/X (sky130_fd_sc_hd__buf_1)
     5    0.06                           _00903_ (net)
                  0.67    0.01    1.76 ^ _11208_/B (sky130_fd_sc_hd__xor2_2)
                  0.22    0.28    2.04 v _11208_/X (sky130_fd_sc_hd__xor2_2)
     3    0.02                           _03577_ (net)
                  0.22    0.00    2.04 v _11210_/B (sky130_fd_sc_hd__or3_2)
                  0.16    0.66    2.69 v _11210_/X (sky130_fd_sc_hd__or3_2)
     5    0.03                           _03579_ (net)
                  0.16    0.00    2.69 v _11211_/B (sky130_fd_sc_hd__or2_2)
                  0.18    0.49    3.18 v _11211_/X (sky130_fd_sc_hd__or2_2)
     3    0.06                           _03580_ (net)
                  0.18    0.00    3.18 v _11965_/A2 (sky130_fd_sc_hd__a21o_2)
                  0.06    0.31    3.49 v _11965_/X (sky130_fd_sc_hd__a21o_2)
     4    0.02                           _04334_ (net)
                  0.06    0.00    3.49 v _11978_/A2 (sky130_fd_sc_hd__a21o_2)
                  0.06    0.26    3.75 v _11978_/X (sky130_fd_sc_hd__a21o_2)
     2    0.01                           _04347_ (net)
                  0.06    0.00    3.75 v _11982_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.06    0.23    3.98 v _11982_/X (sky130_fd_sc_hd__a21o_2)
     3    0.01                           _04351_ (net)
                  0.06    0.00    3.98 v _12006_/C (sky130_fd_sc_hd__and3_2)
                  0.06    0.25    4.23 v _12006_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _04375_ (net)
                  0.06    0.00    4.23 v _12024_/A (sky130_fd_sc_hd__nor2_2)
                  0.12    0.15    4.39 ^ _12024_/Y (sky130_fd_sc_hd__nor2_2)
     2    0.01                           _04393_ (net)
                  0.12    0.00    4.39 ^ _12076_/A (sky130_fd_sc_hd__buf_1)
                  0.50    0.44    4.82 ^ _12076_/X (sky130_fd_sc_hd__buf_1)
     5    0.04                           _04445_ (net)
                  0.50    0.00    4.83 ^ _12098_/A (sky130_fd_sc_hd__buf_1)
                  0.62    0.57    5.39 ^ _12098_/X (sky130_fd_sc_hd__buf_1)
     5    0.05                           _04467_ (net)
                  0.62    0.00    5.39 ^ _12236_/A (sky130_fd_sc_hd__buf_1)
                  0.35    0.38    5.77 ^ _12236_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _04605_ (net)
                  0.35    0.00    5.77 ^ _12237_/A (sky130_fd_sc_hd__buf_1)
                  0.60    0.54    6.32 ^ _12237_/X (sky130_fd_sc_hd__buf_1)
     5    0.05                           _04606_ (net)
                  0.60    0.00    6.32 ^ _12238_/A (sky130_fd_sc_hd__buf_1)
                  0.64    0.59    6.91 ^ _12238_/X (sky130_fd_sc_hd__buf_1)
     5    0.06                           _04607_ (net)
                  0.64    0.00    6.91 ^ _12261_/A1 (sky130_fd_sc_hd__a311oi_2)
                  0.24    0.33    7.24 v _12261_/Y (sky130_fd_sc_hd__a311oi_2)
     1    0.02                           _04630_ (net)
                  0.24    0.00    7.24 v _12296_/A2 (sky130_fd_sc_hd__o311a_2)
                  0.06    0.47    7.71 v _12296_/X (sky130_fd_sc_hd__o311a_2)
     1    0.00                           _04665_ (net)
                  0.06    0.00    7.71 v _12312_/A2 (sky130_fd_sc_hd__o31a_2)
                  0.05    0.33    8.04 v _12312_/X (sky130_fd_sc_hd__o31a_2)
     1    0.00                           _04681_ (net)
                  0.05    0.00    8.04 v _12459_/A2 (sky130_fd_sc_hd__a221o_2)
                  0.05    0.40    8.44 v _12459_/X (sky130_fd_sc_hd__a221o_2)
     1    0.00                           _04828_ (net)
                  0.05    0.00    8.44 v _12771_/A2 (sky130_fd_sc_hd__a311o_2)
                  0.14    0.50    8.94 v _12771_/X (sky130_fd_sc_hd__a311o_2)
     3    0.04                           _05140_ (net)
                  0.14    0.00    8.94 v _14359_/A1 (sky130_fd_sc_hd__o211a_2)
                  0.04    0.30    9.24 v _14359_/X (sky130_fd_sc_hd__o211a_2)
     1    0.00                           _06726_ (net)
                  0.04    0.00    9.24 v _14360_/A_N (sky130_fd_sc_hd__and2b_2)
                  0.03    0.20    9.44 ^ _14360_/X (sky130_fd_sc_hd__and2b_2)
     1    0.00                           _06727_ (net)
                  0.03    0.00    9.44 ^ _14361_/A (sky130_fd_sc_hd__buf_1)
                  3.25    2.39   11.83 ^ _14361_/X (sky130_fd_sc_hd__buf_1)
     2    0.04                           io_out[9] (net)
                  3.25    0.07   11.90 ^ _17157_/A (sky130_fd_sc_hd__buf_2)
                  0.20    0.57   12.48 ^ _17157_/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           la_data_out[3] (net)
                  0.20    0.00   12.48 ^ la_data_out[3] (out)
                                 12.48   data arrival time

                  0.15   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                -12.48   data arrival time
-----------------------------------------------------------------------------
                                 -4.73   slack (VIOLATED)


Startpoint: _16780_ (rising edge-triggered flip-flop)
Endpoint: io_out[9] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  5.12    0.00    0.00 ^ _16780_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.22    1.17    1.17 ^ _16780_/Q (sky130_fd_sc_hd__dfrtp_2)
     2    0.05                           game.color.p2_y[1] (net)
                  0.22    0.01    1.18 ^ _08373_/A (sky130_fd_sc_hd__buf_1)
                  0.67    0.57    1.75 ^ _08373_/X (sky130_fd_sc_hd__buf_1)
     5    0.06                           _00903_ (net)
                  0.67    0.01    1.76 ^ _11208_/B (sky130_fd_sc_hd__xor2_2)
                  0.22    0.28    2.04 v _11208_/X (sky130_fd_sc_hd__xor2_2)
     3    0.02                           _03577_ (net)
                  0.22    0.00    2.04 v _11210_/B (sky130_fd_sc_hd__or3_2)
                  0.16    0.66    2.69 v _11210_/X (sky130_fd_sc_hd__or3_2)
     5    0.03                           _03579_ (net)
                  0.16    0.00    2.69 v _11211_/B (sky130_fd_sc_hd__or2_2)
                  0.18    0.49    3.18 v _11211_/X (sky130_fd_sc_hd__or2_2)
     3    0.06                           _03580_ (net)
                  0.18    0.00    3.18 v _11965_/A2 (sky130_fd_sc_hd__a21o_2)
                  0.06    0.31    3.49 v _11965_/X (sky130_fd_sc_hd__a21o_2)
     4    0.02                           _04334_ (net)
                  0.06    0.00    3.49 v _11978_/A2 (sky130_fd_sc_hd__a21o_2)
                  0.06    0.26    3.75 v _11978_/X (sky130_fd_sc_hd__a21o_2)
     2    0.01                           _04347_ (net)
                  0.06    0.00    3.75 v _11982_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.06    0.23    3.98 v _11982_/X (sky130_fd_sc_hd__a21o_2)
     3    0.01                           _04351_ (net)
                  0.06    0.00    3.98 v _12006_/C (sky130_fd_sc_hd__and3_2)
                  0.06    0.25    4.23 v _12006_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _04375_ (net)
                  0.06    0.00    4.23 v _12024_/A (sky130_fd_sc_hd__nor2_2)
                  0.12    0.15    4.39 ^ _12024_/Y (sky130_fd_sc_hd__nor2_2)
     2    0.01                           _04393_ (net)
                  0.12    0.00    4.39 ^ _12076_/A (sky130_fd_sc_hd__buf_1)
                  0.50    0.44    4.82 ^ _12076_/X (sky130_fd_sc_hd__buf_1)
     5    0.04                           _04445_ (net)
                  0.50    0.00    4.83 ^ _12098_/A (sky130_fd_sc_hd__buf_1)
                  0.62    0.57    5.39 ^ _12098_/X (sky130_fd_sc_hd__buf_1)
     5    0.05                           _04467_ (net)
                  0.62    0.00    5.39 ^ _12236_/A (sky130_fd_sc_hd__buf_1)
                  0.35    0.38    5.77 ^ _12236_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _04605_ (net)
                  0.35    0.00    5.77 ^ _12237_/A (sky130_fd_sc_hd__buf_1)
                  0.60    0.54    6.32 ^ _12237_/X (sky130_fd_sc_hd__buf_1)
     5    0.05                           _04606_ (net)
                  0.60    0.00    6.32 ^ _12238_/A (sky130_fd_sc_hd__buf_1)
                  0.64    0.59    6.91 ^ _12238_/X (sky130_fd_sc_hd__buf_1)
     5    0.06                           _04607_ (net)
                  0.64    0.00    6.91 ^ _12261_/A1 (sky130_fd_sc_hd__a311oi_2)
                  0.24    0.33    7.24 v _12261_/Y (sky130_fd_sc_hd__a311oi_2)
     1    0.02                           _04630_ (net)
                  0.24    0.00    7.24 v _12296_/A2 (sky130_fd_sc_hd__o311a_2)
                  0.06    0.47    7.71 v _12296_/X (sky130_fd_sc_hd__o311a_2)
     1    0.00                           _04665_ (net)
                  0.06    0.00    7.71 v _12312_/A2 (sky130_fd_sc_hd__o31a_2)
                  0.05    0.33    8.04 v _12312_/X (sky130_fd_sc_hd__o31a_2)
     1    0.00                           _04681_ (net)
                  0.05    0.00    8.04 v _12459_/A2 (sky130_fd_sc_hd__a221o_2)
                  0.05    0.40    8.44 v _12459_/X (sky130_fd_sc_hd__a221o_2)
     1    0.00                           _04828_ (net)
                  0.05    0.00    8.44 v _12771_/A2 (sky130_fd_sc_hd__a311o_2)
                  0.14    0.50    8.94 v _12771_/X (sky130_fd_sc_hd__a311o_2)
     3    0.04                           _05140_ (net)
                  0.14    0.00    8.94 v _14359_/A1 (sky130_fd_sc_hd__o211a_2)
                  0.04    0.30    9.24 v _14359_/X (sky130_fd_sc_hd__o211a_2)
     1    0.00                           _06726_ (net)
                  0.04    0.00    9.24 v _14360_/A_N (sky130_fd_sc_hd__and2b_2)
                  0.03    0.20    9.44 ^ _14360_/X (sky130_fd_sc_hd__and2b_2)
     1    0.00                           _06727_ (net)
                  0.03    0.00    9.44 ^ _14361_/A (sky130_fd_sc_hd__buf_1)
                  3.25    2.39   11.83 ^ _14361_/X (sky130_fd_sc_hd__buf_1)
     2    0.04                           io_out[9] (net)
                  3.25    0.06   11.89 ^ io_out[9] (out)
                                 11.89   data arrival time

                  0.15   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                -11.89   data arrival time
-----------------------------------------------------------------------------
                                 -4.14   slack (VIOLATED)


Startpoint: _16780_ (rising edge-triggered flip-flop)
Endpoint: la_data_out[7] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  5.12    0.00    0.00 ^ _16780_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.22    1.17    1.17 ^ _16780_/Q (sky130_fd_sc_hd__dfrtp_2)
     2    0.05                           game.color.p2_y[1] (net)
                  0.22    0.01    1.18 ^ _08373_/A (sky130_fd_sc_hd__buf_1)
                  0.67    0.57    1.75 ^ _08373_/X (sky130_fd_sc_hd__buf_1)
     5    0.06                           _00903_ (net)
                  0.67    0.01    1.76 ^ _11208_/B (sky130_fd_sc_hd__xor2_2)
                  0.22    0.28    2.04 v _11208_/X (sky130_fd_sc_hd__xor2_2)
     3    0.02                           _03577_ (net)
                  0.22    0.00    2.04 v _11210_/B (sky130_fd_sc_hd__or3_2)
                  0.16    0.66    2.69 v _11210_/X (sky130_fd_sc_hd__or3_2)
     5    0.03                           _03579_ (net)
                  0.16    0.00    2.69 v _11211_/B (sky130_fd_sc_hd__or2_2)
                  0.18    0.49    3.18 v _11211_/X (sky130_fd_sc_hd__or2_2)
     3    0.06                           _03580_ (net)
                  0.18    0.00    3.18 v _11965_/A2 (sky130_fd_sc_hd__a21o_2)
                  0.06    0.31    3.49 v _11965_/X (sky130_fd_sc_hd__a21o_2)
     4    0.02                           _04334_ (net)
                  0.06    0.00    3.49 v _11978_/A2 (sky130_fd_sc_hd__a21o_2)
                  0.06    0.26    3.75 v _11978_/X (sky130_fd_sc_hd__a21o_2)
     2    0.01                           _04347_ (net)
                  0.06    0.00    3.75 v _11982_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.06    0.23    3.98 v _11982_/X (sky130_fd_sc_hd__a21o_2)
     3    0.01                           _04351_ (net)
                  0.06    0.00    3.98 v _12006_/C (sky130_fd_sc_hd__and3_2)
                  0.06    0.25    4.23 v _12006_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _04375_ (net)
                  0.06    0.00    4.23 v _12024_/A (sky130_fd_sc_hd__nor2_2)
                  0.12    0.15    4.39 ^ _12024_/Y (sky130_fd_sc_hd__nor2_2)
     2    0.01                           _04393_ (net)
                  0.12    0.00    4.39 ^ _12076_/A (sky130_fd_sc_hd__buf_1)
                  0.50    0.44    4.82 ^ _12076_/X (sky130_fd_sc_hd__buf_1)
     5    0.04                           _04445_ (net)
                  0.50    0.00    4.83 ^ _12098_/A (sky130_fd_sc_hd__buf_1)
                  0.62    0.57    5.39 ^ _12098_/X (sky130_fd_sc_hd__buf_1)
     5    0.05                           _04467_ (net)
                  0.62    0.00    5.39 ^ _12236_/A (sky130_fd_sc_hd__buf_1)
                  0.35    0.38    5.77 ^ _12236_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _04605_ (net)
                  0.35    0.00    5.77 ^ _12237_/A (sky130_fd_sc_hd__buf_1)
                  0.60    0.54    6.32 ^ _12237_/X (sky130_fd_sc_hd__buf_1)
     5    0.05                           _04606_ (net)
                  0.60    0.00    6.32 ^ _12238_/A (sky130_fd_sc_hd__buf_1)
                  0.64    0.59    6.91 ^ _12238_/X (sky130_fd_sc_hd__buf_1)
     5    0.06                           _04607_ (net)
                  0.64    0.00    6.91 ^ _12261_/A1 (sky130_fd_sc_hd__a311oi_2)
                  0.24    0.33    7.24 v _12261_/Y (sky130_fd_sc_hd__a311oi_2)
     1    0.02                           _04630_ (net)
                  0.24    0.00    7.24 v _12296_/A2 (sky130_fd_sc_hd__o311a_2)
                  0.06    0.47    7.71 v _12296_/X (sky130_fd_sc_hd__o311a_2)
     1    0.00                           _04665_ (net)
                  0.06    0.00    7.71 v _12312_/A2 (sky130_fd_sc_hd__o31a_2)
                  0.05    0.33    8.04 v _12312_/X (sky130_fd_sc_hd__o31a_2)
     1    0.00                           _04681_ (net)
                  0.05    0.00    8.04 v _12459_/A2 (sky130_fd_sc_hd__a221o_2)
                  0.05    0.40    8.44 v _12459_/X (sky130_fd_sc_hd__a221o_2)
     1    0.00                           _04828_ (net)
                  0.05    0.00    8.44 v _12771_/A2 (sky130_fd_sc_hd__a311o_2)
                  0.14    0.50    8.94 v _12771_/X (sky130_fd_sc_hd__a311o_2)
     3    0.04                           _05140_ (net)
                  0.14    0.00    8.94 v _13094_/B (sky130_fd_sc_hd__nor3_2)
                  0.23    0.28    9.22 ^ _13094_/Y (sky130_fd_sc_hd__nor3_2)
     2    0.01                           _05463_ (net)
                  0.23    0.00    9.22 ^ _14356_/B1 (sky130_fd_sc_hd__a21o_2)
                  0.03    0.13    9.35 ^ _14356_/X (sky130_fd_sc_hd__a21o_2)
     1    0.00                           _06724_ (net)
                  0.03    0.00    9.35 ^ _14357_/A3 (sky130_fd_sc_hd__o31a_2)
                  1.34    1.07   10.41 ^ _14357_/X (sky130_fd_sc_hd__o31a_2)
     2    0.04                           io_out[7] (net)
                  1.34    0.06   10.48 ^ _17160_/A (sky130_fd_sc_hd__buf_2)
                  0.19    0.41   10.89 ^ _17160_/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           la_data_out[7] (net)
                  0.19    0.00   10.89 ^ la_data_out[7] (out)
                                 10.89   data arrival time

                  0.15   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                -10.89   data arrival time
-----------------------------------------------------------------------------
                                 -3.14   slack (VIOLATED)


Startpoint: _16780_ (rising edge-triggered flip-flop)
Endpoint: la_data_out[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  5.12    0.00    0.00 ^ _16780_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.22    1.17    1.17 ^ _16780_/Q (sky130_fd_sc_hd__dfrtp_2)
     2    0.05                           game.color.p2_y[1] (net)
                  0.22    0.01    1.18 ^ _08373_/A (sky130_fd_sc_hd__buf_1)
                  0.67    0.57    1.75 ^ _08373_/X (sky130_fd_sc_hd__buf_1)
     5    0.06                           _00903_ (net)
                  0.67    0.01    1.76 ^ _11208_/B (sky130_fd_sc_hd__xor2_2)
                  0.22    0.28    2.04 v _11208_/X (sky130_fd_sc_hd__xor2_2)
     3    0.02                           _03577_ (net)
                  0.22    0.00    2.04 v _11210_/B (sky130_fd_sc_hd__or3_2)
                  0.16    0.66    2.69 v _11210_/X (sky130_fd_sc_hd__or3_2)
     5    0.03                           _03579_ (net)
                  0.16    0.00    2.69 v _11211_/B (sky130_fd_sc_hd__or2_2)
                  0.18    0.49    3.18 v _11211_/X (sky130_fd_sc_hd__or2_2)
     3    0.06                           _03580_ (net)
                  0.18    0.00    3.18 v _11965_/A2 (sky130_fd_sc_hd__a21o_2)
                  0.06    0.31    3.49 v _11965_/X (sky130_fd_sc_hd__a21o_2)
     4    0.02                           _04334_ (net)
                  0.06    0.00    3.49 v _11978_/A2 (sky130_fd_sc_hd__a21o_2)
                  0.06    0.26    3.75 v _11978_/X (sky130_fd_sc_hd__a21o_2)
     2    0.01                           _04347_ (net)
                  0.06    0.00    3.75 v _11982_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.06    0.23    3.98 v _11982_/X (sky130_fd_sc_hd__a21o_2)
     3    0.01                           _04351_ (net)
                  0.06    0.00    3.98 v _12006_/C (sky130_fd_sc_hd__and3_2)
                  0.06    0.25    4.23 v _12006_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _04375_ (net)
                  0.06    0.00    4.23 v _12024_/A (sky130_fd_sc_hd__nor2_2)
                  0.12    0.15    4.39 ^ _12024_/Y (sky130_fd_sc_hd__nor2_2)
     2    0.01                           _04393_ (net)
                  0.12    0.00    4.39 ^ _12076_/A (sky130_fd_sc_hd__buf_1)
                  0.50    0.44    4.82 ^ _12076_/X (sky130_fd_sc_hd__buf_1)
     5    0.04                           _04445_ (net)
                  0.50    0.00    4.83 ^ _12098_/A (sky130_fd_sc_hd__buf_1)
                  0.62    0.57    5.39 ^ _12098_/X (sky130_fd_sc_hd__buf_1)
     5    0.05                           _04467_ (net)
                  0.62    0.00    5.39 ^ _12236_/A (sky130_fd_sc_hd__buf_1)
                  0.35    0.38    5.77 ^ _12236_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _04605_ (net)
                  0.35    0.00    5.77 ^ _12237_/A (sky130_fd_sc_hd__buf_1)
                  0.60    0.54    6.32 ^ _12237_/X (sky130_fd_sc_hd__buf_1)
     5    0.05                           _04606_ (net)
                  0.60    0.00    6.32 ^ _12238_/A (sky130_fd_sc_hd__buf_1)
                  0.64    0.59    6.91 ^ _12238_/X (sky130_fd_sc_hd__buf_1)
     5    0.06                           _04607_ (net)
                  0.64    0.00    6.91 ^ _12261_/A1 (sky130_fd_sc_hd__a311oi_2)
                  0.24    0.33    7.24 v _12261_/Y (sky130_fd_sc_hd__a311oi_2)
     1    0.02                           _04630_ (net)
                  0.24    0.00    7.24 v _12296_/A2 (sky130_fd_sc_hd__o311a_2)
                  0.06    0.47    7.71 v _12296_/X (sky130_fd_sc_hd__o311a_2)
     1    0.00                           _04665_ (net)
                  0.06    0.00    7.71 v _12312_/A2 (sky130_fd_sc_hd__o31a_2)
                  0.05    0.33    8.04 v _12312_/X (sky130_fd_sc_hd__o31a_2)
     1    0.00                           _04681_ (net)
                  0.05    0.00    8.04 v _12459_/A2 (sky130_fd_sc_hd__a221o_2)
                  0.05    0.40    8.44 v _12459_/X (sky130_fd_sc_hd__a221o_2)
     1    0.00                           _04828_ (net)
                  0.05    0.00    8.44 v _12771_/A2 (sky130_fd_sc_hd__a311o_2)
                  0.14    0.50    8.94 v _12771_/X (sky130_fd_sc_hd__a311o_2)
     3    0.04                           _05140_ (net)
                  0.14    0.00    8.94 v _13094_/B (sky130_fd_sc_hd__nor3_2)
                  0.23    0.28    9.22 ^ _13094_/Y (sky130_fd_sc_hd__nor3_2)
     2    0.01                           _05463_ (net)
                  0.23    0.00    9.22 ^ _14274_/B1 (sky130_fd_sc_hd__a311o_2)
                  0.04    0.16    9.38 ^ _14274_/X (sky130_fd_sc_hd__a311o_2)
     1    0.00                           _06643_ (net)
                  0.04    0.00    9.38 ^ _14275_/A2 (sky130_fd_sc_hd__o21a_2)
                  0.99    0.81   10.19 ^ _14275_/X (sky130_fd_sc_hd__o21a_2)
     2    0.04                           io_out[6] (net)
                  0.99    0.02   10.20 ^ _17159_/A (sky130_fd_sc_hd__buf_2)
                  0.54    0.62   10.83 ^ _17159_/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           la_data_out[6] (net)
                  0.54    0.04   10.86 ^ la_data_out[6] (out)
                                 10.86   data arrival time

                  0.15   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                -10.86   data arrival time
-----------------------------------------------------------------------------
                                 -3.11   slack (VIOLATED)


Startpoint: _16724_ (rising edge-triggered flip-flop)
Endpoint: la_data_out[4] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  5.12    0.00    0.00 ^ _16724_/CLK (sky130_fd_sc_hd__dfstp_2)
                  0.06    1.21    1.21 ^ _16724_/Q (sky130_fd_sc_hd__dfstp_2)
     2    0.01                           game.color.p1_x[0] (net)
                  0.06    0.00    1.21 ^ _09408_/A (sky130_fd_sc_hd__buf_1)
                  0.75    0.60    1.82 ^ _09408_/X (sky130_fd_sc_hd__buf_1)
     5    0.06                           _01938_ (net)
                  0.75    0.00    1.82 ^ _11330_/B_N (sky130_fd_sc_hd__or2b_2)
                  0.08    0.41    2.23 v _11330_/X (sky130_fd_sc_hd__or2b_2)
     2    0.01                           _03699_ (net)
                  0.08    0.00    2.23 v _11332_/A2 (sky130_fd_sc_hd__a21o_2)
                  0.08    0.29    2.53 v _11332_/X (sky130_fd_sc_hd__a21o_2)
     4    0.03                           _03701_ (net)
                  0.08    0.00    2.53 v _13097_/A (sky130_fd_sc_hd__xor2_2)
                  1.03    0.87    3.39 ^ _13097_/X (sky130_fd_sc_hd__xor2_2)
     5    0.09                           _05466_ (net)
                  1.03    0.02    3.42 ^ _13098_/B (sky130_fd_sc_hd__and2_2)
                  0.11    0.35    3.77 ^ _13098_/X (sky130_fd_sc_hd__and2_2)
     3    0.02                           _05467_ (net)
                  0.11    0.00    3.77 ^ _13116_/A (sky130_fd_sc_hd__or2_2)
                  0.09    0.18    3.95 ^ _13116_/X (sky130_fd_sc_hd__or2_2)
     2    0.02                           _05485_ (net)
                  0.09    0.00    3.95 ^ _13119_/A (sky130_fd_sc_hd__xor2_2)
                  0.33    0.32    4.26 ^ _13119_/X (sky130_fd_sc_hd__xor2_2)
     3    0.03                           _05488_ (net)
                  0.33    0.00    4.26 ^ _13212_/B (sky130_fd_sc_hd__xor2_2)
                  0.21    0.26    4.52 ^ _13212_/X (sky130_fd_sc_hd__xor2_2)
     3    0.01                           _05581_ (net)
                  0.21    0.00    4.52 ^ _13267_/A (sky130_fd_sc_hd__buf_1)
                  0.30    0.31    4.83 ^ _13267_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _05636_ (net)
                  0.30    0.00    4.83 ^ _13268_/A (sky130_fd_sc_hd__buf_1)
                  0.45    0.43    5.26 ^ _13268_/X (sky130_fd_sc_hd__buf_1)
     5    0.04                           _05637_ (net)
                  0.45    0.00    5.26 ^ _13269_/A (sky130_fd_sc_hd__buf_1)
                  0.60    0.55    5.81 ^ _13269_/X (sky130_fd_sc_hd__buf_1)
     5    0.05                           _05638_ (net)
                  0.60    0.00    5.82 ^ _13411_/A (sky130_fd_sc_hd__buf_1)
                  0.47    0.47    6.29 ^ _13411_/X (sky130_fd_sc_hd__buf_1)
     5    0.04                           _05780_ (net)
                  0.47    0.00    6.29 ^ _13874_/A (sky130_fd_sc_hd__buf_1)
                  0.71    0.63    6.91 ^ _13874_/X (sky130_fd_sc_hd__buf_1)
     5    0.06                           _06243_ (net)
                  0.71    0.01    6.92 ^ _14068_/B1 (sky130_fd_sc_hd__o21ai_2)
                  0.20    0.25    7.17 v _14068_/Y (sky130_fd_sc_hd__o21ai_2)
     1    0.02                           _06437_ (net)
                  0.20    0.00    7.17 v _14072_/A3 (sky130_fd_sc_hd__a311o_2)
                  0.07    0.49    7.66 v _14072_/X (sky130_fd_sc_hd__a311o_2)
     1    0.01                           _06441_ (net)
                  0.07    0.00    7.66 v _14094_/A2 (sky130_fd_sc_hd__a31o_2)
                  0.06    0.28    7.94 v _14094_/X (sky130_fd_sc_hd__a31o_2)
     1    0.01                           _06463_ (net)
                  0.06    0.00    7.94 v _14169_/A1 (sky130_fd_sc_hd__a211o_2)
                  0.06    0.32    8.27 v _14169_/X (sky130_fd_sc_hd__a211o_2)
     1    0.01                           _06538_ (net)
                  0.06    0.00    8.27 v _14272_/A3 (sky130_fd_sc_hd__a311o_2)
                  0.15    0.54    8.80 v _14272_/X (sky130_fd_sc_hd__a311o_2)
     2    0.05                           _06641_ (net)
                  0.15    0.01    8.81 v _14276_/B1 (sky130_fd_sc_hd__o21ai_2)
                  0.13    0.11    8.92 ^ _14276_/Y (sky130_fd_sc_hd__o21ai_2)
     1    0.01                           _06644_ (net)
                  0.13    0.00    8.92 ^ _14314_/A2 (sky130_fd_sc_hd__o21bai_2)
                  0.08    0.10    9.02 v _14314_/Y (sky130_fd_sc_hd__o21bai_2)
     2    0.01                           _06682_ (net)
                  0.08    0.00    9.02 v _14368_/C1 (sky130_fd_sc_hd__a211o_2)
                  0.05    0.29    9.31 v _14368_/X (sky130_fd_sc_hd__a211o_2)
     1    0.00                           _06734_ (net)
                  0.05    0.00    9.31 v _14369_/A2 (sky130_fd_sc_hd__o21a_2)
                  0.68    0.72   10.02 v _14369_/X (sky130_fd_sc_hd__o21a_2)
     2    0.04                           io_out[10] (net)
                  0.69    0.07   10.09 v _17158_/A (sky130_fd_sc_hd__buf_2)
                  0.10    0.44   10.53 v _17158_/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           la_data_out[4] (net)
                  0.10    0.00   10.53 v la_data_out[4] (out)
                                 10.53   data arrival time

                  0.15   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                -10.53   data arrival time
-----------------------------------------------------------------------------
                                 -2.78   slack (VIOLATED)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16548_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.14    0.47    0.47 v _16722_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.06                           game.color.reset (net)
                  0.14    0.00    0.47 v _15931_/A (sky130_fd_sc_hd__buf_1)
                  0.31    0.36    0.83 v _15931_/X (sky130_fd_sc_hd__buf_1)
     5    0.05                           _08098_ (net)
                  0.31    0.00    0.83 v _15992_/A (sky130_fd_sc_hd__buf_1)
                  0.12    0.27    1.10 v _15992_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _08112_ (net)
                  0.12    0.00    1.10 v _15993_/A (sky130_fd_sc_hd__buf_1)
                  0.29    0.34    1.44 v _15993_/X (sky130_fd_sc_hd__buf_1)
     5    0.05                           _08113_ (net)
                  0.29    0.00    1.44 v _15998_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.12    1.55 ^ _15998_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00305_ (net)
                  0.07    0.00    1.55 ^ _16548_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.55   data arrival time

                  0.15   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _16548_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.24    9.99   library recovery time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                 -1.55   data arrival time
-----------------------------------------------------------------------------
                                  8.44   slack (MET)


Startpoint: _16780_ (rising edge-triggered flip-flop)
Endpoint: la_data_out[3] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  5.12    0.00    0.00 ^ _16780_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.22    1.17    1.17 ^ _16780_/Q (sky130_fd_sc_hd__dfrtp_2)
     2    0.05                           game.color.p2_y[1] (net)
                  0.22    0.01    1.18 ^ _08373_/A (sky130_fd_sc_hd__buf_1)
                  0.67    0.57    1.75 ^ _08373_/X (sky130_fd_sc_hd__buf_1)
     5    0.06                           _00903_ (net)
                  0.67    0.01    1.76 ^ _11208_/B (sky130_fd_sc_hd__xor2_2)
                  0.22    0.28    2.04 v _11208_/X (sky130_fd_sc_hd__xor2_2)
     3    0.02                           _03577_ (net)
                  0.22    0.00    2.04 v _11210_/B (sky130_fd_sc_hd__or3_2)
                  0.16    0.66    2.69 v _11210_/X (sky130_fd_sc_hd__or3_2)
     5    0.03                           _03579_ (net)
                  0.16    0.00    2.69 v _11211_/B (sky130_fd_sc_hd__or2_2)
                  0.18    0.49    3.18 v _11211_/X (sky130_fd_sc_hd__or2_2)
     3    0.06                           _03580_ (net)
                  0.18    0.00    3.18 v _11965_/A2 (sky130_fd_sc_hd__a21o_2)
                  0.06    0.31    3.49 v _11965_/X (sky130_fd_sc_hd__a21o_2)
     4    0.02                           _04334_ (net)
                  0.06    0.00    3.49 v _11978_/A2 (sky130_fd_sc_hd__a21o_2)
                  0.06    0.26    3.75 v _11978_/X (sky130_fd_sc_hd__a21o_2)
     2    0.01                           _04347_ (net)
                  0.06    0.00    3.75 v _11982_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.06    0.23    3.98 v _11982_/X (sky130_fd_sc_hd__a21o_2)
     3    0.01                           _04351_ (net)
                  0.06    0.00    3.98 v _12006_/C (sky130_fd_sc_hd__and3_2)
                  0.06    0.25    4.23 v _12006_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _04375_ (net)
                  0.06    0.00    4.23 v _12024_/A (sky130_fd_sc_hd__nor2_2)
                  0.12    0.15    4.39 ^ _12024_/Y (sky130_fd_sc_hd__nor2_2)
     2    0.01                           _04393_ (net)
                  0.12    0.00    4.39 ^ _12076_/A (sky130_fd_sc_hd__buf_1)
                  0.50    0.44    4.82 ^ _12076_/X (sky130_fd_sc_hd__buf_1)
     5    0.04                           _04445_ (net)
                  0.50    0.00    4.83 ^ _12098_/A (sky130_fd_sc_hd__buf_1)
                  0.62    0.57    5.39 ^ _12098_/X (sky130_fd_sc_hd__buf_1)
     5    0.05                           _04467_ (net)
                  0.62    0.00    5.39 ^ _12236_/A (sky130_fd_sc_hd__buf_1)
                  0.35    0.38    5.77 ^ _12236_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _04605_ (net)
                  0.35    0.00    5.77 ^ _12237_/A (sky130_fd_sc_hd__buf_1)
                  0.60    0.54    6.32 ^ _12237_/X (sky130_fd_sc_hd__buf_1)
     5    0.05                           _04606_ (net)
                  0.60    0.00    6.32 ^ _12238_/A (sky130_fd_sc_hd__buf_1)
                  0.64    0.59    6.91 ^ _12238_/X (sky130_fd_sc_hd__buf_1)
     5    0.06                           _04607_ (net)
                  0.64    0.00    6.91 ^ _12261_/A1 (sky130_fd_sc_hd__a311oi_2)
                  0.24    0.33    7.24 v _12261_/Y (sky130_fd_sc_hd__a311oi_2)
     1    0.02                           _04630_ (net)
                  0.24    0.00    7.24 v _12296_/A2 (sky130_fd_sc_hd__o311a_2)
                  0.06    0.47    7.71 v _12296_/X (sky130_fd_sc_hd__o311a_2)
     1    0.00                           _04665_ (net)
                  0.06    0.00    7.71 v _12312_/A2 (sky130_fd_sc_hd__o31a_2)
                  0.05    0.33    8.04 v _12312_/X (sky130_fd_sc_hd__o31a_2)
     1    0.00                           _04681_ (net)
                  0.05    0.00    8.04 v _12459_/A2 (sky130_fd_sc_hd__a221o_2)
                  0.05    0.40    8.44 v _12459_/X (sky130_fd_sc_hd__a221o_2)
     1    0.00                           _04828_ (net)
                  0.05    0.00    8.44 v _12771_/A2 (sky130_fd_sc_hd__a311o_2)
                  0.14    0.50    8.94 v _12771_/X (sky130_fd_sc_hd__a311o_2)
     3    0.04                           _05140_ (net)
                  0.14    0.00    8.94 v _14359_/A1 (sky130_fd_sc_hd__o211a_2)
                  0.04    0.30    9.24 v _14359_/X (sky130_fd_sc_hd__o211a_2)
     1    0.00                           _06726_ (net)
                  0.04    0.00    9.24 v _14360_/A_N (sky130_fd_sc_hd__and2b_2)
                  0.03    0.20    9.44 ^ _14360_/X (sky130_fd_sc_hd__and2b_2)
     1    0.00                           _06727_ (net)
                  0.03    0.00    9.44 ^ _14361_/A (sky130_fd_sc_hd__buf_1)
                  3.25    2.39   11.83 ^ _14361_/X (sky130_fd_sc_hd__buf_1)
     2    0.04                           io_out[9] (net)
                  3.25    0.07   11.90 ^ _17157_/A (sky130_fd_sc_hd__buf_2)
                  0.20    0.57   12.48 ^ _17157_/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           la_data_out[3] (net)
                  0.20    0.00   12.48 ^ la_data_out[3] (out)
                                 12.48   data arrival time

                  0.15   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                -12.48   data arrival time
-----------------------------------------------------------------------------
                                 -4.73   slack (VIOLATED)



===========================================================================
report_checks --slack_max -0.01
============================================================================
Startpoint: _16780_ (rising edge-triggered flip-flop)
Endpoint: la_data_out[3] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  5.12    0.00    0.00 ^ _16780_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.22    1.17    1.17 ^ _16780_/Q (sky130_fd_sc_hd__dfrtp_2)
     2    0.05                           game.color.p2_y[1] (net)
                  0.22    0.01    1.18 ^ _08373_/A (sky130_fd_sc_hd__buf_1)
                  0.67    0.57    1.75 ^ _08373_/X (sky130_fd_sc_hd__buf_1)
     5    0.06                           _00903_ (net)
                  0.67    0.01    1.76 ^ _11208_/B (sky130_fd_sc_hd__xor2_2)
                  0.22    0.28    2.04 v _11208_/X (sky130_fd_sc_hd__xor2_2)
     3    0.02                           _03577_ (net)
                  0.22    0.00    2.04 v _11210_/B (sky130_fd_sc_hd__or3_2)
                  0.16    0.66    2.69 v _11210_/X (sky130_fd_sc_hd__or3_2)
     5    0.03                           _03579_ (net)
                  0.16    0.00    2.69 v _11211_/B (sky130_fd_sc_hd__or2_2)
                  0.18    0.49    3.18 v _11211_/X (sky130_fd_sc_hd__or2_2)
     3    0.06                           _03580_ (net)
                  0.18    0.00    3.18 v _11965_/A2 (sky130_fd_sc_hd__a21o_2)
                  0.06    0.31    3.49 v _11965_/X (sky130_fd_sc_hd__a21o_2)
     4    0.02                           _04334_ (net)
                  0.06    0.00    3.49 v _11978_/A2 (sky130_fd_sc_hd__a21o_2)
                  0.06    0.26    3.75 v _11978_/X (sky130_fd_sc_hd__a21o_2)
     2    0.01                           _04347_ (net)
                  0.06    0.00    3.75 v _11982_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.06    0.23    3.98 v _11982_/X (sky130_fd_sc_hd__a21o_2)
     3    0.01                           _04351_ (net)
                  0.06    0.00    3.98 v _12006_/C (sky130_fd_sc_hd__and3_2)
                  0.06    0.25    4.23 v _12006_/X (sky130_fd_sc_hd__and3_2)
     3    0.01                           _04375_ (net)
                  0.06    0.00    4.23 v _12024_/A (sky130_fd_sc_hd__nor2_2)
                  0.12    0.15    4.39 ^ _12024_/Y (sky130_fd_sc_hd__nor2_2)
     2    0.01                           _04393_ (net)
                  0.12    0.00    4.39 ^ _12076_/A (sky130_fd_sc_hd__buf_1)
                  0.50    0.44    4.82 ^ _12076_/X (sky130_fd_sc_hd__buf_1)
     5    0.04                           _04445_ (net)
                  0.50    0.00    4.83 ^ _12098_/A (sky130_fd_sc_hd__buf_1)
                  0.62    0.57    5.39 ^ _12098_/X (sky130_fd_sc_hd__buf_1)
     5    0.05                           _04467_ (net)
                  0.62    0.00    5.39 ^ _12236_/A (sky130_fd_sc_hd__buf_1)
                  0.35    0.38    5.77 ^ _12236_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _04605_ (net)
                  0.35    0.00    5.77 ^ _12237_/A (sky130_fd_sc_hd__buf_1)
                  0.60    0.54    6.32 ^ _12237_/X (sky130_fd_sc_hd__buf_1)
     5    0.05                           _04606_ (net)
                  0.60    0.00    6.32 ^ _12238_/A (sky130_fd_sc_hd__buf_1)
                  0.64    0.59    6.91 ^ _12238_/X (sky130_fd_sc_hd__buf_1)
     5    0.06                           _04607_ (net)
                  0.64    0.00    6.91 ^ _12261_/A1 (sky130_fd_sc_hd__a311oi_2)
                  0.24    0.33    7.24 v _12261_/Y (sky130_fd_sc_hd__a311oi_2)
     1    0.02                           _04630_ (net)
                  0.24    0.00    7.24 v _12296_/A2 (sky130_fd_sc_hd__o311a_2)
                  0.06    0.47    7.71 v _12296_/X (sky130_fd_sc_hd__o311a_2)
     1    0.00                           _04665_ (net)
                  0.06    0.00    7.71 v _12312_/A2 (sky130_fd_sc_hd__o31a_2)
                  0.05    0.33    8.04 v _12312_/X (sky130_fd_sc_hd__o31a_2)
     1    0.00                           _04681_ (net)
                  0.05    0.00    8.04 v _12459_/A2 (sky130_fd_sc_hd__a221o_2)
                  0.05    0.40    8.44 v _12459_/X (sky130_fd_sc_hd__a221o_2)
     1    0.00                           _04828_ (net)
                  0.05    0.00    8.44 v _12771_/A2 (sky130_fd_sc_hd__a311o_2)
                  0.14    0.50    8.94 v _12771_/X (sky130_fd_sc_hd__a311o_2)
     3    0.04                           _05140_ (net)
                  0.14    0.00    8.94 v _14359_/A1 (sky130_fd_sc_hd__o211a_2)
                  0.04    0.30    9.24 v _14359_/X (sky130_fd_sc_hd__o211a_2)
     1    0.00                           _06726_ (net)
                  0.04    0.00    9.24 v _14360_/A_N (sky130_fd_sc_hd__and2b_2)
                  0.03    0.20    9.44 ^ _14360_/X (sky130_fd_sc_hd__and2b_2)
     1    0.00                           _06727_ (net)
                  0.03    0.00    9.44 ^ _14361_/A (sky130_fd_sc_hd__buf_1)
                  3.25    2.39   11.83 ^ _14361_/X (sky130_fd_sc_hd__buf_1)
     2    0.04                           io_out[9] (net)
                  3.25    0.07   11.90 ^ _17157_/A (sky130_fd_sc_hd__buf_2)
                  0.20    0.57   12.48 ^ _17157_/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           la_data_out[3] (net)
                  0.20    0.00   12.48 ^ la_data_out[3] (out)
                                 12.48   data arrival time

                  0.15   10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                -12.48   data arrival time
-----------------------------------------------------------------------------
                                 -4.73   slack (VIOLATED)


check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_16499_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16497_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16754_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16757_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16498_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16500_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16728_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16739_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16756_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16727_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16738_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16725_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16743_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16726_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16746_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16744_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16745_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16742_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16740_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16741_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16750_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16747_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16749_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16751_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16748_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16768_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16769_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16771_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16770_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16772_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16773_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16775_/CLK                             1.50    5.13   -3.63 (VIOLATED)
_16774_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16776_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16874_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16875_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16876_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16877_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16878_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16880_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16879_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16881_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16789_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16788_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16882_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16731_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16730_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16729_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16732_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16733_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16734_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16736_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16735_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16737_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16724_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16883_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16843_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16752_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16884_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16886_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16759_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16857_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16864_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16844_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16856_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16863_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16758_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16855_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16865_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16854_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16828_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16866_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16833_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16831_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16853_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16858_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16862_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16861_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16860_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16832_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16859_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16887_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16834_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16830_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16829_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16755_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16777_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16842_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16778_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16779_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16791_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16792_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16790_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16827_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16793_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16797_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16796_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16794_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16795_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16889_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16826_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16825_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16753_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16891_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16811_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16812_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16710_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16852_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16824_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16783_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16784_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16785_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16787_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16786_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16885_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16888_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16890_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16823_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16821_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16780_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16781_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16782_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16760_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16761_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16762_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16763_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16764_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16822_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16845_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16847_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16846_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16766_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16848_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16849_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16765_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16767_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16850_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16839_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16851_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16818_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16892_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16835_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16836_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16837_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16819_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16867_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16868_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16820_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16841_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16869_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16904_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16903_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16870_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16871_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16817_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16872_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16815_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16902_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16873_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16838_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16840_/CLK                             1.50    5.12   -3.62 (VIOLATED)
_16816_/CLK                             1.50    5.11   -3.61 (VIOLATED)
_16901_/CLK                             1.50    5.11   -3.61 (VIOLATED)
_16814_/CLK                             1.50    5.11   -3.61 (VIOLATED)
_16813_/CLK                             1.50    5.11   -3.61 (VIOLATED)
_16898_/CLK                             1.50    5.11   -3.61 (VIOLATED)
_16899_/CLK                             1.50    5.11   -3.61 (VIOLATED)
_16900_/CLK                             1.50    5.11   -3.61 (VIOLATED)
_16810_/CLK                             1.50    5.11   -3.61 (VIOLATED)
_16808_/CLK                             1.50    5.11   -3.61 (VIOLATED)
_16809_/CLK                             1.50    5.11   -3.61 (VIOLATED)
_16798_/CLK                             1.50    5.11   -3.61 (VIOLATED)
_16799_/CLK                             1.50    5.11   -3.61 (VIOLATED)
_16801_/CLK                             1.50    5.11   -3.61 (VIOLATED)
_16802_/CLK                             1.50    5.11   -3.61 (VIOLATED)
_16800_/CLK                             1.50    5.11   -3.61 (VIOLATED)
_16893_/CLK                             1.50    5.11   -3.61 (VIOLATED)
_16894_/CLK                             1.50    5.11   -3.61 (VIOLATED)
_16895_/CLK                             1.50    5.11   -3.61 (VIOLATED)
_16896_/CLK                             1.50    5.11   -3.61 (VIOLATED)
_16897_/CLK                             1.50    5.11   -3.61 (VIOLATED)
_16803_/CLK                             1.50    5.11   -3.61 (VIOLATED)
_16804_/CLK                             1.50    5.11   -3.61 (VIOLATED)
_16805_/CLK                             1.50    5.11   -3.61 (VIOLATED)
_16806_/CLK                             1.50    5.11   -3.61 (VIOLATED)
_16807_/CLK                             1.50    5.11   -3.61 (VIOLATED)
_15929_/A                               1.50    5.11   -3.61 (VIOLATED)
_16570_/Q                               1.50    5.11   -3.60 (VIOLATED)
_16614_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16615_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16616_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16617_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16649_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16648_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16647_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16646_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16618_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16651_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16650_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16652_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16619_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16653_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16620_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16654_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16658_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16621_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16657_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16659_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16645_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16665_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16655_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16623_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16622_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16666_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16667_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16624_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16668_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16669_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16670_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16625_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16662_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16664_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16661_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16663_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16660_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16671_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16656_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16676_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16677_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16675_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16626_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16674_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16673_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16672_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16627_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16629_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16628_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16630_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16636_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16637_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16635_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16634_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16633_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16632_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16631_/CLK                             1.50    3.75   -2.25 (VIOLATED)
_16612_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16678_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16679_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16641_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16638_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16639_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16640_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16642_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16682_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16680_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16681_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16683_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16684_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16685_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16686_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16687_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16688_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16643_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16689_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16690_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16644_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16691_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16693_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16692_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16694_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16695_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16696_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16697_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16698_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16701_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16699_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16529_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16700_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16610_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16611_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16527_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16528_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16526_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16530_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16536_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16534_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16532_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16538_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16531_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16533_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16535_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16537_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16541_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16540_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16547_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16546_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16539_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16542_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16543_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16702_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16703_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16704_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16544_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16545_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16519_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16520_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16517_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16521_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16518_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16516_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16522_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16523_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16524_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16525_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16709_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16708_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16707_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16706_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_16705_/CLK                             1.50    3.74   -2.24 (VIOLATED)
_15930_/B                               1.50    3.74   -2.24 (VIOLATED)
_16549_/Q                               1.50    3.74   -2.23 (VIOLATED)
_17157_/A                               1.50    3.25   -1.75 (VIOLATED)
_14361_/X                               1.51    3.25   -1.75 (VIOLATED)
_16105_/A                               1.50    1.76   -0.26 (VIOLATED)
_16108_/A                               1.50    1.76   -0.26 (VIOLATED)
_16102_/A                               1.50    1.76   -0.26 (VIOLATED)
_16103_/A                               1.50    1.76   -0.26 (VIOLATED)
_16104_/A                               1.50    1.76   -0.26 (VIOLATED)
_16101_/X                               1.51    1.76   -0.25 (VIOLATED)
_16197_/A                               1.50    1.64   -0.14 (VIOLATED)
_16191_/A                               1.50    1.64   -0.14 (VIOLATED)
_16173_/A                               1.50    1.64   -0.14 (VIOLATED)
_16179_/A                               1.50    1.64   -0.14 (VIOLATED)
_16185_/A                               1.50    1.64   -0.14 (VIOLATED)
_16172_/X                               1.51    1.64   -0.13 (VIOLATED)
_17158_/A                               1.50    1.50   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_16570_/Q                               0.32    1.11   -0.78 (VIOLATED)
_16549_/Q                               0.32    0.81   -0.49 (VIOLATED)
_16101_/X                               0.13    0.15   -0.02 (VIOLATED)
_16172_/X                               0.13    0.14   -0.01 (VIOLATED)


===========================================================================
max slew violation count 336
max fanout violation count 0
max cap violation count 4
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns -25.44
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns -4.73
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack -4.73

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.19
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock wb_clk_i
Latency      CRPR       Skew
_16722_/CLK ^
   2.92
_16548_/CLK ^
   0.76      0.00       2.16

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             3.46e-04   2.31e-04   3.28e-09   5.77e-04  47.9%
Combinational          2.23e-04   4.05e-04   2.76e-08   6.28e-04  52.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.69e-04   6.36e-04   3.09e-08   1.21e-03 100.0%
                          47.3%      52.7%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 104431 u^2 7% utilization.
area_report_end
