
*** Running vivado
    with args -log jtag_axi_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source jtag_axi_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source jtag_axi_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vivado/vivado201604/Vivado/2016.4/data/ip'.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1263.266 ; gain = 178.578 ; free physical = 89107 ; free virtual = 193422
Command: synth_design -top jtag_axi_wrapper -part xc7z045ffv900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 72609 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1367.758 ; gain = 352.574 ; free physical = 89036 ; free virtual = 193352
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'jtag_axi_wrapper' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'jtag_axi' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:13]
INFO: [Synth 8-638] synthesizing module 'jtag_axi_aurora_64b66b_0_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/realtime/jtag_axi_aurora_64b66b_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'jtag_axi_aurora_64b66b_0_0' (1#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/realtime/jtag_axi_aurora_64b66b_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'aurora_64b66b_0' of module 'jtag_axi_aurora_64b66b_0_0' requires 35 connections, but only 27 given [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:256]
INFO: [Synth 8-638] synthesizing module 'jtag_axi_aurora_64b66b_0_1' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/realtime/jtag_axi_aurora_64b66b_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'jtag_axi_aurora_64b66b_0_1' (2#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/realtime/jtag_axi_aurora_64b66b_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'aurora_64b66b_1' of module 'jtag_axi_aurora_64b66b_0_1' requires 30 connections, but only 23 given [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:284]
INFO: [Synth 8-638] synthesizing module 'jtag_axi_axi_bram_ctrl_0_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/realtime/jtag_axi_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'jtag_axi_axi_bram_ctrl_0_0' (3#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/realtime/jtag_axi_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'jtag_axi_axi_chip2chip_0_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/realtime/jtag_axi_axi_chip2chip_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'jtag_axi_axi_chip2chip_0_0' (4#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/realtime/jtag_axi_axi_chip2chip_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_chip2chip_0' of module 'jtag_axi_axi_chip2chip_0_0' requires 50 connections, but only 48 given [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:360]
INFO: [Synth 8-638] synthesizing module 'jtag_axi_axi_chip2chip_0_1' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/realtime/jtag_axi_axi_chip2chip_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'jtag_axi_axi_chip2chip_0_1' (5#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/realtime/jtag_axi_axi_chip2chip_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_chip2chip_1' of module 'jtag_axi_axi_chip2chip_0_1' requires 50 connections, but only 44 given [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:409]
INFO: [Synth 8-638] synthesizing module 'jtag_axi_axi_mem_intercon_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:760]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_JTZ97E' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:1810]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_JTZ97E' (6#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:1810]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1ANO9FF' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:2068]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1ANO9FF' (7#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:2068]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_II2W9L' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:2284]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_II2W9L' (8#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:2284]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1GSIWPK' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:2500]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1GSIWPK' (9#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:2500]
INFO: [Synth 8-638] synthesizing module 'jtag_axi_xbar_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/realtime/jtag_axi_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'jtag_axi_xbar_0' (10#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/realtime/jtag_axi_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_arcache' does not match port width (12) of module 'jtag_axi_xbar_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:1738]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_arlock' does not match port width (3) of module 'jtag_axi_xbar_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:1741]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arprot' does not match port width (9) of module 'jtag_axi_xbar_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:1742]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_awcache' does not match port width (12) of module 'jtag_axi_xbar_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:1748]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_awlock' does not match port width (3) of module 'jtag_axi_xbar_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:1751]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awprot' does not match port width (9) of module 'jtag_axi_xbar_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:1752]
WARNING: [Synth 8-350] instance 'xbar' of module 'jtag_axi_xbar_0' requires 78 connections, but only 74 given [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:1733]
INFO: [Synth 8-256] done synthesizing module 'jtag_axi_axi_mem_intercon_0' (11#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:760]
INFO: [Synth 8-638] synthesizing module 'jtag_axi_blk_mem_gen_0_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/realtime/jtag_axi_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'jtag_axi_blk_mem_gen_0_0' (12#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/realtime/jtag_axi_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'jtag_axi_clk_wiz_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/realtime/jtag_axi_clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'jtag_axi_clk_wiz_0' (13#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/realtime/jtag_axi_clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'jtag_axi_jtag_axi_0_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/realtime/jtag_axi_jtag_axi_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'jtag_axi_jtag_axi_0_0' (14#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/realtime/jtag_axi_jtag_axi_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'jtag_axi_proc_sys_reset_0_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/realtime/jtag_axi_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'jtag_axi_proc_sys_reset_0_0' (15#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/realtime/jtag_axi_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'jtag_axi_proc_sys_reset_0_0' requires 10 connections, but only 7 given [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:656]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:664]
INFO: [Synth 8-638] synthesizing module 'jtag_axi_system_ila_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/realtime/jtag_axi_system_ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'jtag_axi_system_ila_0' (16#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/realtime/jtag_axi_system_ila_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:673]
INFO: [Synth 8-638] synthesizing module 'jtag_axi_system_ila_0_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/realtime/jtag_axi_system_ila_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'jtag_axi_system_ila_0_0' (17#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/realtime/jtag_axi_system_ila_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:749]
INFO: [Synth 8-638] synthesizing module 'jtag_axi_vio_0_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/realtime/jtag_axi_vio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'jtag_axi_vio_0_0' (18#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/realtime/jtag_axi_vio_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'vio_0' of module 'jtag_axi_vio_0_0' requires 7 connections, but only 6 given [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:749]
INFO: [Synth 8-638] synthesizing module 'jtag_axi_xlconstant_0_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/realtime/jtag_axi_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'jtag_axi_xlconstant_0_0' (19#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/realtime/jtag_axi_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'jtag_axi' (20#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:13]
INFO: [Synth 8-256] done synthesizing module 'jtag_axi_wrapper' (21#1) [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1GSIWPK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1GSIWPK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1GSIWPK has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1GSIWPK has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_II2W9L has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_II2W9L has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_II2W9L has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_II2W9L has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1ANO9FF has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1ANO9FF has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1ANO9FF has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1ANO9FF has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_JTZ97E has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_JTZ97E has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_JTZ97E has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_JTZ97E has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1409.234 ; gain = 394.051 ; free physical = 88992 ; free virtual = 193309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1409.234 ; gain = 394.051 ; free physical = 88992 ; free virtual = 193309
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'jtag_axi_aurora_64b66b_0_0' instantiated as 'jtag_axi_i/aurora_64b66b_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:256]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'jtag_axi_aurora_64b66b_0_1' instantiated as 'jtag_axi_i/aurora_64b66b_1' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:284]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'jtag_axi_axi_bram_ctrl_0_0' instantiated as 'jtag_axi_i/axi_bram_ctrl_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:308]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'jtag_axi_axi_chip2chip_0_0' instantiated as 'jtag_axi_i/axi_chip2chip_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:360]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'jtag_axi_axi_chip2chip_0_1' instantiated as 'jtag_axi_i/axi_chip2chip_1' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:409]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'jtag_axi_blk_mem_gen_0_0' instantiated as 'jtag_axi_i/blk_mem_gen_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:595]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'jtag_axi_clk_wiz_0' instantiated as 'jtag_axi_i/clk_wiz' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:610]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'jtag_axi_jtag_axi_0_0' instantiated as 'jtag_axi_i/jtag_axi_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:616]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'jtag_axi_proc_sys_reset_0_0' instantiated as 'jtag_axi_i/proc_sys_reset_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:656]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'jtag_axi_system_ila_0' instantiated as 'jtag_axi_i/system_ila' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:664]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'jtag_axi_system_ila_0_0' instantiated as 'jtag_axi_i/system_ila_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:673]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'jtag_axi_vio_0_0' instantiated as 'jtag_axi_i/vio_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:749]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'jtag_axi_xbar_0' instantiated as 'jtag_axi_i/axi_mem_intercon/xbar' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:1733]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'jtag_axi_xlconstant_0_0' instantiated as 'jtag_axi_i/xlconstant_0' [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:756]
INFO: [Device 21-403] Loading part xc7z045ffv900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp/jtag_axi_jtag_axi_0_0_in_context.xdc] for cell 'jtag_axi_i/jtag_axi_0'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp/jtag_axi_jtag_axi_0_0_in_context.xdc] for cell 'jtag_axi_i/jtag_axi_0'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_2/jtag_axi_axi_bram_ctrl_0_0_in_context.xdc] for cell 'jtag_axi_i/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_2/jtag_axi_axi_bram_ctrl_0_0_in_context.xdc] for cell 'jtag_axi_i/axi_bram_ctrl_0'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_3/jtag_axi_blk_mem_gen_0_0_in_context.xdc] for cell 'jtag_axi_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_3/jtag_axi_blk_mem_gen_0_0_in_context.xdc] for cell 'jtag_axi_i/blk_mem_gen_0'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_4/jtag_axi_clk_wiz_0_in_context.xdc] for cell 'jtag_axi_i/clk_wiz'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_4/jtag_axi_clk_wiz_0_in_context.xdc] for cell 'jtag_axi_i/clk_wiz'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_5/jtag_axi_vio_0_0_in_context.xdc] for cell 'jtag_axi_i/vio_0'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_5/jtag_axi_vio_0_0_in_context.xdc] for cell 'jtag_axi_i/vio_0'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_6/jtag_axi_xbar_0_in_context.xdc] for cell 'jtag_axi_i/axi_mem_intercon/xbar'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_6/jtag_axi_xbar_0_in_context.xdc] for cell 'jtag_axi_i/axi_mem_intercon/xbar'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_7/jtag_axi_system_ila_0_0_in_context.xdc] for cell 'jtag_axi_i/system_ila_0'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_7/jtag_axi_system_ila_0_0_in_context.xdc] for cell 'jtag_axi_i/system_ila_0'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_8/jtag_axi_axi_chip2chip_0_0_in_context.xdc] for cell 'jtag_axi_i/axi_chip2chip_0'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_8/jtag_axi_axi_chip2chip_0_0_in_context.xdc] for cell 'jtag_axi_i/axi_chip2chip_0'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_9/jtag_axi_aurora_64b66b_0_0_in_context.xdc] for cell 'jtag_axi_i/aurora_64b66b_0'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_9/jtag_axi_aurora_64b66b_0_0_in_context.xdc] for cell 'jtag_axi_i/aurora_64b66b_0'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_10/jtag_axi_system_ila_0_in_context.xdc] for cell 'jtag_axi_i/system_ila'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_10/jtag_axi_system_ila_0_in_context.xdc] for cell 'jtag_axi_i/system_ila'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_11/jtag_axi_xlconstant_0_0_in_context.xdc] for cell 'jtag_axi_i/xlconstant_0'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_11/jtag_axi_xlconstant_0_0_in_context.xdc] for cell 'jtag_axi_i/xlconstant_0'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_12/jtag_axi_proc_sys_reset_0_0_in_context.xdc] for cell 'jtag_axi_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_12/jtag_axi_proc_sys_reset_0_0_in_context.xdc] for cell 'jtag_axi_i/proc_sys_reset_0'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_13/jtag_axi_axi_chip2chip_0_0_in_context.xdc] for cell 'jtag_axi_i/axi_chip2chip_1'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_13/jtag_axi_axi_chip2chip_0_0_in_context.xdc] for cell 'jtag_axi_i/axi_chip2chip_1'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_14/jtag_axi_aurora_64b66b_0_1_in_context.xdc] for cell 'jtag_axi_i/aurora_64b66b_1'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_14/jtag_axi_aurora_64b66b_0_1_in_context.xdc] for cell 'jtag_axi_i/aurora_64b66b_1'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/constrs_1/new/jtag_axi.xdc]
WARNING: [Vivado 12-584] No ports matched 'interrupt'. [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/constrs_1/new/jtag_axi.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'ip2intc_irpt'. [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/constrs_1/new/jtag_axi.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'interrupt'. [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/constrs_1/new/jtag_axi.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'ip2intc_irpt'. [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/constrs_1/new/jtag_axi.xdc:17]
WARNING: [Constraints 18-619] A clock with name 'diff_clock_rtl_clk_p' already exists, overwriting the previous clock with the same name. [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/constrs_1/new/jtag_axi.xdc:23]
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/constrs_1/new/jtag_axi.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/constrs_1/new/jtag_axi.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/jtag_axi_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/constrs_1/new/jtag_axi.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/jtag_axi_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/jtag_axi_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1790.051 ; gain = 0.000 ; free physical = 88700 ; free virtual = 193017
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'jtag_axi_i/aurora_64b66b_1' at clock pin 'drp_clk_in' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'jtag_axi_i/axi_bram_ctrl_0' at clock pin 's_axi_aclk' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.480' specified during out-of-context synthesis of instance 'jtag_axi_i/axi_chip2chip_0' at clock pin 'axi_c2c_phy_clk' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.480' specified during out-of-context synthesis of instance 'jtag_axi_i/axi_chip2chip_1' at clock pin 'axi_c2c_phy_clk' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'jtag_axi_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'jtag_axi_i/jtag_axi_0' at clock pin 'aclk' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'jtag_axi_i/proc_sys_reset_0' at clock pin 'slowest_sync_clk' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'jtag_axi_i/vio_0' at clock pin 'clk' is different from the actual clock period '6.667', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1790.051 ; gain = 774.867 ; free physical = 88701 ; free virtual = 193017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffv900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1790.051 ; gain = 774.867 ; free physical = 88701 ; free virtual = 193017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for diff_clock_rtl_clk_n. (constraint file  /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_4/jtag_axi_clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for diff_clock_rtl_clk_n. (constraint file  /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_4/jtag_axi_clk_wiz_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for diff_clock_rtl_clk_p. (constraint file  /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_4/jtag_axi_clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for diff_clock_rtl_clk_p. (constraint file  /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_4/jtag_axi_clk_wiz_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for GT_DIFF_REFCLK1_clk_n. (constraint file  /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_9/jtag_axi_aurora_64b66b_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for GT_DIFF_REFCLK1_clk_n. (constraint file  /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_9/jtag_axi_aurora_64b66b_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for GT_DIFF_REFCLK1_clk_p. (constraint file  /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_9/jtag_axi_aurora_64b66b_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for GT_DIFF_REFCLK1_clk_p. (constraint file  /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_9/jtag_axi_aurora_64b66b_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for INIT_DIFF_CLK_clk_n. (constraint file  /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_9/jtag_axi_aurora_64b66b_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for INIT_DIFF_CLK_clk_n. (constraint file  /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_9/jtag_axi_aurora_64b66b_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for INIT_DIFF_CLK_clk_p. (constraint file  /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_9/jtag_axi_aurora_64b66b_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for INIT_DIFF_CLK_clk_p. (constraint file  /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/.Xil/Vivado-72591-HyperSilicon/dcp_9/jtag_axi_aurora_64b66b_0_0_in_context.xdc, line 10).
Applied set_property DONT_TOUCH = true for jtag_axi_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for jtag_axi_i/aurora_64b66b_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for jtag_axi_i/aurora_64b66b_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for jtag_axi_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for jtag_axi_i/axi_chip2chip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for jtag_axi_i/axi_chip2chip_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for jtag_axi_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for jtag_axi_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for jtag_axi_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for jtag_axi_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for jtag_axi_i/jtag_axi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for jtag_axi_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for jtag_axi_i/system_ila. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for jtag_axi_i/system_ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for jtag_axi_i/vio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for jtag_axi_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1790.051 ; gain = 774.867 ; free physical = 88701 ; free virtual = 193017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1790.051 ; gain = 774.867 ; free physical = 88701 ; free virtual = 193017
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design jtag_axi_axi_mem_intercon_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design jtag_axi_axi_mem_intercon_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design jtag_axi_axi_mem_intercon_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design jtag_axi_axi_mem_intercon_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design jtag_axi_axi_mem_intercon_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design jtag_axi_axi_mem_intercon_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design jtag_axi_axi_mem_intercon_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design jtag_axi_axi_mem_intercon_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1790.051 ; gain = 774.867 ; free physical = 88701 ; free virtual = 193017
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'jtag_axi_i/axi_bram_ctrl_0/bram_clk_a' to pin 'jtag_axi_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'jtag_axi_i/axi_bram_ctrl_0/bram_clk_b' to pin 'jtag_axi_i/axi_bram_ctrl_0/bbstub_bram_clk_b/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'jtag_axi_i/clk_wiz/clk_out1' to pin 'jtag_axi_i/clk_wiz/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'jtag_axi_i/aurora_64b66b_0/gt_refclk1_out' to pin 'jtag_axi_i/aurora_64b66b_0/bbstub_gt_refclk1_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'jtag_axi_i/aurora_64b66b_0/init_clk_out' to pin 'jtag_axi_i/aurora_64b66b_0/bbstub_init_clk_out/O'
WARNING: [Synth 8-565] redefining clock 'diff_clock_rtl_clk_p'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1790.051 ; gain = 774.867 ; free physical = 88695 ; free virtual = 193012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1790.051 ; gain = 774.867 ; free physical = 88695 ; free virtual = 193012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1790.051 ; gain = 774.867 ; free physical = 88695 ; free virtual = 193012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1790.051 ; gain = 774.867 ; free physical = 88695 ; free virtual = 193011
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1790.051 ; gain = 774.867 ; free physical = 88695 ; free virtual = 193011
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1790.051 ; gain = 774.867 ; free physical = 88695 ; free virtual = 193011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1790.051 ; gain = 774.867 ; free physical = 88695 ; free virtual = 193011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1790.051 ; gain = 774.867 ; free physical = 88695 ; free virtual = 193011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1790.051 ; gain = 774.867 ; free physical = 88695 ; free virtual = 193011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |jtag_axi_aurora_64b66b_0_0  |         1|
|2     |jtag_axi_aurora_64b66b_0_1  |         1|
|3     |jtag_axi_axi_bram_ctrl_0_0  |         1|
|4     |jtag_axi_axi_chip2chip_0_0  |         1|
|5     |jtag_axi_axi_chip2chip_0_1  |         1|
|6     |jtag_axi_xbar_0             |         1|
|7     |jtag_axi_blk_mem_gen_0_0    |         1|
|8     |jtag_axi_clk_wiz_0          |         1|
|9     |jtag_axi_jtag_axi_0_0       |         1|
|10    |jtag_axi_proc_sys_reset_0_0 |         1|
|11    |jtag_axi_system_ila_0       |         1|
|12    |jtag_axi_system_ila_0_0     |         1|
|13    |jtag_axi_vio_0_0            |         1|
|14    |jtag_axi_xlconstant_0_0     |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |jtag_axi_aurora_64b66b_0_0  |     1|
|2     |jtag_axi_aurora_64b66b_0_1  |     1|
|3     |jtag_axi_axi_bram_ctrl_0_0  |     1|
|4     |jtag_axi_axi_chip2chip_0_0  |     1|
|5     |jtag_axi_axi_chip2chip_0_1  |     1|
|6     |jtag_axi_blk_mem_gen_0_0    |     1|
|7     |jtag_axi_clk_wiz_0          |     1|
|8     |jtag_axi_jtag_axi_0_0       |     1|
|9     |jtag_axi_proc_sys_reset_0_0 |     1|
|10    |jtag_axi_system_ila_0       |     1|
|11    |jtag_axi_system_ila_0_0     |     1|
|12    |jtag_axi_vio_0_0            |     1|
|13    |jtag_axi_xbar_0             |     1|
|14    |jtag_axi_xlconstant_0_0     |     1|
|15    |IBUF                        |     6|
|16    |OBUF                        |     4|
+------+----------------------------+------+

Report Instance Areas: 
+------+---------------------+----------------------------+------+
|      |Instance             |Module                      |Cells |
+------+---------------------+----------------------------+------+
|1     |top                  |                            |  1331|
|2     |  jtag_axi_i         |jtag_axi                    |  1321|
|3     |    axi_mem_intercon |jtag_axi_axi_mem_intercon_0 |   542|
+------+---------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1790.051 ; gain = 774.867 ; free physical = 88695 ; free virtual = 193011
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1790.051 ; gain = 103.473 ; free physical = 88695 ; free virtual = 193012
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1790.051 ; gain = 774.867 ; free physical = 88697 ; free virtual = 193013
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1790.051 ; gain = 526.785 ; free physical = 88691 ; free virtual = 193008
INFO: [Common 17-1381] The checkpoint '/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/jtag_axi_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1790.051 ; gain = 0.000 ; free physical = 88688 ; free virtual = 193005
INFO: [Common 17-206] Exiting Vivado at Fri Jun 16 15:35:02 2017...
