Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Nov 13 13:31:26 2024
| Host         : ADITYA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file clk_top_wrapper_timing_summary_routed.rpt -pb clk_top_wrapper_timing_summary_routed.pb -rpx clk_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : clk_top_wrapper
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-16  Warning   Large setup violation           83          
TIMING-18  Warning   Missing input or output delay   17          
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: top_inst/c_inst/FSM_onehot_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_inst/c_inst/FSM_onehot_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_inst/c_inst/FSM_onehot_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_inst/c_inst/FSM_onehot_state_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.499     -477.789                    728                 2479        0.106        0.000                      0                 2479        4.500        0.000                       0                  1280  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.499     -477.789                    728                 2479        0.106        0.000                      0                 2479        4.500        0.000                       0                  1280  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          728  Failing Endpoints,  Worst Slack       -3.499ns,  Total Violation     -477.789ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.499ns  (required time - arrival time)
  Source:                 top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/Alu_Out_reg[31]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.485ns  (logic 3.301ns (38.902%)  route 5.184ns (61.098%))
  Logic Levels:           15  (LUT3=1 LUT6=14)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 8.987 - 5.000 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.282     4.213    top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.846     6.059 r  top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[29]
                         net (fo=146, routed)         0.963     7.023    top_inst/rom_inst/douta[12]
    SLICE_X8Y77          LUT6 (Prop_lut6_I0_O)        0.097     7.120 r  top_inst/rom_inst/g3_i_2/O
                         net (fo=29, routed)          0.397     7.517    top_inst/reg_inst/temp
    SLICE_X8Y78          LUT3 (Prop_lut3_I1_O)        0.097     7.614 r  top_inst/reg_inst/g3_i_1__26/O
                         net (fo=1, routed)           0.199     7.812    top_inst/rom_inst/Alu_Out[9]_i_6_1[1]
    SLICE_X8Y79          LUT6 (Prop_lut6_I4_O)        0.097     7.909 r  top_inst/rom_inst/u_mux4/mux2/g3/O
                         net (fo=25, routed)          0.594     8.503    top_inst/rom_inst/in1[4]
    SLICE_X9Y81          LUT6 (Prop_lut6_I4_O)        0.097     8.600 r  top_inst/rom_inst/Alu_Out[10]_i_19/O
                         net (fo=1, routed)           0.416     9.016    top_inst/rom_inst/Alu_Out[10]_i_19_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.097     9.113 r  top_inst/rom_inst/Alu_Out[10]_i_16/O
                         net (fo=2, routed)           0.104     9.216    top_inst/rom_inst/Alu_Out[10]_i_16_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.097     9.313 r  top_inst/rom_inst/Alu_Out[15]_i_23/O
                         net (fo=1, routed)           0.336     9.649    top_inst/rom_inst/Alu_Out[15]_i_23_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I5_O)        0.097     9.746 r  top_inst/rom_inst/Alu_Out[15]_i_17/O
                         net (fo=2, routed)           0.206     9.952    top_inst/rom_inst/Alu_Out[15]_i_17_n_0
    SLICE_X12Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.049 r  top_inst/rom_inst/Alu_Out[24]_i_22/O
                         net (fo=1, routed)           0.101    10.151    top_inst/rom_inst/Alu_Out[24]_i_22_n_0
    SLICE_X12Y78         LUT6 (Prop_lut6_I3_O)        0.097    10.248 r  top_inst/rom_inst/Alu_Out[24]_i_19/O
                         net (fo=2, routed)           0.533    10.781    top_inst/rom_inst/Alu_Out[24]_i_19_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I2_O)        0.097    10.878 r  top_inst/rom_inst/Alu_Out[27]_i_21/O
                         net (fo=1, routed)           0.282    11.160    top_inst/rom_inst/Alu_Out[27]_i_21_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I2_O)        0.097    11.257 r  top_inst/rom_inst/Alu_Out[27]_i_20/O
                         net (fo=3, routed)           0.333    11.591    top_inst/rom_inst/Alu_Out[27]_i_20_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.097    11.688 r  top_inst/rom_inst/Alu_Out[31]_i_30/O
                         net (fo=2, routed)           0.111    11.799    top_inst/rom_inst/Alu_Out[31]_i_30_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I3_O)        0.097    11.896 r  top_inst/rom_inst/Alu_Out[31]_i_20/O
                         net (fo=1, routed)           0.315    12.211    top_inst/rom_inst/Alu_Out[31]_i_20_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I1_O)        0.097    12.308 r  top_inst/rom_inst/Alu_Out[31]_i_10/O
                         net (fo=1, routed)           0.294    12.602    top_inst/rom_inst/Alu_Out[31]_i_10_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I4_O)        0.097    12.699 r  top_inst/rom_inst/Alu_Out[31]_i_1_comp/O
                         net (fo=1, routed)           0.000    12.699    top_inst/temp_out[31]
    SLICE_X5Y81          FDCE                                         r  top_inst/Alu_Out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.263 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     7.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.778 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.209     8.987    top_inst/clk_IBUF_BUFG
    SLICE_X5Y81          FDCE                                         r  top_inst/Alu_Out_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.214     9.201    
                         clock uncertainty           -0.035     9.165    
    SLICE_X5Y81          FDCE (Setup_fdce_C_D)        0.035     9.200    top_inst/Alu_Out_reg[31]
  -------------------------------------------------------------------
                         required time                          9.200    
                         arrival time                         -12.699    
  -------------------------------------------------------------------
                         slack                                 -3.499    

Slack (VIOLATED) :        -3.444ns  (required time - arrival time)
  Source:                 top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/Alu_Out_reg[30]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.436ns  (logic 3.301ns (39.130%)  route 5.135ns (60.870%))
  Logic Levels:           15  (LUT3=1 LUT5=1 LUT6=13)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 8.989 - 5.000 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.282     4.213    top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.846     6.059 r  top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[29]
                         net (fo=146, routed)         0.963     7.023    top_inst/rom_inst/douta[12]
    SLICE_X8Y77          LUT6 (Prop_lut6_I0_O)        0.097     7.120 r  top_inst/rom_inst/g3_i_2/O
                         net (fo=29, routed)          0.397     7.517    top_inst/reg_inst/temp
    SLICE_X8Y78          LUT3 (Prop_lut3_I1_O)        0.097     7.614 f  top_inst/reg_inst/g3_i_1__26/O
                         net (fo=1, routed)           0.199     7.812    top_inst/rom_inst/Alu_Out[9]_i_6_1[1]
    SLICE_X8Y79          LUT6 (Prop_lut6_I4_O)        0.097     7.909 f  top_inst/rom_inst/u_mux4/mux2/g3/O
                         net (fo=25, routed)          0.594     8.503    top_inst/rom_inst/in1[4]
    SLICE_X9Y81          LUT6 (Prop_lut6_I4_O)        0.097     8.600 f  top_inst/rom_inst/Alu_Out[10]_i_19/O
                         net (fo=1, routed)           0.416     9.016    top_inst/rom_inst/Alu_Out[10]_i_19_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.097     9.113 f  top_inst/rom_inst/Alu_Out[10]_i_16/O
                         net (fo=2, routed)           0.104     9.216    top_inst/rom_inst/Alu_Out[10]_i_16_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.097     9.313 f  top_inst/rom_inst/Alu_Out[15]_i_23/O
                         net (fo=1, routed)           0.336     9.649    top_inst/rom_inst/Alu_Out[15]_i_23_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I5_O)        0.097     9.746 f  top_inst/rom_inst/Alu_Out[15]_i_17/O
                         net (fo=2, routed)           0.206     9.952    top_inst/rom_inst/Alu_Out[15]_i_17_n_0
    SLICE_X12Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.049 f  top_inst/rom_inst/Alu_Out[24]_i_22/O
                         net (fo=1, routed)           0.101    10.151    top_inst/rom_inst/Alu_Out[24]_i_22_n_0
    SLICE_X12Y78         LUT6 (Prop_lut6_I3_O)        0.097    10.248 f  top_inst/rom_inst/Alu_Out[24]_i_19/O
                         net (fo=2, routed)           0.533    10.781    top_inst/rom_inst/Alu_Out[24]_i_19_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I2_O)        0.097    10.878 f  top_inst/rom_inst/Alu_Out[27]_i_21/O
                         net (fo=1, routed)           0.282    11.160    top_inst/rom_inst/Alu_Out[27]_i_21_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I2_O)        0.097    11.257 f  top_inst/rom_inst/Alu_Out[27]_i_20/O
                         net (fo=3, routed)           0.333    11.591    top_inst/rom_inst/Alu_Out[27]_i_20_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.097    11.688 f  top_inst/rom_inst/Alu_Out[31]_i_30/O
                         net (fo=2, routed)           0.299    11.987    top_inst/rom_inst/Alu_Out[31]_i_30_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I3_O)        0.097    12.084 r  top_inst/rom_inst/Alu_Out[30]_i_9_comp/O
                         net (fo=1, routed)           0.274    12.359    top_inst/rom_inst/Alu_Out[30]_i_9_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I3_O)        0.097    12.456 r  top_inst/rom_inst/Alu_Out[30]_i_5/O
                         net (fo=1, routed)           0.097    12.552    top_inst/rom_inst/Alu_Out[30]_i_5_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.097    12.649 r  top_inst/rom_inst/Alu_Out[30]_i_1/O
                         net (fo=1, routed)           0.000    12.649    top_inst/temp_out[30]
    SLICE_X1Y80          FDCE                                         r  top_inst/Alu_Out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.263 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     7.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.778 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.211     8.989    top_inst/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  top_inst/Alu_Out_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.214     9.203    
                         clock uncertainty           -0.035     9.167    
    SLICE_X1Y80          FDCE (Setup_fdce_C_D)        0.038     9.205    top_inst/Alu_Out_reg[30]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                         -12.649    
  -------------------------------------------------------------------
                         slack                                 -3.444    

Slack (VIOLATED) :        -3.259ns  (required time - arrival time)
  Source:                 top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/Alu_Out_reg[29]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 3.301ns (40.041%)  route 4.943ns (59.959%))
  Logic Levels:           15  (LUT3=1 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 8.983 - 5.000 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.282     4.213    top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.846     6.059 r  top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[29]
                         net (fo=146, routed)         0.963     7.023    top_inst/rom_inst/douta[12]
    SLICE_X8Y77          LUT6 (Prop_lut6_I0_O)        0.097     7.120 r  top_inst/rom_inst/g3_i_2/O
                         net (fo=29, routed)          0.397     7.517    top_inst/reg_inst/temp
    SLICE_X8Y78          LUT3 (Prop_lut3_I1_O)        0.097     7.614 r  top_inst/reg_inst/g3_i_1__26/O
                         net (fo=1, routed)           0.199     7.812    top_inst/rom_inst/Alu_Out[9]_i_6_1[1]
    SLICE_X8Y79          LUT6 (Prop_lut6_I4_O)        0.097     7.909 r  top_inst/rom_inst/u_mux4/mux2/g3/O
                         net (fo=25, routed)          0.594     8.503    top_inst/rom_inst/in1[4]
    SLICE_X9Y81          LUT6 (Prop_lut6_I4_O)        0.097     8.600 r  top_inst/rom_inst/Alu_Out[10]_i_19/O
                         net (fo=1, routed)           0.416     9.016    top_inst/rom_inst/Alu_Out[10]_i_19_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.097     9.113 r  top_inst/rom_inst/Alu_Out[10]_i_16/O
                         net (fo=2, routed)           0.104     9.216    top_inst/rom_inst/Alu_Out[10]_i_16_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.097     9.313 r  top_inst/rom_inst/Alu_Out[15]_i_23/O
                         net (fo=1, routed)           0.336     9.649    top_inst/rom_inst/Alu_Out[15]_i_23_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I5_O)        0.097     9.746 r  top_inst/rom_inst/Alu_Out[15]_i_17/O
                         net (fo=2, routed)           0.206     9.952    top_inst/rom_inst/Alu_Out[15]_i_17_n_0
    SLICE_X12Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.049 r  top_inst/rom_inst/Alu_Out[24]_i_22/O
                         net (fo=1, routed)           0.101    10.151    top_inst/rom_inst/Alu_Out[24]_i_22_n_0
    SLICE_X12Y78         LUT6 (Prop_lut6_I3_O)        0.097    10.248 r  top_inst/rom_inst/Alu_Out[24]_i_19/O
                         net (fo=2, routed)           0.533    10.781    top_inst/rom_inst/Alu_Out[24]_i_19_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I2_O)        0.097    10.878 r  top_inst/rom_inst/Alu_Out[27]_i_21/O
                         net (fo=1, routed)           0.282    11.160    top_inst/rom_inst/Alu_Out[27]_i_21_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I2_O)        0.097    11.257 r  top_inst/rom_inst/Alu_Out[27]_i_20/O
                         net (fo=3, routed)           0.309    11.566    top_inst/rom_inst/Alu_Out[27]_i_20_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I2_O)        0.097    11.663 r  top_inst/rom_inst/Alu_Out[27]_i_17/O
                         net (fo=1, routed)           0.196    11.859    top_inst/rom_inst/Alu_Out[27]_i_17_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I3_O)        0.097    11.956 r  top_inst/rom_inst/Alu_Out[29]_i_9_comp/O
                         net (fo=1, routed)           0.213    12.170    top_inst/rom_inst/Alu_Out[29]_i_9_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.097    12.267 r  top_inst/rom_inst/Alu_Out[29]_i_4/O
                         net (fo=1, routed)           0.094    12.360    top_inst/rom_inst/Alu_Out[29]_i_4_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I4_O)        0.097    12.457 r  top_inst/rom_inst/Alu_Out[29]_i_1/O
                         net (fo=1, routed)           0.000    12.457    top_inst/temp_out[29]
    SLICE_X5Y78          FDCE                                         r  top_inst/Alu_Out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.263 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     7.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.778 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.205     8.983    top_inst/clk_IBUF_BUFG
    SLICE_X5Y78          FDCE                                         r  top_inst/Alu_Out_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.214     9.197    
                         clock uncertainty           -0.035     9.161    
    SLICE_X5Y78          FDCE (Setup_fdce_C_D)        0.037     9.198    top_inst/Alu_Out_reg[29]
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                 -3.259    

Slack (VIOLATED) :        -3.251ns  (required time - arrival time)
  Source:                 top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/Alu_Out_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 3.107ns (37.720%)  route 5.130ns (62.280%))
  Logic Levels:           13  (LUT3=1 LUT6=12)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 8.986 - 5.000 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.282     4.213    top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.846     6.059 r  top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[29]
                         net (fo=146, routed)         0.963     7.023    top_inst/rom_inst/douta[12]
    SLICE_X8Y77          LUT6 (Prop_lut6_I0_O)        0.097     7.120 r  top_inst/rom_inst/g3_i_2/O
                         net (fo=29, routed)          0.397     7.517    top_inst/reg_inst/temp
    SLICE_X8Y78          LUT3 (Prop_lut3_I1_O)        0.097     7.614 r  top_inst/reg_inst/g3_i_1__26/O
                         net (fo=1, routed)           0.199     7.812    top_inst/rom_inst/Alu_Out[9]_i_6_1[1]
    SLICE_X8Y79          LUT6 (Prop_lut6_I4_O)        0.097     7.909 r  top_inst/rom_inst/u_mux4/mux2/g3/O
                         net (fo=25, routed)          0.557     8.467    top_inst/rom_inst/in1[4]
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.097     8.564 f  top_inst/rom_inst/Alu_Out[0]_i_44/O
                         net (fo=1, routed)           0.350     8.914    top_inst/rom_inst/Alu_Out[0]_i_44_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.097     9.011 r  top_inst/rom_inst/Alu_Out[0]_i_41/O
                         net (fo=1, routed)           0.297     9.308    top_inst/rom_inst/Alu_Out[0]_i_41_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I2_O)        0.097     9.405 r  top_inst/rom_inst/Alu_Out[0]_i_39/O
                         net (fo=1, routed)           0.306     9.710    top_inst/rom_inst/Alu_Out[0]_i_39_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I2_O)        0.097     9.807 r  top_inst/rom_inst/Alu_Out[0]_i_37/O
                         net (fo=1, routed)           0.373    10.180    top_inst/rom_inst/Alu_Out[0]_i_37_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I2_O)        0.097    10.277 r  top_inst/rom_inst/Alu_Out[0]_i_36/O
                         net (fo=1, routed)           0.378    10.655    top_inst/rom_inst/Alu_Out[0]_i_36_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I2_O)        0.097    10.752 r  top_inst/rom_inst/Alu_Out[0]_i_34/O
                         net (fo=1, routed)           0.297    11.049    top_inst/rom_inst/Alu_Out[0]_i_34_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I2_O)        0.097    11.146 r  top_inst/rom_inst/Alu_Out[0]_i_32/O
                         net (fo=1, routed)           0.419    11.565    top_inst/rom_inst/Alu_Out[0]_i_32_n_0
    SLICE_X2Y79          LUT6 (Prop_lut6_I4_O)        0.097    11.662 f  top_inst/rom_inst/Alu_Out[0]_i_27/O
                         net (fo=1, routed)           0.188    11.849    top_inst/rom_inst/Alu_Out[0]_i_27_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I4_O)        0.097    11.946 r  top_inst/rom_inst/Alu_Out[0]_i_6_comp_1/O
                         net (fo=1, routed)           0.407    12.353    top_inst/rom_inst/Alu_Out[0]_i_6_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I4_O)        0.097    12.450 r  top_inst/rom_inst/Alu_Out[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    12.450    top_inst/temp_out[0]
    SLICE_X5Y80          FDCE                                         r  top_inst/Alu_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.263 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     7.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.778 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.208     8.986    top_inst/clk_IBUF_BUFG
    SLICE_X5Y80          FDCE                                         r  top_inst/Alu_Out_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.214     9.200    
                         clock uncertainty           -0.035     9.164    
    SLICE_X5Y80          FDCE (Setup_fdce_C_D)        0.035     9.199    top_inst/Alu_Out_reg[0]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                         -12.450    
  -------------------------------------------------------------------
                         slack                                 -3.251    

Slack (VIOLATED) :        -3.243ns  (required time - arrival time)
  Source:                 top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/Alu_Out_reg[27]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.234ns  (logic 3.204ns (38.914%)  route 5.030ns (61.086%))
  Logic Levels:           14  (LUT3=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 8.989 - 5.000 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.282     4.213    top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.846     6.059 r  top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[29]
                         net (fo=146, routed)         0.963     7.023    top_inst/rom_inst/douta[12]
    SLICE_X8Y77          LUT6 (Prop_lut6_I0_O)        0.097     7.120 r  top_inst/rom_inst/g3_i_2/O
                         net (fo=29, routed)          0.397     7.517    top_inst/reg_inst/temp
    SLICE_X8Y78          LUT3 (Prop_lut3_I1_O)        0.097     7.614 r  top_inst/reg_inst/g3_i_1__26/O
                         net (fo=1, routed)           0.199     7.812    top_inst/rom_inst/Alu_Out[9]_i_6_1[1]
    SLICE_X8Y79          LUT6 (Prop_lut6_I4_O)        0.097     7.909 r  top_inst/rom_inst/u_mux4/mux2/g3/O
                         net (fo=25, routed)          0.594     8.503    top_inst/rom_inst/in1[4]
    SLICE_X9Y81          LUT6 (Prop_lut6_I4_O)        0.097     8.600 r  top_inst/rom_inst/Alu_Out[10]_i_19/O
                         net (fo=1, routed)           0.416     9.016    top_inst/rom_inst/Alu_Out[10]_i_19_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.097     9.113 r  top_inst/rom_inst/Alu_Out[10]_i_16/O
                         net (fo=2, routed)           0.104     9.216    top_inst/rom_inst/Alu_Out[10]_i_16_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.097     9.313 r  top_inst/rom_inst/Alu_Out[15]_i_23/O
                         net (fo=1, routed)           0.336     9.649    top_inst/rom_inst/Alu_Out[15]_i_23_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I5_O)        0.097     9.746 r  top_inst/rom_inst/Alu_Out[15]_i_17/O
                         net (fo=2, routed)           0.206     9.952    top_inst/rom_inst/Alu_Out[15]_i_17_n_0
    SLICE_X12Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.049 r  top_inst/rom_inst/Alu_Out[24]_i_22/O
                         net (fo=1, routed)           0.101    10.151    top_inst/rom_inst/Alu_Out[24]_i_22_n_0
    SLICE_X12Y78         LUT6 (Prop_lut6_I3_O)        0.097    10.248 r  top_inst/rom_inst/Alu_Out[24]_i_19/O
                         net (fo=2, routed)           0.533    10.781    top_inst/rom_inst/Alu_Out[24]_i_19_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I2_O)        0.097    10.878 r  top_inst/rom_inst/Alu_Out[27]_i_21/O
                         net (fo=1, routed)           0.282    11.160    top_inst/rom_inst/Alu_Out[27]_i_21_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I2_O)        0.097    11.257 r  top_inst/rom_inst/Alu_Out[27]_i_20/O
                         net (fo=3, routed)           0.323    11.580    top_inst/rom_inst/Alu_Out[27]_i_20_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I2_O)        0.097    11.677 r  top_inst/rom_inst/Alu_Out[27]_i_9_comp_2/O
                         net (fo=1, routed)           0.383    12.061    top_inst/rom_inst/Alu_Out[27]_i_9_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I0_O)        0.097    12.158 r  top_inst/rom_inst/Alu_Out[27]_i_4/O
                         net (fo=1, routed)           0.192    12.350    top_inst/rom_inst/Alu_Out[27]_i_4_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.097    12.447 r  top_inst/rom_inst/Alu_Out[27]_i_1/O
                         net (fo=1, routed)           0.000    12.447    top_inst/temp_out[27]
    SLICE_X1Y80          FDCE                                         r  top_inst/Alu_Out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.263 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     7.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.778 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.211     8.989    top_inst/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  top_inst/Alu_Out_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.214     9.203    
                         clock uncertainty           -0.035     9.167    
    SLICE_X1Y80          FDCE (Setup_fdce_C_D)        0.037     9.204    top_inst/Alu_Out_reg[27]
  -------------------------------------------------------------------
                         required time                          9.204    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                 -3.243    

Slack (VIOLATED) :        -3.224ns  (required time - arrival time)
  Source:                 top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/Alu_Out_reg[23]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.211ns  (logic 3.499ns (42.611%)  route 4.712ns (57.389%))
  Logic Levels:           15  (LUT3=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 8.986 - 5.000 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.282     4.213    top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.846     6.059 r  top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[29]
                         net (fo=146, routed)         0.963     7.023    top_inst/rom_inst/douta[12]
    SLICE_X8Y77          LUT6 (Prop_lut6_I0_O)        0.097     7.120 r  top_inst/rom_inst/g3_i_2/O
                         net (fo=29, routed)          0.397     7.517    top_inst/reg_inst/temp
    SLICE_X8Y78          LUT3 (Prop_lut3_I1_O)        0.097     7.614 f  top_inst/reg_inst/g3_i_1__26/O
                         net (fo=1, routed)           0.199     7.812    top_inst/rom_inst/Alu_Out[9]_i_6_1[1]
    SLICE_X8Y79          LUT6 (Prop_lut6_I4_O)        0.097     7.909 f  top_inst/rom_inst/u_mux4/mux2/g3/O
                         net (fo=25, routed)          0.594     8.503    top_inst/rom_inst/in1[4]
    SLICE_X9Y81          LUT6 (Prop_lut6_I4_O)        0.097     8.600 f  top_inst/rom_inst/Alu_Out[10]_i_19/O
                         net (fo=1, routed)           0.416     9.016    top_inst/rom_inst/Alu_Out[10]_i_19_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.097     9.113 f  top_inst/rom_inst/Alu_Out[10]_i_16/O
                         net (fo=2, routed)           0.104     9.216    top_inst/rom_inst/Alu_Out[10]_i_16_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.097     9.313 f  top_inst/rom_inst/Alu_Out[15]_i_23/O
                         net (fo=1, routed)           0.336     9.649    top_inst/rom_inst/Alu_Out[15]_i_23_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I5_O)        0.097     9.746 f  top_inst/rom_inst/Alu_Out[15]_i_17/O
                         net (fo=2, routed)           0.206     9.952    top_inst/rom_inst/Alu_Out[15]_i_17_n_0
    SLICE_X12Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.049 f  top_inst/rom_inst/Alu_Out[24]_i_22/O
                         net (fo=1, routed)           0.101    10.151    top_inst/rom_inst/Alu_Out[24]_i_22_n_0
    SLICE_X12Y78         LUT6 (Prop_lut6_I3_O)        0.097    10.248 f  top_inst/rom_inst/Alu_Out[24]_i_19/O
                         net (fo=2, routed)           0.119    10.367    top_inst/rom_inst/Alu_Out[24]_i_19_n_0
    SLICE_X12Y78         LUT5 (Prop_lut5_I2_O)        0.097    10.464 f  top_inst/rom_inst/Alu_Out[24]_i_17/O
                         net (fo=1, routed)           0.213    10.677    top_inst/rom_inst/Alu_Out[24]_i_17_n_0
    SLICE_X13Y78         LUT5 (Prop_lut5_I2_O)        0.097    10.774 f  top_inst/rom_inst/Alu_Out[24]_i_15/O
                         net (fo=4, routed)           0.555    11.328    top_inst/rom_inst/Alu_Out[24]_i_15_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    11.425 r  top_inst/rom_inst/Alu_Out[23]_i_13_comp/O
                         net (fo=1, routed)           0.314    11.739    top_inst/rom_inst/Alu_Out[23]_i_13_n_0
    SLICE_X4Y79          LUT5 (Prop_lut5_I4_O)        0.097    11.836 r  top_inst/rom_inst/Alu_Out[23]_i_7/O
                         net (fo=1, routed)           0.000    11.836    top_inst/rom_inst/Alu_Out[23]_i_7_n_0
    SLICE_X4Y79          MUXF7 (Prop_muxf7_I0_O)      0.163    11.999 r  top_inst/rom_inst/Alu_Out_reg[23]_i_4/O
                         net (fo=1, routed)           0.197    12.196    top_inst/rom_inst/Alu_Out_reg[23]_i_4_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I5_O)        0.229    12.425 r  top_inst/rom_inst/Alu_Out[23]_i_1/O
                         net (fo=1, routed)           0.000    12.425    top_inst/temp_out[23]
    SLICE_X5Y80          FDCE                                         r  top_inst/Alu_Out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.263 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     7.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.778 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.208     8.986    top_inst/clk_IBUF_BUFG
    SLICE_X5Y80          FDCE                                         r  top_inst/Alu_Out_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.214     9.200    
                         clock uncertainty           -0.035     9.164    
    SLICE_X5Y80          FDCE (Setup_fdce_C_D)        0.037     9.201    top_inst/Alu_Out_reg[23]
  -------------------------------------------------------------------
                         required time                          9.201    
                         arrival time                         -12.425    
  -------------------------------------------------------------------
                         slack                                 -3.224    

Slack (VIOLATED) :        -3.223ns  (required time - arrival time)
  Source:                 top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/Alu_Out_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 3.301ns (40.211%)  route 4.908ns (59.789%))
  Logic Levels:           15  (LUT3=1 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 8.983 - 5.000 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.282     4.213    top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.846     6.059 r  top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[29]
                         net (fo=146, routed)         0.963     7.023    top_inst/rom_inst/douta[12]
    SLICE_X8Y77          LUT6 (Prop_lut6_I0_O)        0.097     7.120 r  top_inst/rom_inst/g3_i_2/O
                         net (fo=29, routed)          0.397     7.517    top_inst/reg_inst/temp
    SLICE_X8Y78          LUT3 (Prop_lut3_I1_O)        0.097     7.614 r  top_inst/reg_inst/g3_i_1__26/O
                         net (fo=1, routed)           0.199     7.812    top_inst/rom_inst/Alu_Out[9]_i_6_1[1]
    SLICE_X8Y79          LUT6 (Prop_lut6_I4_O)        0.097     7.909 r  top_inst/rom_inst/u_mux4/mux2/g3/O
                         net (fo=25, routed)          0.594     8.503    top_inst/rom_inst/in1[4]
    SLICE_X9Y81          LUT6 (Prop_lut6_I4_O)        0.097     8.600 r  top_inst/rom_inst/Alu_Out[10]_i_19/O
                         net (fo=1, routed)           0.416     9.016    top_inst/rom_inst/Alu_Out[10]_i_19_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.097     9.113 r  top_inst/rom_inst/Alu_Out[10]_i_16/O
                         net (fo=2, routed)           0.104     9.216    top_inst/rom_inst/Alu_Out[10]_i_16_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.097     9.313 r  top_inst/rom_inst/Alu_Out[15]_i_23/O
                         net (fo=1, routed)           0.336     9.649    top_inst/rom_inst/Alu_Out[15]_i_23_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I5_O)        0.097     9.746 r  top_inst/rom_inst/Alu_Out[15]_i_17/O
                         net (fo=2, routed)           0.206     9.952    top_inst/rom_inst/Alu_Out[15]_i_17_n_0
    SLICE_X12Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.049 r  top_inst/rom_inst/Alu_Out[24]_i_22/O
                         net (fo=1, routed)           0.101    10.151    top_inst/rom_inst/Alu_Out[24]_i_22_n_0
    SLICE_X12Y78         LUT6 (Prop_lut6_I3_O)        0.097    10.248 r  top_inst/rom_inst/Alu_Out[24]_i_19/O
                         net (fo=2, routed)           0.119    10.367    top_inst/rom_inst/Alu_Out[24]_i_19_n_0
    SLICE_X12Y78         LUT5 (Prop_lut5_I2_O)        0.097    10.464 r  top_inst/rom_inst/Alu_Out[24]_i_17/O
                         net (fo=1, routed)           0.213    10.677    top_inst/rom_inst/Alu_Out[24]_i_17_n_0
    SLICE_X13Y78         LUT5 (Prop_lut5_I2_O)        0.097    10.774 r  top_inst/rom_inst/Alu_Out[24]_i_15/O
                         net (fo=4, routed)           0.448    11.221    top_inst/rom_inst/Alu_Out[24]_i_15_n_0
    SLICE_X6Y78          LUT5 (Prop_lut5_I2_O)        0.097    11.318 r  top_inst/rom_inst/Alu_Out[24]_i_9/O
                         net (fo=3, routed)           0.297    11.615    top_inst/rom_inst/Alu_Out[24]_i_9_n_0
    SLICE_X5Y77          LUT5 (Prop_lut5_I2_O)        0.097    11.712 r  top_inst/rom_inst/Alu_Out[26]_i_9/O
                         net (fo=1, routed)           0.292    12.004    top_inst/rom_inst/Alu_Out[26]_i_9_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.097    12.101 r  top_inst/rom_inst/Alu_Out[26]_i_4/O
                         net (fo=1, routed)           0.224    12.326    top_inst/rom_inst/Alu_Out[26]_i_4_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I4_O)        0.097    12.423 r  top_inst/rom_inst/Alu_Out[26]_i_1/O
                         net (fo=1, routed)           0.000    12.423    top_inst/temp_out[26]
    SLICE_X4Y77          FDCE                                         r  top_inst/Alu_Out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.263 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     7.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.778 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.205     8.983    top_inst/clk_IBUF_BUFG
    SLICE_X4Y77          FDCE                                         r  top_inst/Alu_Out_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.214     9.197    
                         clock uncertainty           -0.035     9.161    
    SLICE_X4Y77          FDCE (Setup_fdce_C_D)        0.038     9.199    top_inst/Alu_Out_reg[26]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                         -12.423    
  -------------------------------------------------------------------
                         slack                                 -3.223    

Slack (VIOLATED) :        -3.096ns  (required time - arrival time)
  Source:                 top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/Alu_Out_reg[28]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.081ns  (logic 3.301ns (40.849%)  route 4.780ns (59.151%))
  Logic Levels:           15  (LUT3=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 8.983 - 5.000 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.282     4.213    top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.846     6.059 r  top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[29]
                         net (fo=146, routed)         0.963     7.023    top_inst/rom_inst/douta[12]
    SLICE_X8Y77          LUT6 (Prop_lut6_I0_O)        0.097     7.120 r  top_inst/rom_inst/g3_i_2/O
                         net (fo=29, routed)          0.397     7.517    top_inst/reg_inst/temp
    SLICE_X8Y78          LUT3 (Prop_lut3_I1_O)        0.097     7.614 f  top_inst/reg_inst/g3_i_1__26/O
                         net (fo=1, routed)           0.199     7.812    top_inst/rom_inst/Alu_Out[9]_i_6_1[1]
    SLICE_X8Y79          LUT6 (Prop_lut6_I4_O)        0.097     7.909 f  top_inst/rom_inst/u_mux4/mux2/g3/O
                         net (fo=25, routed)          0.594     8.503    top_inst/rom_inst/in1[4]
    SLICE_X9Y81          LUT6 (Prop_lut6_I4_O)        0.097     8.600 f  top_inst/rom_inst/Alu_Out[10]_i_19/O
                         net (fo=1, routed)           0.416     9.016    top_inst/rom_inst/Alu_Out[10]_i_19_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.097     9.113 f  top_inst/rom_inst/Alu_Out[10]_i_16/O
                         net (fo=2, routed)           0.104     9.216    top_inst/rom_inst/Alu_Out[10]_i_16_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.097     9.313 f  top_inst/rom_inst/Alu_Out[15]_i_23/O
                         net (fo=1, routed)           0.336     9.649    top_inst/rom_inst/Alu_Out[15]_i_23_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I5_O)        0.097     9.746 f  top_inst/rom_inst/Alu_Out[15]_i_17/O
                         net (fo=2, routed)           0.206     9.952    top_inst/rom_inst/Alu_Out[15]_i_17_n_0
    SLICE_X12Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.049 f  top_inst/rom_inst/Alu_Out[24]_i_22/O
                         net (fo=1, routed)           0.101    10.151    top_inst/rom_inst/Alu_Out[24]_i_22_n_0
    SLICE_X12Y78         LUT6 (Prop_lut6_I3_O)        0.097    10.248 f  top_inst/rom_inst/Alu_Out[24]_i_19/O
                         net (fo=2, routed)           0.119    10.367    top_inst/rom_inst/Alu_Out[24]_i_19_n_0
    SLICE_X12Y78         LUT5 (Prop_lut5_I2_O)        0.097    10.464 f  top_inst/rom_inst/Alu_Out[24]_i_17/O
                         net (fo=1, routed)           0.213    10.677    top_inst/rom_inst/Alu_Out[24]_i_17_n_0
    SLICE_X13Y78         LUT5 (Prop_lut5_I2_O)        0.097    10.774 f  top_inst/rom_inst/Alu_Out[24]_i_15/O
                         net (fo=4, routed)           0.448    11.221    top_inst/rom_inst/Alu_Out[24]_i_15_n_0
    SLICE_X6Y78          LUT5 (Prop_lut5_I2_O)        0.097    11.318 f  top_inst/rom_inst/Alu_Out[24]_i_9/O
                         net (fo=3, routed)           0.303    11.621    top_inst/rom_inst/Alu_Out[24]_i_9_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I3_O)        0.097    11.718 r  top_inst/rom_inst/Alu_Out[28]_i_9_comp/O
                         net (fo=1, routed)           0.282    12.000    top_inst/rom_inst/Alu_Out[28]_i_9_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.097    12.097 r  top_inst/rom_inst/Alu_Out[28]_i_4/O
                         net (fo=1, routed)           0.100    12.197    top_inst/rom_inst/Alu_Out[28]_i_4_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I4_O)        0.097    12.294 r  top_inst/rom_inst/Alu_Out[28]_i_1/O
                         net (fo=1, routed)           0.000    12.294    top_inst/temp_out[28]
    SLICE_X4Y77          FDCE                                         r  top_inst/Alu_Out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.263 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     7.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.778 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.205     8.983    top_inst/clk_IBUF_BUFG
    SLICE_X4Y77          FDCE                                         r  top_inst/Alu_Out_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.214     9.197    
                         clock uncertainty           -0.035     9.161    
    SLICE_X4Y77          FDCE (Setup_fdce_C_D)        0.037     9.198    top_inst/Alu_Out_reg[28]
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                         -12.294    
  -------------------------------------------------------------------
                         slack                                 -3.096    

Slack (VIOLATED) :        -3.074ns  (required time - arrival time)
  Source:                 top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/Alu_Out_reg[25]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.056ns  (logic 3.478ns (43.170%)  route 4.578ns (56.830%))
  Logic Levels:           15  (LUT3=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 8.983 - 5.000 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.282     4.213    top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.846     6.059 r  top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[29]
                         net (fo=146, routed)         0.963     7.023    top_inst/rom_inst/douta[12]
    SLICE_X8Y77          LUT6 (Prop_lut6_I0_O)        0.097     7.120 r  top_inst/rom_inst/g3_i_2/O
                         net (fo=29, routed)          0.397     7.517    top_inst/reg_inst/temp
    SLICE_X8Y78          LUT3 (Prop_lut3_I1_O)        0.097     7.614 f  top_inst/reg_inst/g3_i_1__26/O
                         net (fo=1, routed)           0.199     7.812    top_inst/rom_inst/Alu_Out[9]_i_6_1[1]
    SLICE_X8Y79          LUT6 (Prop_lut6_I4_O)        0.097     7.909 f  top_inst/rom_inst/u_mux4/mux2/g3/O
                         net (fo=25, routed)          0.594     8.503    top_inst/rom_inst/in1[4]
    SLICE_X9Y81          LUT6 (Prop_lut6_I4_O)        0.097     8.600 f  top_inst/rom_inst/Alu_Out[10]_i_19/O
                         net (fo=1, routed)           0.416     9.016    top_inst/rom_inst/Alu_Out[10]_i_19_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.097     9.113 f  top_inst/rom_inst/Alu_Out[10]_i_16/O
                         net (fo=2, routed)           0.104     9.216    top_inst/rom_inst/Alu_Out[10]_i_16_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.097     9.313 f  top_inst/rom_inst/Alu_Out[15]_i_23/O
                         net (fo=1, routed)           0.336     9.649    top_inst/rom_inst/Alu_Out[15]_i_23_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I5_O)        0.097     9.746 f  top_inst/rom_inst/Alu_Out[15]_i_17/O
                         net (fo=2, routed)           0.206     9.952    top_inst/rom_inst/Alu_Out[15]_i_17_n_0
    SLICE_X12Y78         LUT6 (Prop_lut6_I0_O)        0.097    10.049 f  top_inst/rom_inst/Alu_Out[24]_i_22/O
                         net (fo=1, routed)           0.101    10.151    top_inst/rom_inst/Alu_Out[24]_i_22_n_0
    SLICE_X12Y78         LUT6 (Prop_lut6_I3_O)        0.097    10.248 f  top_inst/rom_inst/Alu_Out[24]_i_19/O
                         net (fo=2, routed)           0.119    10.367    top_inst/rom_inst/Alu_Out[24]_i_19_n_0
    SLICE_X12Y78         LUT5 (Prop_lut5_I2_O)        0.097    10.464 f  top_inst/rom_inst/Alu_Out[24]_i_17/O
                         net (fo=1, routed)           0.213    10.677    top_inst/rom_inst/Alu_Out[24]_i_17_n_0
    SLICE_X13Y78         LUT5 (Prop_lut5_I2_O)        0.097    10.774 f  top_inst/rom_inst/Alu_Out[24]_i_15/O
                         net (fo=4, routed)           0.525    11.299    top_inst/rom_inst/Alu_Out[24]_i_15_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I2_O)        0.097    11.396 r  top_inst/rom_inst/Alu_Out[25]_i_16_comp/O
                         net (fo=1, routed)           0.198    11.593    top_inst/rom_inst/Alu_Out[25]_i_16_n_0
    SLICE_X6Y76          LUT5 (Prop_lut5_I4_O)        0.097    11.690 r  top_inst/rom_inst/Alu_Out[25]_i_9/O
                         net (fo=1, routed)           0.000    11.690    top_inst/rom_inst/Alu_Out[25]_i_9_n_0
    SLICE_X6Y76          MUXF7 (Prop_muxf7_I0_O)      0.156    11.846 r  top_inst/rom_inst/Alu_Out_reg[25]_i_5/O
                         net (fo=1, routed)           0.209    12.055    top_inst/rom_inst/Alu_Out_reg[25]_i_5_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.215    12.270 r  top_inst/rom_inst/Alu_Out[25]_i_1/O
                         net (fo=1, routed)           0.000    12.270    top_inst/temp_out[25]
    SLICE_X4Y77          FDCE                                         r  top_inst/Alu_Out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.263 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     7.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.778 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.205     8.983    top_inst/clk_IBUF_BUFG
    SLICE_X4Y77          FDCE                                         r  top_inst/Alu_Out_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.214     9.197    
                         clock uncertainty           -0.035     9.161    
    SLICE_X4Y77          FDCE (Setup_fdce_C_D)        0.035     9.196    top_inst/Alu_Out_reg[25]
  -------------------------------------------------------------------
                         required time                          9.196    
                         arrival time                         -12.270    
  -------------------------------------------------------------------
                         slack                                 -3.074    

Slack (VIOLATED) :        -3.014ns  (required time - arrival time)
  Source:                 top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/Alu_Out_reg[18]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.006ns  (logic 3.305ns (41.281%)  route 4.701ns (58.719%))
  Logic Levels:           13  (LUT3=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 8.989 - 5.000 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.282     4.213    top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.846     6.059 r  top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[29]
                         net (fo=146, routed)         0.963     7.023    top_inst/rom_inst/douta[12]
    SLICE_X8Y77          LUT6 (Prop_lut6_I0_O)        0.097     7.120 r  top_inst/rom_inst/g3_i_2/O
                         net (fo=29, routed)          0.397     7.517    top_inst/reg_inst/temp
    SLICE_X8Y78          LUT3 (Prop_lut3_I1_O)        0.097     7.614 r  top_inst/reg_inst/g3_i_1__26/O
                         net (fo=1, routed)           0.199     7.812    top_inst/rom_inst/Alu_Out[9]_i_6_1[1]
    SLICE_X8Y79          LUT6 (Prop_lut6_I4_O)        0.097     7.909 r  top_inst/rom_inst/u_mux4/mux2/g3/O
                         net (fo=25, routed)          0.594     8.503    top_inst/rom_inst/in1[4]
    SLICE_X9Y81          LUT6 (Prop_lut6_I4_O)        0.097     8.600 r  top_inst/rom_inst/Alu_Out[10]_i_19/O
                         net (fo=1, routed)           0.416     9.016    top_inst/rom_inst/Alu_Out[10]_i_19_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.097     9.113 r  top_inst/rom_inst/Alu_Out[10]_i_16/O
                         net (fo=2, routed)           0.104     9.216    top_inst/rom_inst/Alu_Out[10]_i_16_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.097     9.313 r  top_inst/rom_inst/Alu_Out[15]_i_23/O
                         net (fo=1, routed)           0.336     9.649    top_inst/rom_inst/Alu_Out[15]_i_23_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I5_O)        0.097     9.746 r  top_inst/rom_inst/Alu_Out[15]_i_17/O
                         net (fo=2, routed)           0.484    10.230    top_inst/rom_inst/Alu_Out[15]_i_17_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I4_O)        0.097    10.327 r  top_inst/rom_inst/Alu_Out[15]_i_9/O
                         net (fo=2, routed)           0.312    10.639    top_inst/rom_inst/Alu_Out[15]_i_9_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I2_O)        0.097    10.736 r  top_inst/rom_inst/Alu_Out[19]_i_18/O
                         net (fo=3, routed)           0.216    10.952    top_inst/rom_inst/Alu_Out[19]_i_18_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I4_O)        0.097    11.049 r  top_inst/rom_inst/Alu_Out[18]_i_11/O
                         net (fo=1, routed)           0.378    11.427    top_inst/rom_inst/Alu_Out[18]_i_11_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I0_O)        0.097    11.524 r  top_inst/rom_inst/Alu_Out[18]_i_7/O
                         net (fo=1, routed)           0.000    11.524    top_inst/rom_inst/Alu_Out[18]_i_7_n_0
    SLICE_X7Y83          MUXF7 (Prop_muxf7_I0_O)      0.163    11.687 r  top_inst/rom_inst/Alu_Out_reg[18]_i_4/O
                         net (fo=1, routed)           0.304    11.991    top_inst/rom_inst/Alu_Out_reg[18]_i_4_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I5_O)        0.229    12.220 r  top_inst/rom_inst/Alu_Out[18]_i_1/O
                         net (fo=1, routed)           0.000    12.220    top_inst/temp_out[18]
    SLICE_X7Y83          FDCE                                         r  top_inst/Alu_Out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.263 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     7.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.778 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.211     8.989    top_inst/clk_IBUF_BUFG
    SLICE_X7Y83          FDCE                                         r  top_inst/Alu_Out_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.214     9.203    
                         clock uncertainty           -0.035     9.167    
    SLICE_X7Y83          FDCE (Setup_fdce_C_D)        0.038     9.205    top_inst/Alu_Out_reg[18]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                         -12.220    
  -------------------------------------------------------------------
                         slack                                 -3.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 top_inst/npc_reg[30]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/pc_reg[30]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.244ns  (logic 0.191ns (78.276%)  route 0.053ns (21.724%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 7.029 - 5.000 ) 
    Source Clock Delay      (SCD):    1.513ns = ( 6.513 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.594     6.513    top_inst/clk_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  top_inst/npc_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.146     6.659 r  top_inst/npc_reg[30]/Q
                         net (fo=1, routed)           0.053     6.712    top_inst/rom_inst/pc_reg[31][30]
    SLICE_X2Y77          LUT4 (Prop_lut4_I0_O)        0.045     6.757 r  top_inst/rom_inst/pc[30]_i_1/O
                         net (fo=1, routed)           0.000     6.757    top_inst/p_2_out[30]
    SLICE_X2Y77          FDCE                                         r  top_inst/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.864     7.029    top_inst/clk_IBUF_BUFG
    SLICE_X2Y77          FDCE                                         r  top_inst/pc_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.526    
    SLICE_X2Y77          FDCE (Hold_fdce_C_D)         0.125     6.651    top_inst/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         -6.651    
                         arrival time                           6.757    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 top_inst/pc_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/npc_reg[20]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.267ns  (logic 0.191ns (71.650%)  route 0.076ns (28.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 6.995 - 5.000 ) 
    Source Clock Delay      (SCD):    1.481ns = ( 6.481 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.562     6.481    top_inst/clk_IBUF_BUFG
    SLICE_X13Y75         FDCE                                         r  top_inst/pc_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDCE (Prop_fdce_C_Q)         0.146     6.627 r  top_inst/pc_reg[20]/Q
                         net (fo=3, routed)           0.076     6.703    top_inst/pc_reg_n_0_[20]
    SLICE_X12Y75         LUT6 (Prop_lut6_I5_O)        0.045     6.748 r  top_inst/npc[20]_i_1/O
                         net (fo=1, routed)           0.000     6.748    top_inst/temp_npc[20]
    SLICE_X12Y75         FDCE                                         r  top_inst/npc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.830     6.995    top_inst/clk_IBUF_BUFG
    SLICE_X12Y75         FDCE                                         r  top_inst/npc_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.494    
    SLICE_X12Y75         FDCE (Hold_fdce_C_D)         0.125     6.619    top_inst/npc_reg[20]
  -------------------------------------------------------------------
                         required time                         -6.619    
                         arrival time                           6.748    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 top_inst/pc_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/npc_reg[19]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.291ns  (logic 0.194ns (66.595%)  route 0.097ns (33.405%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 6.998 - 5.000 ) 
    Source Clock Delay      (SCD):    1.484ns = ( 6.484 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.565     6.484    top_inst/clk_IBUF_BUFG
    SLICE_X13Y77         FDCE                                         r  top_inst/pc_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDCE (Prop_fdce_C_Q)         0.146     6.630 r  top_inst/pc_reg[19]/Q
                         net (fo=4, routed)           0.097     6.728    top_inst/pc_reg_n_0_[19]
    SLICE_X12Y77         LUT5 (Prop_lut5_I4_O)        0.048     6.776 r  top_inst/npc[19]_i_1/O
                         net (fo=1, routed)           0.000     6.776    top_inst/temp_npc[19]
    SLICE_X12Y77         FDCE                                         r  top_inst/npc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.833     6.998    top_inst/clk_IBUF_BUFG
    SLICE_X12Y77         FDCE                                         r  top_inst/npc_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.497    
    SLICE_X12Y77         FDCE (Hold_fdce_C_D)         0.135     6.632    top_inst/npc_reg[19]
  -------------------------------------------------------------------
                         required time                         -6.632    
                         arrival time                           6.776    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 top_inst/pc_reg[24]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/npc_reg[24]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.295ns  (logic 0.195ns (66.085%)  route 0.100ns (33.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 6.995 - 5.000 ) 
    Source Clock Delay      (SCD):    1.481ns = ( 6.481 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.562     6.481    top_inst/clk_IBUF_BUFG
    SLICE_X15Y75         FDCE                                         r  top_inst/pc_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDCE (Prop_fdce_C_Q)         0.146     6.627 r  top_inst/pc_reg[24]/Q
                         net (fo=4, routed)           0.100     6.727    top_inst/pc_reg_n_0_[24]
    SLICE_X14Y75         LUT5 (Prop_lut5_I4_O)        0.049     6.776 r  top_inst/npc[24]_i_1/O
                         net (fo=1, routed)           0.000     6.776    top_inst/temp_npc[24]
    SLICE_X14Y75         FDCE                                         r  top_inst/npc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.830     6.995    top_inst/clk_IBUF_BUFG
    SLICE_X14Y75         FDCE                                         r  top_inst/npc_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.494    
    SLICE_X14Y75         FDCE (Hold_fdce_C_D)         0.135     6.629    top_inst/npc_reg[24]
  -------------------------------------------------------------------
                         required time                         -6.629    
                         arrival time                           6.776    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 top_inst/npc_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/pc_reg[20]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.260ns  (logic 0.212ns (81.536%)  route 0.048ns (18.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 6.995 - 5.000 ) 
    Source Clock Delay      (SCD):    1.481ns = ( 6.481 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.562     6.481    top_inst/clk_IBUF_BUFG
    SLICE_X12Y75         FDCE                                         r  top_inst/npc_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDCE (Prop_fdce_C_Q)         0.167     6.648 r  top_inst/npc_reg[20]/Q
                         net (fo=1, routed)           0.048     6.696    top_inst/rom_inst/pc_reg[31][20]
    SLICE_X13Y75         LUT4 (Prop_lut4_I0_O)        0.045     6.741 r  top_inst/rom_inst/pc[20]_i_1/O
                         net (fo=1, routed)           0.000     6.741    top_inst/p_2_out[20]
    SLICE_X13Y75         FDCE                                         r  top_inst/pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.830     6.995    top_inst/clk_IBUF_BUFG
    SLICE_X13Y75         FDCE                                         r  top_inst/pc_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.494    
    SLICE_X13Y75         FDCE (Hold_fdce_C_D)         0.099     6.593    top_inst/pc_reg[20]
  -------------------------------------------------------------------
                         required time                         -6.593    
                         arrival time                           6.741    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 top_inst/npc_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/pc_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.260ns  (logic 0.212ns (81.536%)  route 0.048ns (18.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 6.998 - 5.000 ) 
    Source Clock Delay      (SCD):    1.484ns = ( 6.484 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.565     6.484    top_inst/clk_IBUF_BUFG
    SLICE_X12Y77         FDCE                                         r  top_inst/npc_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDCE (Prop_fdce_C_Q)         0.167     6.651 r  top_inst/npc_reg[6]/Q
                         net (fo=1, routed)           0.048     6.699    top_inst/rom_inst/pc_reg[31][6]
    SLICE_X13Y77         LUT4 (Prop_lut4_I0_O)        0.045     6.744 r  top_inst/rom_inst/pc[6]_i_1/O
                         net (fo=1, routed)           0.000     6.744    top_inst/p_2_out[6]
    SLICE_X13Y77         FDCE                                         r  top_inst/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.833     6.998    top_inst/clk_IBUF_BUFG
    SLICE_X13Y77         FDCE                                         r  top_inst/pc_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.497    
    SLICE_X13Y77         FDCE (Hold_fdce_C_D)         0.099     6.596    top_inst/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.596    
                         arrival time                           6.744    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 top_inst/pc_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/npc_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.303ns  (logic 0.194ns (64.116%)  route 0.109ns (35.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 6.995 - 5.000 ) 
    Source Clock Delay      (SCD):    1.481ns = ( 6.481 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.562     6.481    top_inst/clk_IBUF_BUFG
    SLICE_X15Y75         FDCE                                         r  top_inst/pc_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDCE (Prop_fdce_C_Q)         0.146     6.627 r  top_inst/pc_reg[12]/Q
                         net (fo=6, routed)           0.109     6.736    top_inst/pc_reg_n_0_[12]
    SLICE_X14Y75         LUT3 (Prop_lut3_I2_O)        0.048     6.784 r  top_inst/npc[12]_i_1/O
                         net (fo=1, routed)           0.000     6.784    top_inst/temp_npc[12]
    SLICE_X14Y75         FDCE                                         r  top_inst/npc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.830     6.995    top_inst/clk_IBUF_BUFG
    SLICE_X14Y75         FDCE                                         r  top_inst/npc_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.494    
    SLICE_X14Y75         FDCE (Hold_fdce_C_D)         0.135     6.629    top_inst/npc_reg[12]
  -------------------------------------------------------------------
                         required time                         -6.629    
                         arrival time                           6.784    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 top_inst/pc_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/npc_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.307ns  (logic 0.194ns (63.280%)  route 0.113ns (36.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 6.995 - 5.000 ) 
    Source Clock Delay      (SCD):    1.481ns = ( 6.481 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.562     6.481    top_inst/clk_IBUF_BUFG
    SLICE_X15Y75         FDCE                                         r  top_inst/pc_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDCE (Prop_fdce_C_Q)         0.146     6.627 r  top_inst/pc_reg[12]/Q
                         net (fo=6, routed)           0.113     6.740    top_inst/pc_reg_n_0_[12]
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.048     6.788 r  top_inst/npc[14]_i_1/O
                         net (fo=1, routed)           0.000     6.788    top_inst/temp_npc[14]
    SLICE_X14Y75         FDCE                                         r  top_inst/npc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.830     6.995    top_inst/clk_IBUF_BUFG
    SLICE_X14Y75         FDCE                                         r  top_inst/npc_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.494    
    SLICE_X14Y75         FDCE (Hold_fdce_C_D)         0.135     6.629    top_inst/npc_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.629    
                         arrival time                           6.788    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 top_inst/pc_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/npc_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.304ns  (logic 0.191ns (62.917%)  route 0.113ns (37.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 6.995 - 5.000 ) 
    Source Clock Delay      (SCD):    1.481ns = ( 6.481 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.562     6.481    top_inst/clk_IBUF_BUFG
    SLICE_X15Y75         FDCE                                         r  top_inst/pc_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDCE (Prop_fdce_C_Q)         0.146     6.627 r  top_inst/pc_reg[12]/Q
                         net (fo=6, routed)           0.113     6.740    top_inst/pc_reg_n_0_[12]
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.045     6.785 r  top_inst/npc[13]_i_1/O
                         net (fo=1, routed)           0.000     6.785    top_inst/temp_npc[13]
    SLICE_X14Y75         FDCE                                         r  top_inst/npc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.830     6.995    top_inst/clk_IBUF_BUFG
    SLICE_X14Y75         FDCE                                         r  top_inst/npc_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.494    
    SLICE_X14Y75         FDCE (Hold_fdce_C_D)         0.125     6.619    top_inst/npc_reg[13]
  -------------------------------------------------------------------
                         required time                         -6.619    
                         arrival time                           6.785    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 top_inst/npc_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/pc_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.298ns  (logic 0.191ns (64.002%)  route 0.107ns (35.998%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 7.024 - 5.000 ) 
    Source Clock Delay      (SCD):    1.511ns = ( 6.511 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.592     6.511    top_inst/clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  top_inst/npc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.146     6.657 r  top_inst/npc_reg[0]/Q
                         net (fo=1, routed)           0.107     6.765    top_inst/rom_inst/pc_reg[31][0]
    SLICE_X5Y76          LUT4 (Prop_lut4_I0_O)        0.045     6.810 r  top_inst/rom_inst/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     6.810    top_inst/p_2_out[0]
    SLICE_X5Y76          FDCE                                         r  top_inst/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.859     7.024    top_inst/clk_IBUF_BUFG
    SLICE_X5Y76          FDCE                                         r  top_inst/pc_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.544    
    SLICE_X5Y76          FDCE (Hold_fdce_C_D)         0.098     6.642    top_inst/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.642    
                         arrival time                           6.810    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB36_X0Y14    top_inst/ram_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB36_X0Y14    top_inst/ram_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB36_X0Y15    top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB36_X0Y15    top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y80     top_inst/Alu_Out_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y88    top_inst/Alu_Out_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y87    top_inst/Alu_Out_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y87     top_inst/Alu_Out_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y87     top_inst/Alu_Out_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y80     top_inst/Alu_Out_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y80     top_inst/Alu_Out_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y88    top_inst/Alu_Out_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y88    top_inst/Alu_Out_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y87    top_inst/Alu_Out_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y87    top_inst/Alu_Out_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y87     top_inst/Alu_Out_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y87     top_inst/Alu_Out_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y87     top_inst/Alu_Out_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y87     top_inst/Alu_Out_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y80     top_inst/Alu_Out_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y80     top_inst/Alu_Out_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y88    top_inst/Alu_Out_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y88    top_inst/Alu_Out_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y87    top_inst/Alu_Out_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y87    top_inst/Alu_Out_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y87     top_inst/Alu_Out_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y87     top_inst/Alu_Out_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y87     top_inst/Alu_Out_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y87     top_inst/Alu_Out_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 external_inp
                            (input port)
  Destination:            top_inst/c_inst/halt_signal_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.316ns  (logic 1.431ns (43.150%)  route 1.885ns (56.850%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  external_inp (IN)
                         net (fo=0)                   0.000     0.000    external_inp
    M18                  IBUF (Prop_ibuf_I_O)         1.334     1.334 f  external_inp_IBUF_inst/O
                         net (fo=1, routed)           1.407     2.741    top_inst/rom_inst/external_inp_IBUF
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097     2.838 r  top_inst/rom_inst/halt_signal_reg_i_1/O
                         net (fo=1, routed)           0.478     3.316    top_inst/c_inst/FSM_onehot_state_reg[0]_0
    SLICE_X2Y74          LDCE                                         r  top_inst/c_inst/halt_signal_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 external_inp
                            (input port)
  Destination:            top_inst/c_inst/halt_signal_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.334ns  (logic 0.299ns (22.386%)  route 1.035ns (77.614%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  external_inp (IN)
                         net (fo=0)                   0.000     0.000    external_inp
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  external_inp_IBUF_inst/O
                         net (fo=1, routed)           0.730     0.984    top_inst/rom_inst/external_inp_IBUF
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.045     1.029 r  top_inst/rom_inst/halt_signal_reg_i_1/O
                         net (fo=1, routed)           0.305     1.334    top_inst/c_inst/FSM_onehot_state_reg[0]_0
    SLICE_X2Y74          LDCE                                         r  top_inst/c_inst/halt_signal_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_inst/c_inst/FSM_onehot_state_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/c_inst/halt_signal_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.689ns  (logic 0.493ns (29.186%)  route 1.196ns (70.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     6.330 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     7.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     7.931 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.304     9.236    top_inst/c_inst/clk_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  top_inst/c_inst/FSM_onehot_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.396     9.632 r  top_inst/c_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.718    10.350    top_inst/rom_inst/Q[2]
    SLICE_X1Y74          LUT6 (Prop_lut6_I3_O)        0.097    10.447 r  top_inst/rom_inst/halt_signal_reg_i_1/O
                         net (fo=1, routed)           0.478    10.925    top_inst/c_inst/FSM_onehot_state_reg[0]_0
    SLICE_X2Y74          LDCE                                         r  top_inst/c_inst/halt_signal_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/reg_inst/bank_reg[4][15]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.541ns  (logic 3.532ns (63.744%)  route 2.009ns (36.256%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.319     4.251    top_inst/reg_inst/clk_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  top_inst/reg_inst/bank_reg[4][15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.341     4.592 r  top_inst/reg_inst/bank_reg[4][15]_lopt_replica/Q
                         net (fo=1, routed)           2.009     6.601    lopt_6
    V11                  OBUF (Prop_obuf_I_O)         3.191     9.792 r  out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.792    out[15]
    V11                                                               r  out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/reg_inst/bank_reg[4][2]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.472ns  (logic 3.516ns (64.249%)  route 1.956ns (35.751%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.314     4.246    top_inst/reg_inst/clk_IBUF_BUFG
    SLICE_X0Y84          FDPE                                         r  top_inst/reg_inst/bank_reg[4][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDPE (Prop_fdpe_C_Q)         0.341     4.587 r  top_inst/reg_inst/bank_reg[4][2]_lopt_replica/Q
                         net (fo=1, routed)           1.956     6.543    lopt_8
    J13                  OBUF (Prop_obuf_I_O)         3.175     9.718 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.718    out[2]
    J13                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/reg_inst/bank_reg[4][13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.453ns  (logic 3.518ns (64.501%)  route 1.936ns (35.499%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.320     4.252    top_inst/reg_inst/clk_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  top_inst/reg_inst/bank_reg[4][13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.341     4.593 r  top_inst/reg_inst/bank_reg[4][13]_lopt_replica/Q
                         net (fo=1, routed)           1.936     6.528    lopt_4
    V14                  OBUF (Prop_obuf_I_O)         3.177     9.705 r  out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.705    out[13]
    V14                                                               r  out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/reg_inst/bank_reg[4][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.389ns  (logic 3.484ns (64.646%)  route 1.905ns (35.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.318     4.250    top_inst/reg_inst/clk_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  top_inst/reg_inst/bank_reg[4][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.341     4.591 r  top_inst/reg_inst/bank_reg[4][0]_lopt_replica/Q
                         net (fo=1, routed)           1.905     6.496    lopt
    H17                  OBUF (Prop_obuf_I_O)         3.143     9.639 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.639    out[0]
    H17                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/reg_inst/bank_reg[4][11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.363ns  (logic 3.495ns (65.161%)  route 1.868ns (34.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.319     4.251    top_inst/reg_inst/clk_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  top_inst/reg_inst/bank_reg[4][11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.341     4.592 r  top_inst/reg_inst/bank_reg[4][11]_lopt_replica/Q
                         net (fo=1, routed)           1.868     6.460    lopt_2
    T16                  OBUF (Prop_obuf_I_O)         3.154     9.614 r  out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.614    out[11]
    T16                                                               r  out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/reg_inst/bank_reg[4][9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.132ns  (logic 3.605ns (70.243%)  route 1.527ns (29.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.314     4.246    top_inst/reg_inst/clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  top_inst/reg_inst/bank_reg[4][9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.313     4.559 r  top_inst/reg_inst/bank_reg[4][9]_lopt_replica/Q
                         net (fo=1, routed)           1.527     6.086    lopt_15
    T15                  OBUF (Prop_obuf_I_O)         3.292     9.377 r  out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.377    out[9]
    T15                                                               r  out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/reg_inst/bank_reg[4][14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.029ns  (logic 3.534ns (70.263%)  route 1.496ns (29.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.312     4.243    top_inst/reg_inst/clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  top_inst/reg_inst/bank_reg[4][14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.341     4.584 r  top_inst/reg_inst/bank_reg[4][14]_lopt_replica/Q
                         net (fo=1, routed)           1.496     6.079    lopt_5
    V12                  OBUF (Prop_obuf_I_O)         3.193     9.272 r  out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.272    out[14]
    V12                                                               r  out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/reg_inst/bank_reg[4][5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.011ns  (logic 3.515ns (70.154%)  route 1.496ns (29.846%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.307     4.238    top_inst/reg_inst/clk_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  top_inst/reg_inst/bank_reg[4][5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.341     4.579 r  top_inst/reg_inst/bank_reg[4][5]_lopt_replica/Q
                         net (fo=1, routed)           1.496     6.074    lopt_11
    V17                  OBUF (Prop_obuf_I_O)         3.174     9.248 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.248    out[5]
    V17                                                               r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/reg_inst/bank_reg[4][10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.928ns  (logic 3.516ns (71.350%)  route 1.412ns (28.650%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.312     4.243    top_inst/reg_inst/clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  top_inst/reg_inst/bank_reg[4][10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.341     4.584 r  top_inst/reg_inst/bank_reg[4][10]_lopt_replica/Q
                         net (fo=1, routed)           1.412     5.995    lopt_1
    U14                  OBUF (Prop_obuf_I_O)         3.175     9.170 r  out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.170    out[10]
    U14                                                               r  out[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/c_inst/halt_signal_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.685ns  (logic 0.630ns (37.388%)  route 1.055ns (62.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.601     1.520    top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      0.585     2.105 f  top_inst/rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[29]
                         net (fo=146, routed)         0.750     2.856    top_inst/rom_inst/douta[12]
    SLICE_X1Y74          LUT6 (Prop_lut6_I0_O)        0.045     2.901 r  top_inst/rom_inst/halt_signal_reg_i_1/O
                         net (fo=1, routed)           0.305     3.205    top_inst/c_inst/FSM_onehot_state_reg[0]_0
    SLICE_X2Y74          LDCE                                         r  top_inst/c_inst/halt_signal_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/reg_inst/bank_reg[4][12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.733ns  (logic 1.393ns (80.421%)  route 0.339ns (19.579%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.597     1.516    top_inst/reg_inst/clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  top_inst/reg_inst/bank_reg[4][12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  top_inst/reg_inst/bank_reg[4][12]_lopt_replica/Q
                         net (fo=1, routed)           0.339     1.997    lopt_3
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.249 r  out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.249    out[12]
    V15                                                               r  out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/reg_inst/bank_reg[4][3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.730ns  (logic 1.392ns (80.468%)  route 0.338ns (19.532%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.600     1.519    top_inst/reg_inst/clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  top_inst/reg_inst/bank_reg[4][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  top_inst/reg_inst/bank_reg[4][3]_lopt_replica/Q
                         net (fo=1, routed)           0.338     1.998    lopt_9
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.249 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.249    out[3]
    N14                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/reg_inst/bank_reg[4][7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.782ns  (logic 1.438ns (80.698%)  route 0.344ns (19.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.597     1.516    top_inst/reg_inst/clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  top_inst/reg_inst/bank_reg[4][7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.128     1.644 r  top_inst/reg_inst/bank_reg[4][7]_lopt_replica/Q
                         net (fo=1, routed)           0.344     1.988    lopt_13
    U16                  OBUF (Prop_obuf_I_O)         1.310     3.298 r  out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.298    out[7]
    U16                                                               r  out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/reg_inst/bank_reg[4][6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.397ns (78.349%)  route 0.386ns (21.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.597     1.516    top_inst/reg_inst/clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  top_inst/reg_inst/bank_reg[4][6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  top_inst/reg_inst/bank_reg[4][6]_lopt_replica/Q
                         net (fo=1, routed)           0.386     2.043    lopt_12
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.299 r  out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.299    out[6]
    U17                                                               r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/reg_inst/bank_reg[4][8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 1.429ns (78.887%)  route 0.383ns (21.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.597     1.516    top_inst/reg_inst/clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  top_inst/reg_inst/bank_reg[4][8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.128     1.644 r  top_inst/reg_inst/bank_reg[4][8]_lopt_replica/Q
                         net (fo=1, routed)           0.383     2.027    lopt_14
    V16                  OBUF (Prop_obuf_I_O)         1.301     3.328 r  out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.328    out[8]
    V16                                                               r  out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/reg_inst/bank_reg[4][4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.434ns (79.184%)  route 0.377ns (20.816%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.600     1.519    top_inst/reg_inst/clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  top_inst/reg_inst/bank_reg[4][4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.128     1.647 r  top_inst/reg_inst/bank_reg[4][4]_lopt_replica/Q
                         net (fo=1, routed)           0.377     2.024    lopt_10
    R18                  OBUF (Prop_obuf_I_O)         1.306     3.331 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.331    out[4]
    R18                                                               r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/reg_inst/bank_reg[4][1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 1.377ns (76.001%)  route 0.435ns (23.999%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.603     1.522    top_inst/reg_inst/clk_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  top_inst/reg_inst/bank_reg[4][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  top_inst/reg_inst/bank_reg[4][1]_lopt_replica/Q
                         net (fo=1, routed)           0.435     2.098    lopt_7
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.334 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.334    out[1]
    K15                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/reg_inst/bank_reg[4][10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.394ns (75.897%)  route 0.443ns (24.103%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.597     1.516    top_inst/reg_inst/clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  top_inst/reg_inst/bank_reg[4][10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  top_inst/reg_inst/bank_reg[4][10]_lopt_replica/Q
                         net (fo=1, routed)           0.443     2.100    lopt_1
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.353 r  out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.353    out[10]
    U14                                                               r  out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/reg_inst/bank_reg[4][5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.874ns  (logic 1.393ns (74.358%)  route 0.481ns (25.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.594     1.513    top_inst/reg_inst/clk_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  top_inst/reg_inst/bank_reg[4][5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  top_inst/reg_inst/bank_reg[4][5]_lopt_replica/Q
                         net (fo=1, routed)           0.481     2.135    lopt_11
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.387 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.387    out[5]
    V17                                                               r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1315 Endpoints
Min Delay          1315 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            top_inst/Alu_Out_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.851ns  (logic 1.325ns (27.306%)  route 3.527ns (72.694%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.930ns = ( 8.930 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.325     1.325 f  reset_IBUF_inst/O
                         net (fo=1275, routed)        3.527     4.851    top_inst/AR[0]
    SLICE_X14Y85         FDCE                                         f  top_inst/Alu_Out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.263 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     7.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.778 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.152     8.930    top_inst/clk_IBUF_BUFG
    SLICE_X14Y85         FDCE                                         r  top_inst/Alu_Out_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            top_inst/Alu_Out_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.851ns  (logic 1.325ns (27.306%)  route 3.527ns (72.694%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.930ns = ( 8.930 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.325     1.325 f  reset_IBUF_inst/O
                         net (fo=1275, routed)        3.527     4.851    top_inst/AR[0]
    SLICE_X15Y85         FDCE                                         f  top_inst/Alu_Out_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.263 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     7.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.778 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.152     8.930    top_inst/clk_IBUF_BUFG
    SLICE_X15Y85         FDCE                                         r  top_inst/Alu_Out_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            top_inst/Alu_Out_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.826ns  (logic 1.325ns (27.449%)  route 3.501ns (72.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.930ns = ( 8.930 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.325     1.325 f  reset_IBUF_inst/O
                         net (fo=1275, routed)        3.501     4.826    top_inst/AR[0]
    SLICE_X13Y85         FDCE                                         f  top_inst/Alu_Out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.263 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     7.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.778 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.152     8.930    top_inst/clk_IBUF_BUFG
    SLICE_X13Y85         FDCE                                         r  top_inst/Alu_Out_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            top_inst/Alu_Out_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.826ns  (logic 1.325ns (27.449%)  route 3.501ns (72.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.930ns = ( 8.930 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.325     1.325 f  reset_IBUF_inst/O
                         net (fo=1275, routed)        3.501     4.826    top_inst/AR[0]
    SLICE_X12Y85         FDCE                                         f  top_inst/Alu_Out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.263 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     7.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.778 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.152     8.930    top_inst/clk_IBUF_BUFG
    SLICE_X12Y85         FDCE                                         r  top_inst/Alu_Out_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            top_inst/Alu_Out_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.826ns  (logic 1.325ns (27.449%)  route 3.501ns (72.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.930ns = ( 8.930 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.325     1.325 f  reset_IBUF_inst/O
                         net (fo=1275, routed)        3.501     4.826    top_inst/AR[0]
    SLICE_X12Y85         FDCE                                         f  top_inst/Alu_Out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.263 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     7.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.778 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.152     8.930    top_inst/clk_IBUF_BUFG
    SLICE_X12Y85         FDCE                                         r  top_inst/Alu_Out_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            top_inst/st_inst/stack_mem_reg[12][16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.799ns  (logic 1.325ns (27.601%)  route 3.475ns (72.399%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns = ( 8.923 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.325     1.325 f  reset_IBUF_inst/O
                         net (fo=1275, routed)        3.475     4.799    top_inst/st_inst/AR[0]
    SLICE_X14Y78         FDCE                                         f  top_inst/st_inst/stack_mem_reg[12][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.263 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     7.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.778 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.145     8.923    top_inst/st_inst/clk_IBUF_BUFG
    SLICE_X14Y78         FDCE                                         r  top_inst/st_inst/stack_mem_reg[12][16]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            top_inst/st_inst/stack_mem_reg[12][17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.799ns  (logic 1.325ns (27.601%)  route 3.475ns (72.399%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns = ( 8.923 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.325     1.325 f  reset_IBUF_inst/O
                         net (fo=1275, routed)        3.475     4.799    top_inst/st_inst/AR[0]
    SLICE_X14Y78         FDCE                                         f  top_inst/st_inst/stack_mem_reg[12][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.263 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     7.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.778 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.145     8.923    top_inst/st_inst/clk_IBUF_BUFG
    SLICE_X14Y78         FDCE                                         r  top_inst/st_inst/stack_mem_reg[12][17]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            top_inst/st_inst/stack_mem_reg[8][16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.799ns  (logic 1.325ns (27.601%)  route 3.475ns (72.399%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns = ( 8.923 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.325     1.325 f  reset_IBUF_inst/O
                         net (fo=1275, routed)        3.475     4.799    top_inst/st_inst/AR[0]
    SLICE_X15Y78         FDCE                                         f  top_inst/st_inst/stack_mem_reg[8][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.263 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     7.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.778 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.145     8.923    top_inst/st_inst/clk_IBUF_BUFG
    SLICE_X15Y78         FDCE                                         r  top_inst/st_inst/stack_mem_reg[8][16]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            top_inst/st_inst/stack_mem_reg[8][17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.799ns  (logic 1.325ns (27.601%)  route 3.475ns (72.399%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns = ( 8.923 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.325     1.325 f  reset_IBUF_inst/O
                         net (fo=1275, routed)        3.475     4.799    top_inst/st_inst/AR[0]
    SLICE_X15Y78         FDCE                                         f  top_inst/st_inst/stack_mem_reg[8][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.263 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     7.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.778 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.145     8.923    top_inst/st_inst/clk_IBUF_BUFG
    SLICE_X15Y78         FDCE                                         r  top_inst/st_inst/stack_mem_reg[8][17]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            top_inst/reg_inst/bank_reg[14][16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.733ns  (logic 1.325ns (27.989%)  route 3.408ns (72.011%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.325     1.325 f  reset_IBUF_inst/O
                         net (fo=1275, routed)        3.408     4.733    top_inst/reg_inst/AR[0]
    SLICE_X3Y75          FDCE                                         f  top_inst/reg_inst/bank_reg[14][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.205     3.983    top_inst/reg_inst/clk_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  top_inst/reg_inst/bank_reg[14][16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_inst/c_inst/halt_signal_reg/G
                            (positive level-sensitive latch)
  Destination:            top_inst/c_inst/FSM_onehot_state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.469ns  (logic 0.223ns (47.596%)  route 0.246ns (52.404%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          LDCE                         0.000     0.000 r  top_inst/c_inst/halt_signal_reg/G
    SLICE_X2Y74          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  top_inst/c_inst/halt_signal_reg/Q
                         net (fo=6, routed)           0.246     0.424    top_inst/c_inst/halt_signal
    SLICE_X2Y73          LUT3 (Prop_lut3_I1_O)        0.045     0.469 r  top_inst/c_inst/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.469    top_inst/c_inst/FSM_onehot_state[1]_i_1_n_0
    SLICE_X2Y73          FDCE                                         r  top_inst/c_inst/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.862     7.027    top_inst/c_inst/clk_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  top_inst/c_inst/FSM_onehot_state_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 top_inst/c_inst/halt_signal_reg/G
                            (positive level-sensitive latch)
  Destination:            top_inst/c_inst/FSM_onehot_state_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.222ns (40.472%)  route 0.327ns (59.528%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          LDCE                         0.000     0.000 r  top_inst/c_inst/halt_signal_reg/G
    SLICE_X2Y74          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  top_inst/c_inst/halt_signal_reg/Q
                         net (fo=6, routed)           0.327     0.505    top_inst/c_inst/halt_signal
    SLICE_X2Y73          LUT3 (Prop_lut3_I1_O)        0.044     0.549 r  top_inst/c_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.549    top_inst/c_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X2Y73          FDCE                                         r  top_inst/c_inst/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.862     7.027    top_inst/c_inst/clk_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  top_inst/c_inst/FSM_onehot_state_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 top_inst/c_inst/halt_signal_reg/G
                            (positive level-sensitive latch)
  Destination:            top_inst/c_inst/FSM_onehot_state_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.223ns (40.581%)  route 0.327ns (59.419%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          LDCE                         0.000     0.000 r  top_inst/c_inst/halt_signal_reg/G
    SLICE_X2Y74          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  top_inst/c_inst/halt_signal_reg/Q
                         net (fo=6, routed)           0.327     0.505    top_inst/c_inst/halt_signal
    SLICE_X2Y73          LUT3 (Prop_lut3_I1_O)        0.045     0.550 r  top_inst/c_inst/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.550    top_inst/c_inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X2Y73          FDCE                                         r  top_inst/c_inst/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.862     7.027    top_inst/c_inst/clk_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  top_inst/c_inst/FSM_onehot_state_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 top_inst/c_inst/halt_signal_reg/G
                            (positive level-sensitive latch)
  Destination:            top_inst/c_inst/FSM_onehot_state_reg[0]/CE
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.223ns (37.489%)  route 0.372ns (62.511%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          LDCE                         0.000     0.000 r  top_inst/c_inst/halt_signal_reg/G
    SLICE_X2Y74          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  top_inst/c_inst/halt_signal_reg/Q
                         net (fo=6, routed)           0.319     0.497    top_inst/c_inst/halt_signal
    SLICE_X2Y73          LUT5 (Prop_lut5_I4_O)        0.045     0.542 r  top_inst/c_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.053     0.595    top_inst/c_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X2Y73          FDPE                                         r  top_inst/c_inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.862     7.027    top_inst/c_inst/clk_IBUF_BUFG
    SLICE_X2Y73          FDPE                                         r  top_inst/c_inst/FSM_onehot_state_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 top_inst/c_inst/halt_signal_reg/G
                            (positive level-sensitive latch)
  Destination:            top_inst/c_inst/FSM_onehot_state_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.223ns (37.489%)  route 0.372ns (62.511%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          LDCE                         0.000     0.000 r  top_inst/c_inst/halt_signal_reg/G
    SLICE_X2Y74          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  top_inst/c_inst/halt_signal_reg/Q
                         net (fo=6, routed)           0.319     0.497    top_inst/c_inst/halt_signal
    SLICE_X2Y73          LUT5 (Prop_lut5_I4_O)        0.045     0.542 r  top_inst/c_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.053     0.595    top_inst/c_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X2Y73          FDCE                                         r  top_inst/c_inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.862     7.027    top_inst/c_inst/clk_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  top_inst/c_inst/FSM_onehot_state_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 top_inst/c_inst/halt_signal_reg/G
                            (positive level-sensitive latch)
  Destination:            top_inst/c_inst/FSM_onehot_state_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.223ns (37.489%)  route 0.372ns (62.511%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          LDCE                         0.000     0.000 r  top_inst/c_inst/halt_signal_reg/G
    SLICE_X2Y74          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  top_inst/c_inst/halt_signal_reg/Q
                         net (fo=6, routed)           0.319     0.497    top_inst/c_inst/halt_signal
    SLICE_X2Y73          LUT5 (Prop_lut5_I4_O)        0.045     0.542 r  top_inst/c_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.053     0.595    top_inst/c_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X2Y73          FDCE                                         r  top_inst/c_inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.862     7.027    top_inst/c_inst/clk_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  top_inst/c_inst/FSM_onehot_state_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 top_inst/c_inst/halt_signal_reg/G
                            (positive level-sensitive latch)
  Destination:            top_inst/c_inst/FSM_onehot_state_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.223ns (37.489%)  route 0.372ns (62.511%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          LDCE                         0.000     0.000 r  top_inst/c_inst/halt_signal_reg/G
    SLICE_X2Y74          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  top_inst/c_inst/halt_signal_reg/Q
                         net (fo=6, routed)           0.319     0.497    top_inst/c_inst/halt_signal
    SLICE_X2Y73          LUT5 (Prop_lut5_I4_O)        0.045     0.542 r  top_inst/c_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.053     0.595    top_inst/c_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X2Y73          FDCE                                         r  top_inst/c_inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.862     7.027    top_inst/c_inst/clk_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  top_inst/c_inst/FSM_onehot_state_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            top_inst/reg_inst/read_B_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.244ns (38.804%)  route 0.386ns (61.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 7.034 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1275, routed)        0.386     0.630    top_inst/reg_inst/AR[0]
    SLICE_X1Y82          FDCE                                         f  top_inst/reg_inst/read_B_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.869     7.034    top_inst/reg_inst/clk_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  top_inst/reg_inst/read_B_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            top_inst/reg_inst/read_C_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.244ns (38.604%)  route 0.389ns (61.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 7.034 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1275, routed)        0.389     0.633    top_inst/reg_inst/AR[0]
    SLICE_X0Y82          FDCE                                         f  top_inst/reg_inst/read_C_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.869     7.034    top_inst/reg_inst/clk_IBUF_BUFG
    SLICE_X0Y82          FDCE                                         r  top_inst/reg_inst/read_C_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 top_inst/c_inst/halt_signal_reg/G
                            (positive level-sensitive latch)
  Destination:            top_inst/c_inst/FSM_onehot_state_reg[0]/D
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.221ns (34.627%)  route 0.417ns (65.373%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          LDCE                         0.000     0.000 r  top_inst/c_inst/halt_signal_reg/G
    SLICE_X2Y74          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  top_inst/c_inst/halt_signal_reg/Q
                         net (fo=6, routed)           0.194     0.372    top_inst/c_inst/halt_signal
    SLICE_X2Y74          LUT5 (Prop_lut5_I0_O)        0.043     0.415 r  top_inst/c_inst/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.223     0.638    top_inst/c_inst/FSM_onehot_state[0]_i_1_n_0
    SLICE_X2Y73          FDPE                                         r  top_inst/c_inst/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.862     7.027    top_inst/c_inst/clk_IBUF_BUFG
    SLICE_X2Y73          FDPE                                         r  top_inst/c_inst/FSM_onehot_state_reg[0]/C  (IS_INVERTED)





