<?xml version="1.0"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
    "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta charset="utf-8">
<meta http-equiv="cache-control" content="no-cache" />
<meta http-equiv="Pragma" content="no-cache" />
<meta http-equiv="Expires" content="-1" />
<!--
   Note to customizers: the body of the webrev is IDed as SUNWwebrev
   to allow easy overriding by users of webrev via the userContent.css
   mechanism available in some browsers.

   For example, to have all "removed" information be red instead of
   brown, set a rule in your userContent.css file like:

       body#SUNWwebrev span.removed { color: red ! important; }
-->
<style type="text/css" media="screen">
body {
    background-color: #eeeeee;
}
hr {
    border: none 0;
    border-top: 1px solid #aaa;
    height: 1px;
}
div.summary {
    font-size: .8em;
    border-bottom: 1px solid #aaa;
    padding-left: 1em;
    padding-right: 1em;
}
div.summary h2 {
    margin-bottom: 0.3em;
}
div.summary table th {
    text-align: right;
    vertical-align: top;
    white-space: nowrap;
}
span.lineschanged {
    font-size: 0.7em;
}
span.oldmarker {
    color: red;
    font-size: large;
    font-weight: bold;
}
span.newmarker {
    color: green;
    font-size: large;
    font-weight: bold;
}
span.removed {
    color: brown;
}
span.changed {
    color: blue;
}
span.new {
    color: blue;
    font-weight: bold;
}
a.print { font-size: x-small; }

</style>

<style type="text/css" media="print">
pre { font-size: 0.8em; font-family: courier, monospace; }
span.removed { color: #444; font-style: italic }
span.changed { font-weight: bold; }
span.new { font-weight: bold; }
span.newmarker { font-size: 1.2em; font-weight: bold; }
span.oldmarker { font-size: 1.2em; font-weight: bold; }
a.print {display: none}
hr { border: none 0; border-top: 1px solid #aaa; height: 1px; }
</style>

    <script type="text/javascript" src="../../../../ancnav.js"></script>
    </head>
    <body id="SUNWwebrev" onkeypress="keypress(event);">
    <a name="0"></a>
    <pre>rev <a href="https://bugs.openjdk.java.net/browse/JDK-12651">12651</a> : Sha2 intrinsics implementation</pre><hr></hr>
<pre>
   1 /*
   2  * Copyright (c) 1997, 2016, Oracle and/or its affiliates. All rights reserved.
   3  * Copyright (c) 2012, 2016 SAP SE. All rights reserved.
   4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   5  *
   6  * This code is free software; you can redistribute it and/or modify it
   7  * under the terms of the GNU General Public License version 2 only, as
   8  * published by the Free Software Foundation.
   9  *
  10  * This code is distributed in the hope that it will be useful, but WITHOUT
  11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  13  * version 2 for more details (a copy is included in the LICENSE file that
  14  * accompanied this code).
  15  *
  16  * You should have received a copy of the GNU General Public License version
  17  * 2 along with this work; if not, write to the Free Software Foundation,
  18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  19  *
  20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  21  * or visit www.oracle.com if you need additional information or have any
  22  * questions.
  23  *
  24  */
  25 
  26 #include "precompiled.hpp"
  27 #include "asm/assembler.inline.hpp"
  28 #include "asm/macroAssembler.inline.hpp"
  29 #include "compiler/disassembler.hpp"
  30 #include "memory/resourceArea.hpp"
  31 #include "runtime/java.hpp"
  32 #include "runtime/os.hpp"
  33 #include "runtime/stubCodeGenerator.hpp"
  34 #include "utilities/defaultStream.hpp"
  35 #include "utilities/globalDefinitions.hpp"
  36 #include "vm_version_ppc.hpp"
  37 
  38 # include &lt;sys/sysinfo.h&gt;
  39 
  40 bool VM_Version::_is_determine_features_test_running = false;
  41 uint64_t VM_Version::_dscr_val = 0;
  42 
  43 #define MSG(flag)   \
  44   if (flag &amp;&amp; !FLAG_IS_DEFAULT(flag))                                  \
  45       jio_fprintf(defaultStream::error_stream(),                       \
  46                   "warning: -XX:+" #flag " requires -XX:+UseSIGTRAP\n" \
  47                   "         -XX:+" #flag " will be disabled!\n");
  48 
  49 void VM_Version::initialize() {
  50 
  51   // Test which instructions are supported and measure cache line size.
  52   determine_features();
  53 
  54   // If PowerArchitecturePPC64 hasn't been specified explicitly determine from features.
  55   if (FLAG_IS_DEFAULT(PowerArchitecturePPC64)) {
  56     if (VM_Version::has_lqarx()) {
  57       FLAG_SET_ERGO(uintx, PowerArchitecturePPC64, 8);
  58     } else if (VM_Version::has_popcntw()) {
  59       FLAG_SET_ERGO(uintx, PowerArchitecturePPC64, 7);
  60     } else if (VM_Version::has_cmpb()) {
  61       FLAG_SET_ERGO(uintx, PowerArchitecturePPC64, 6);
  62     } else if (VM_Version::has_popcntb()) {
  63       FLAG_SET_ERGO(uintx, PowerArchitecturePPC64, 5);
  64     } else {
  65       FLAG_SET_ERGO(uintx, PowerArchitecturePPC64, 0);
  66     }
  67   }
  68 
  69   bool PowerArchitecturePPC64_ok = false;
  70   switch (PowerArchitecturePPC64) {
  71     case 8: if (!VM_Version::has_lqarx()  ) break;
  72     case 7: if (!VM_Version::has_popcntw()) break;
  73     case 6: if (!VM_Version::has_cmpb()   ) break;
  74     case 5: if (!VM_Version::has_popcntb()) break;
  75     case 0: PowerArchitecturePPC64_ok = true; break;
  76     default: break;
  77   }
  78   guarantee(PowerArchitecturePPC64_ok, "PowerArchitecturePPC64 cannot be set to "
  79             UINTX_FORMAT " on this machine", PowerArchitecturePPC64);
  80 
  81   // Power 8: Configure Data Stream Control Register.
  82   if (has_mfdscr()) {
  83     config_dscr();
  84   }
  85 
  86   if (!UseSIGTRAP) {
  87     MSG(TrapBasedICMissChecks);
  88     MSG(TrapBasedNotEntrantChecks);
  89     MSG(TrapBasedNullChecks);
  90     FLAG_SET_ERGO(bool, TrapBasedNotEntrantChecks, false);
  91     FLAG_SET_ERGO(bool, TrapBasedNullChecks,       false);
  92     FLAG_SET_ERGO(bool, TrapBasedICMissChecks,     false);
  93   }
  94 
  95 #ifdef COMPILER2
  96   if (!UseSIGTRAP) {
  97     MSG(TrapBasedRangeChecks);
  98     FLAG_SET_ERGO(bool, TrapBasedRangeChecks, false);
  99   }
 100 
 101   // On Power6 test for section size.
 102   if (PowerArchitecturePPC64 == 6) {
 103     determine_section_size();
 104   // TODO: PPC port } else {
 105   // TODO: PPC port PdScheduling::power6SectorSize = 0x20;
 106   }
 107 
 108   MaxVectorSize = 8;
 109 #endif
 110 
 111   // Create and print feature-string.
 112   char buf[(num_features+1) * 16]; // Max 16 chars per feature.
 113   jio_snprintf(buf, sizeof(buf),
<a name="1" id="anc1"></a><span class="changed"> 114                "ppc64%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s",</span>
 115                (has_fsqrt()   ? " fsqrt"   : ""),
 116                (has_isel()    ? " isel"    : ""),
 117                (has_lxarxeh() ? " lxarxeh" : ""),
 118                (has_cmpb()    ? " cmpb"    : ""),
 119                //(has_mftgpr()? " mftgpr"  : ""),
 120                (has_popcntb() ? " popcntb" : ""),
 121                (has_popcntw() ? " popcntw" : ""),
 122                (has_fcfids()  ? " fcfids"  : ""),
 123                (has_vand()    ? " vand"    : ""),
 124                (has_lqarx()   ? " lqarx"   : ""),
<a name="2" id="anc2"></a><span class="new"> 125                (has_vshasig() ? " sha"     : ""),</span>
 126                (has_vcipher() ? " aes"     : ""),
 127                (has_vpmsumb() ? " vpmsumb" : ""),
 128                (has_tcheck()  ? " tcheck"  : ""),
 129                (has_mfdscr()  ? " mfdscr"  : ""),
 130                (has_vsx()     ? " vsx"     : "")
 131                // Make sure number of %s matches num_features!
 132               );
 133   _features_string = os::strdup(buf);
 134   if (Verbose) {
 135     print_features();
 136   }
 137 
 138   // PPC64 supports 8-byte compare-exchange operations (see
 139   // Atomic::cmpxchg and StubGenerator::generate_atomic_cmpxchg_ptr)
 140   // and 'atomic long memory ops' (see Unsafe_GetLongVolatile).
 141   _supports_cx8 = true;
 142 
 143   // Used by C1.
 144   _supports_atomic_getset4 = true;
 145   _supports_atomic_getadd4 = true;
 146   _supports_atomic_getset8 = true;
 147   _supports_atomic_getadd8 = true;
 148 
 149   UseSSE = 0; // Only on x86 and x64
 150 
 151   intx cache_line_size = L1_data_cache_line_size();
 152 
 153   if (FLAG_IS_DEFAULT(AllocatePrefetchStyle)) AllocatePrefetchStyle = 1;
 154 
 155   if (AllocatePrefetchStyle == 4) {
 156     AllocatePrefetchStepSize = cache_line_size; // Need exact value.
 157     if (FLAG_IS_DEFAULT(AllocatePrefetchLines)) AllocatePrefetchLines = 12; // Use larger blocks by default.
 158     if (AllocatePrefetchDistance &lt; 0) AllocatePrefetchDistance = 2*cache_line_size; // Default is not defined?
 159   } else {
 160     if (cache_line_size &gt; AllocatePrefetchStepSize) AllocatePrefetchStepSize = cache_line_size;
 161     if (FLAG_IS_DEFAULT(AllocatePrefetchLines)) AllocatePrefetchLines = 3; // Optimistic value.
 162     if (AllocatePrefetchDistance &lt; 0) AllocatePrefetchDistance = 3*cache_line_size; // Default is not defined?
 163   }
 164 
 165   assert(AllocatePrefetchLines &gt; 0, "invalid value");
 166   if (AllocatePrefetchLines &lt; 1) { // Set valid value in product VM.
 167     AllocatePrefetchLines = 1; // Conservative value.
 168   }
 169 
 170   if (AllocatePrefetchStyle == 3 &amp;&amp; AllocatePrefetchDistance &lt; cache_line_size) {
 171     AllocatePrefetchStyle = 1; // Fall back if inappropriate.
 172   }
 173 
 174   assert(AllocatePrefetchStyle &gt;= 0, "AllocatePrefetchStyle should be positive");
 175 
 176   // Implementation does not use any of the vector instructions
 177   // available with Power8. Their exploitation is still pending.
 178   if (!UseCRC32Intrinsics) {
 179     if (FLAG_IS_DEFAULT(UseCRC32Intrinsics)) {
 180       FLAG_SET_DEFAULT(UseCRC32Intrinsics, true);
 181     }
 182   }
 183 
 184   if (UseCRC32CIntrinsics) {
 185     if (!FLAG_IS_DEFAULT(UseCRC32CIntrinsics))
 186       warning("CRC32C intrinsics are not available on this CPU");
 187     FLAG_SET_DEFAULT(UseCRC32CIntrinsics, false);
 188   }
 189 
 190   // The AES intrinsic stubs require AES instruction support.
 191 #if defined(VM_LITTLE_ENDIAN)
 192   if (has_vcipher()) {
 193     if (FLAG_IS_DEFAULT(UseAES)) {
 194       UseAES = true;
 195     }
 196   } else if (UseAES) {
 197     if (!FLAG_IS_DEFAULT(UseAES))
 198       warning("AES instructions are not available on this CPU");
 199     FLAG_SET_DEFAULT(UseAES, false);
 200   }
 201 
 202   if (UseAES &amp;&amp; has_vcipher()) {
 203     if (FLAG_IS_DEFAULT(UseAESIntrinsics)) {
 204       UseAESIntrinsics = true;
 205     }
 206   } else if (UseAESIntrinsics) {
 207     if (!FLAG_IS_DEFAULT(UseAESIntrinsics))
 208       warning("AES intrinsics are not available on this CPU");
 209     FLAG_SET_DEFAULT(UseAESIntrinsics, false);
 210   }
 211 
 212 #else
 213   if (UseAES) {
 214     warning("AES instructions are not available on this CPU");
 215     FLAG_SET_DEFAULT(UseAES, false);
 216   }
 217   if (UseAESIntrinsics) {
 218     if (!FLAG_IS_DEFAULT(UseAESIntrinsics))
 219       warning("AES intrinsics are not available on this CPU");
 220     FLAG_SET_DEFAULT(UseAESIntrinsics, false);
 221   }
 222 #endif
 223 
 224   if (UseAESCTRIntrinsics) {
 225     warning("AES/CTR intrinsics are not available on this CPU");
 226     FLAG_SET_DEFAULT(UseAESCTRIntrinsics, false);
 227   }
 228 
 229   if (UseGHASHIntrinsics) {
 230     warning("GHASH intrinsics are not available on this CPU");
 231     FLAG_SET_DEFAULT(UseGHASHIntrinsics, false);
 232   }
 233 
 234   if (FLAG_IS_DEFAULT(UseFMA)) {
 235     FLAG_SET_DEFAULT(UseFMA, true);
 236   }
 237 
<a name="3" id="anc3"></a><span class="new"> 238 #if defined(VM_LITTLE_ENDIAN)</span>
<span class="new"> 239   if (has_vshasig()) {</span>
<span class="new"> 240     if (FLAG_IS_DEFAULT(UseSHA)) {</span>
<span class="new"> 241       UseSHA = true;</span>
<span class="new"> 242     }</span>
<span class="new"> 243   } else if (UseSHA) {</span>
<span class="new"> 244     if (!FLAG_IS_DEFAULT(UseSHA))</span>
<span class="new"> 245       warning("SHA instructions are not available on this CPU");</span>
<span class="new"> 246     FLAG_SET_DEFAULT(UseSHA, false);</span>
<span class="new"> 247   }</span>
<span class="new"> 248 </span>
<span class="new"> 249   if (UseSHA1Intrinsics) {</span>
<span class="new"> 250     warning("Intrinsics for SHA-1 crypto hash functions not available on this CPU.");</span>
<span class="new"> 251     FLAG_SET_DEFAULT(UseSHA1Intrinsics, false);</span>
<span class="new"> 252   }</span>
<span class="new"> 253 </span>
<span class="new"> 254   if (UseSHA &amp;&amp; has_vshasig()) {</span>
<span class="new"> 255     if (FLAG_IS_DEFAULT(UseSHA256Intrinsics)) {</span>
<span class="new"> 256       FLAG_SET_DEFAULT(UseSHA256Intrinsics, true);</span>
<span class="new"> 257     }</span>
<span class="new"> 258   } else if (UseSHA256Intrinsics) {</span>
<span class="new"> 259     warning("Intrinsics for SHA-224 and SHA-256 crypto hash functions not available on this CPU.");</span>
<span class="new"> 260     FLAG_SET_DEFAULT(UseSHA256Intrinsics, false);</span>
<span class="new"> 261   }</span>
<span class="new"> 262 </span>
<span class="new"> 263   if (UseSHA &amp;&amp; has_vshasig()) {</span>
<span class="new"> 264     if (FLAG_IS_DEFAULT(UseSHA512Intrinsics)) {</span>
<span class="new"> 265       FLAG_SET_DEFAULT(UseSHA512Intrinsics, true);</span>
<span class="new"> 266     }</span>
<span class="new"> 267   } else if (UseSHA512Intrinsics) {</span>
<span class="new"> 268     warning("Intrinsics for SHA-384 and SHA-512 crypto hash functions not available on this CPU.");</span>
<span class="new"> 269     FLAG_SET_DEFAULT(UseSHA512Intrinsics, false);</span>
<span class="new"> 270   }</span>
<span class="new"> 271 </span>
<span class="new"> 272   if (!(UseSHA1Intrinsics || UseSHA256Intrinsics || UseSHA512Intrinsics)) {</span>
<span class="new"> 273     FLAG_SET_DEFAULT(UseSHA, false);</span>
<span class="new"> 274   }</span>
<span class="new"> 275 #else</span>
 276   if (UseSHA) {
 277     warning("SHA instructions are not available on this CPU");
 278     FLAG_SET_DEFAULT(UseSHA, false);
 279   }
 280   if (UseSHA1Intrinsics || UseSHA256Intrinsics || UseSHA512Intrinsics) {
 281     warning("SHA intrinsics are not available on this CPU");
 282     FLAG_SET_DEFAULT(UseSHA1Intrinsics, false);
 283     FLAG_SET_DEFAULT(UseSHA256Intrinsics, false);
 284     FLAG_SET_DEFAULT(UseSHA512Intrinsics, false);
 285   }
<a name="4" id="anc4"></a><span class="new"> 286 #endif</span>
 287 
 288   if (UseAdler32Intrinsics) {
 289     warning("Adler32Intrinsics not available on this CPU.");
 290     FLAG_SET_DEFAULT(UseAdler32Intrinsics, false);
 291   }
 292 
 293   if (FLAG_IS_DEFAULT(UseMultiplyToLenIntrinsic)) {
 294     UseMultiplyToLenIntrinsic = true;
 295   }
 296   if (FLAG_IS_DEFAULT(UseMontgomeryMultiplyIntrinsic)) {
 297     UseMontgomeryMultiplyIntrinsic = true;
 298   }
 299   if (FLAG_IS_DEFAULT(UseMontgomerySquareIntrinsic)) {
 300     UseMontgomerySquareIntrinsic = true;
 301   }
 302 
 303   if (UseVectorizedMismatchIntrinsic) {
 304     warning("UseVectorizedMismatchIntrinsic specified, but not available on this CPU.");
 305     FLAG_SET_DEFAULT(UseVectorizedMismatchIntrinsic, false);
 306   }
 307 
 308 
 309   // Adjust RTM (Restricted Transactional Memory) flags.
 310   if (UseRTMLocking) {
 311     // If CPU or OS are too old:
 312     // Can't continue because UseRTMLocking affects UseBiasedLocking flag
 313     // setting during arguments processing. See use_biased_locking().
 314     // VM_Version_init() is executed after UseBiasedLocking is used
 315     // in Thread::allocate().
 316     if (!has_tcheck()) {
 317       vm_exit_during_initialization("RTM instructions are not available on this CPU");
 318     }
 319     bool os_too_old = true;
 320 #ifdef AIX
 321     // Actually, this is supported since AIX 7.1.. Unfortunately, this first
 322     // contained bugs, so that it can only be enabled after AIX 7.1.3.30.
 323     // The Java property os.version, which is used in RTM tests to decide
 324     // whether the feature is available, only knows major and minor versions.
 325     // We don't want to change this property, as user code might depend on it.
 326     // So the tests can not check on subversion 3.30, and we only enable RTM
 327     // with AIX 7.2.
 328     if (os::Aix::os_version() &gt;= 0x07020000) { // At least AIX 7.2.
 329       os_too_old = false;
 330     }
 331 #endif
 332 #ifdef LINUX
 333     // At least Linux kernel 4.2, as the problematic behavior of syscalls
 334     // being called in the middle of a transaction has been addressed.
 335     // Please, refer to commit b4b56f9ecab40f3b4ef53e130c9f6663be491894
 336     // in Linux kernel source tree: https://goo.gl/Kc5i7A
 337     if (os::Linux::os_version_is_known()) {
 338       if (os::Linux::os_version() &gt;= 0x040200)
 339         os_too_old = false;
 340     } else {
 341       vm_exit_during_initialization("RTM can not be enabled: kernel version is unknown.");
 342     }
 343 #endif
 344     if (os_too_old) {
 345       vm_exit_during_initialization("RTM is not supported on this OS version.");
 346     }
 347   }
 348 
 349   if (UseRTMLocking) {
 350 #if INCLUDE_RTM_OPT
 351     if (!UnlockExperimentalVMOptions) {
 352       vm_exit_during_initialization("UseRTMLocking is only available as experimental option on this platform. "
 353                                     "It must be enabled via -XX:+UnlockExperimentalVMOptions flag.");
 354     } else {
 355       warning("UseRTMLocking is only available as experimental option on this platform.");
 356     }
 357     if (!FLAG_IS_CMDLINE(UseRTMLocking)) {
 358       // RTM locking should be used only for applications with
 359       // high lock contention. For now we do not use it by default.
 360       vm_exit_during_initialization("UseRTMLocking flag should be only set on command line");
 361     }
 362     if (!is_power_of_2(RTMTotalCountIncrRate)) {
 363       warning("RTMTotalCountIncrRate must be a power of 2, resetting it to 64");
 364       FLAG_SET_DEFAULT(RTMTotalCountIncrRate, 64);
 365     }
 366     if (RTMAbortRatio &lt; 0 || RTMAbortRatio &gt; 100) {
 367       warning("RTMAbortRatio must be in the range 0 to 100, resetting it to 50");
 368       FLAG_SET_DEFAULT(RTMAbortRatio, 50);
 369     }
 370     if (RTMSpinLoopCount &lt; 0) {
 371       warning("RTMSpinLoopCount must not be a negative value, resetting it to 0");
 372       FLAG_SET_DEFAULT(RTMSpinLoopCount, 0);
 373     }
 374 #else
 375     // Only C2 does RTM locking optimization.
 376     // Can't continue because UseRTMLocking affects UseBiasedLocking flag
 377     // setting during arguments processing. See use_biased_locking().
 378     vm_exit_during_initialization("RTM locking optimization is not supported in this VM");
 379 #endif
 380   } else { // !UseRTMLocking
 381     if (UseRTMForStackLocks) {
 382       if (!FLAG_IS_DEFAULT(UseRTMForStackLocks)) {
 383         warning("UseRTMForStackLocks flag should be off when UseRTMLocking flag is off");
 384       }
 385       FLAG_SET_DEFAULT(UseRTMForStackLocks, false);
 386     }
 387     if (UseRTMDeopt) {
 388       FLAG_SET_DEFAULT(UseRTMDeopt, false);
 389     }
 390     if (PrintPreciseRTMLockingStatistics) {
 391       FLAG_SET_DEFAULT(PrintPreciseRTMLockingStatistics, false);
 392     }
 393   }
 394 
 395   // This machine allows unaligned memory accesses
 396   if (FLAG_IS_DEFAULT(UseUnalignedAccesses)) {
 397     FLAG_SET_DEFAULT(UseUnalignedAccesses, true);
 398   }
 399 }
 400 
 401 bool VM_Version::use_biased_locking() {
 402 #if INCLUDE_RTM_OPT
 403   // RTM locking is most useful when there is high lock contention and
 404   // low data contention. With high lock contention the lock is usually
 405   // inflated and biased locking is not suitable for that case.
 406   // RTM locking code requires that biased locking is off.
 407   // Note: we can't switch off UseBiasedLocking in get_processor_features()
 408   // because it is used by Thread::allocate() which is called before
 409   // VM_Version::initialize().
 410   if (UseRTMLocking &amp;&amp; UseBiasedLocking) {
 411     if (FLAG_IS_DEFAULT(UseBiasedLocking)) {
 412       FLAG_SET_DEFAULT(UseBiasedLocking, false);
 413     } else {
 414       warning("Biased locking is not supported with RTM locking; ignoring UseBiasedLocking flag." );
 415       UseBiasedLocking = false;
 416     }
 417   }
 418 #endif
 419   return UseBiasedLocking;
 420 }
 421 
 422 void VM_Version::print_features() {
 423   tty-&gt;print_cr("Version: %s L1_data_cache_line_size=%d", features_string(), L1_data_cache_line_size());
 424 }
 425 
 426 #ifdef COMPILER2
 427 // Determine section size on power6: If section size is 8 instructions,
 428 // there should be a difference between the two testloops of ~15 %. If
 429 // no difference is detected the section is assumed to be 32 instructions.
 430 void VM_Version::determine_section_size() {
 431 
 432   int unroll = 80;
 433 
 434   const int code_size = (2* unroll * 32 + 100)*BytesPerInstWord;
 435 
 436   // Allocate space for the code.
 437   ResourceMark rm;
 438   CodeBuffer cb("detect_section_size", code_size, 0);
 439   MacroAssembler* a = new MacroAssembler(&amp;cb);
 440 
 441   uint32_t *code = (uint32_t *)a-&gt;pc();
 442   // Emit code.
 443   void (*test1)() = (void(*)())(void *)a-&gt;function_entry();
 444 
 445   Label l1;
 446 
 447   a-&gt;li(R4, 1);
 448   a-&gt;sldi(R4, R4, 28);
 449   a-&gt;b(l1);
 450   a-&gt;align(CodeEntryAlignment);
 451 
 452   a-&gt;bind(l1);
 453 
 454   for (int i = 0; i &lt; unroll; i++) {
 455     // Schleife 1
 456     // ------- sector 0 ------------
 457     // ;; 0
 458     a-&gt;nop();                   // 1
 459     a-&gt;fpnop0();                // 2
 460     a-&gt;fpnop1();                // 3
 461     a-&gt;addi(R4,R4, -1); // 4
 462 
 463     // ;;  1
 464     a-&gt;nop();                   // 5
 465     a-&gt;fmr(F6, F6);             // 6
 466     a-&gt;fmr(F7, F7);             // 7
 467     a-&gt;endgroup();              // 8
 468     // ------- sector 8 ------------
 469 
 470     // ;;  2
 471     a-&gt;nop();                   // 9
 472     a-&gt;nop();                   // 10
 473     a-&gt;fmr(F8, F8);             // 11
 474     a-&gt;fmr(F9, F9);             // 12
 475 
 476     // ;;  3
 477     a-&gt;nop();                   // 13
 478     a-&gt;fmr(F10, F10);           // 14
 479     a-&gt;fmr(F11, F11);           // 15
 480     a-&gt;endgroup();              // 16
 481     // -------- sector 16 -------------
 482 
 483     // ;;  4
 484     a-&gt;nop();                   // 17
 485     a-&gt;nop();                   // 18
 486     a-&gt;fmr(F15, F15);           // 19
 487     a-&gt;fmr(F16, F16);           // 20
 488 
 489     // ;;  5
 490     a-&gt;nop();                   // 21
 491     a-&gt;fmr(F17, F17);           // 22
 492     a-&gt;fmr(F18, F18);           // 23
 493     a-&gt;endgroup();              // 24
 494     // ------- sector 24  ------------
 495 
 496     // ;;  6
 497     a-&gt;nop();                   // 25
 498     a-&gt;nop();                   // 26
 499     a-&gt;fmr(F19, F19);           // 27
 500     a-&gt;fmr(F20, F20);           // 28
 501 
 502     // ;;  7
 503     a-&gt;nop();                   // 29
 504     a-&gt;fmr(F21, F21);           // 30
 505     a-&gt;fmr(F22, F22);           // 31
 506     a-&gt;brnop0();                // 32
 507 
 508     // ------- sector 32 ------------
 509   }
 510 
 511   // ;; 8
 512   a-&gt;cmpdi(CCR0, R4, unroll);   // 33
 513   a-&gt;bge(CCR0, l1);             // 34
 514   a-&gt;blr();
 515 
 516   // Emit code.
 517   void (*test2)() = (void(*)())(void *)a-&gt;function_entry();
 518   // uint32_t *code = (uint32_t *)a-&gt;pc();
 519 
 520   Label l2;
 521 
 522   a-&gt;li(R4, 1);
 523   a-&gt;sldi(R4, R4, 28);
 524   a-&gt;b(l2);
 525   a-&gt;align(CodeEntryAlignment);
 526 
 527   a-&gt;bind(l2);
 528 
 529   for (int i = 0; i &lt; unroll; i++) {
 530     // Schleife 2
 531     // ------- sector 0 ------------
 532     // ;; 0
 533     a-&gt;brnop0();                  // 1
 534     a-&gt;nop();                     // 2
 535     //a-&gt;cmpdi(CCR0, R4, unroll);
 536     a-&gt;fpnop0();                  // 3
 537     a-&gt;fpnop1();                  // 4
 538     a-&gt;addi(R4,R4, -1);           // 5
 539 
 540     // ;; 1
 541 
 542     a-&gt;nop();                     // 6
 543     a-&gt;fmr(F6, F6);               // 7
 544     a-&gt;fmr(F7, F7);               // 8
 545     // ------- sector 8 ---------------
 546 
 547     // ;; 2
 548     a-&gt;endgroup();                // 9
 549 
 550     // ;; 3
 551     a-&gt;nop();                     // 10
 552     a-&gt;nop();                     // 11
 553     a-&gt;fmr(F8, F8);               // 12
 554 
 555     // ;; 4
 556     a-&gt;fmr(F9, F9);               // 13
 557     a-&gt;nop();                     // 14
 558     a-&gt;fmr(F10, F10);             // 15
 559 
 560     // ;; 5
 561     a-&gt;fmr(F11, F11);             // 16
 562     // -------- sector 16 -------------
 563 
 564     // ;; 6
 565     a-&gt;endgroup();                // 17
 566 
 567     // ;; 7
 568     a-&gt;nop();                     // 18
 569     a-&gt;nop();                     // 19
 570     a-&gt;fmr(F15, F15);             // 20
 571 
 572     // ;; 8
 573     a-&gt;fmr(F16, F16);             // 21
 574     a-&gt;nop();                     // 22
 575     a-&gt;fmr(F17, F17);             // 23
 576 
 577     // ;; 9
 578     a-&gt;fmr(F18, F18);             // 24
 579     // -------- sector 24 -------------
 580 
 581     // ;; 10
 582     a-&gt;endgroup();                // 25
 583 
 584     // ;; 11
 585     a-&gt;nop();                     // 26
 586     a-&gt;nop();                     // 27
 587     a-&gt;fmr(F19, F19);             // 28
 588 
 589     // ;; 12
 590     a-&gt;fmr(F20, F20);             // 29
 591     a-&gt;nop();                     // 30
 592     a-&gt;fmr(F21, F21);             // 31
 593 
 594     // ;; 13
 595     a-&gt;fmr(F22, F22);             // 32
 596   }
 597 
 598   // -------- sector 32 -------------
 599   // ;; 14
 600   a-&gt;cmpdi(CCR0, R4, unroll); // 33
 601   a-&gt;bge(CCR0, l2);           // 34
 602 
 603   a-&gt;blr();
 604   uint32_t *code_end = (uint32_t *)a-&gt;pc();
 605   a-&gt;flush();
 606 
 607   double loop1_seconds,loop2_seconds, rel_diff;
 608   uint64_t start1, stop1;
 609 
 610   start1 = os::current_thread_cpu_time(false);
 611   (*test1)();
 612   stop1 = os::current_thread_cpu_time(false);
 613   loop1_seconds = (stop1- start1) / (1000 *1000 *1000.0);
 614 
 615 
 616   start1 = os::current_thread_cpu_time(false);
 617   (*test2)();
 618   stop1 = os::current_thread_cpu_time(false);
 619 
 620   loop2_seconds = (stop1 - start1) / (1000 *1000 *1000.0);
 621 
 622   rel_diff = (loop2_seconds - loop1_seconds) / loop1_seconds *100;
 623 
 624   if (PrintAssembly) {
 625     ttyLocker ttyl;
 626     tty-&gt;print_cr("Decoding section size detection stub at " INTPTR_FORMAT " before execution:", p2i(code));
 627     Disassembler::decode((u_char*)code, (u_char*)code_end, tty);
 628     tty-&gt;print_cr("Time loop1 :%f", loop1_seconds);
 629     tty-&gt;print_cr("Time loop2 :%f", loop2_seconds);
 630     tty-&gt;print_cr("(time2 - time1) / time1 = %f %%", rel_diff);
 631 
 632     if (rel_diff &gt; 12.0) {
 633       tty-&gt;print_cr("Section Size 8 Instructions");
 634     } else{
 635       tty-&gt;print_cr("Section Size 32 Instructions or Power5");
 636     }
 637   }
 638 
 639 #if 0 // TODO: PPC port
 640   // Set sector size (if not set explicitly).
 641   if (FLAG_IS_DEFAULT(Power6SectorSize128PPC64)) {
 642     if (rel_diff &gt; 12.0) {
 643       PdScheduling::power6SectorSize = 0x20;
 644     } else {
 645       PdScheduling::power6SectorSize = 0x80;
 646     }
 647   } else if (Power6SectorSize128PPC64) {
 648     PdScheduling::power6SectorSize = 0x80;
 649   } else {
 650     PdScheduling::power6SectorSize = 0x20;
 651   }
 652 #endif
 653   if (UsePower6SchedulerPPC64) Unimplemented();
 654 }
 655 #endif // COMPILER2
 656 
 657 void VM_Version::determine_features() {
 658 #if defined(ABI_ELFv2)
 659   // 1 InstWord per call for the blr instruction.
 660   const int code_size = (num_features+1+2*1)*BytesPerInstWord;
 661 #else
 662   // 7 InstWords for each call (function descriptor + blr instruction).
 663   const int code_size = (num_features+1+2*7)*BytesPerInstWord;
 664 #endif
 665   int features = 0;
 666 
 667   // create test area
 668   enum { BUFFER_SIZE = 2*4*K }; // Needs to be &gt;=2* max cache line size (cache line size can't exceed min page size).
 669   char test_area[BUFFER_SIZE];
 670   char *mid_of_test_area = &amp;test_area[BUFFER_SIZE&gt;&gt;1];
 671 
 672   // Allocate space for the code.
 673   ResourceMark rm;
 674   CodeBuffer cb("detect_cpu_features", code_size, 0);
 675   MacroAssembler* a = new MacroAssembler(&amp;cb);
 676 
 677   // Must be set to true so we can generate the test code.
 678   _features = VM_Version::all_features_m;
 679 
 680   // Emit code.
 681   void (*test)(address addr, uint64_t offset)=(void(*)(address addr, uint64_t offset))(void *)a-&gt;function_entry();
 682   uint32_t *code = (uint32_t *)a-&gt;pc();
 683   // Don't use R0 in ldarx.
 684   // Keep R3_ARG1 unmodified, it contains &amp;field (see below).
 685   // Keep R4_ARG2 unmodified, it contains offset = 0 (see below).
 686   a-&gt;fsqrt(F3, F4);                            // code[0]  -&gt; fsqrt_m
 687   a-&gt;fsqrts(F3, F4);                           // code[1]  -&gt; fsqrts_m
 688   a-&gt;isel(R7, R5, R6, 0);                      // code[2]  -&gt; isel_m
 689   a-&gt;ldarx_unchecked(R7, R3_ARG1, R4_ARG2, 1); // code[3]  -&gt; lxarx_m
 690   a-&gt;cmpb(R7, R5, R6);                         // code[4]  -&gt; cmpb
 691   a-&gt;popcntb(R7, R5);                          // code[5]  -&gt; popcntb
 692   a-&gt;popcntw(R7, R5);                          // code[6]  -&gt; popcntw
 693   a-&gt;fcfids(F3, F4);                           // code[7]  -&gt; fcfids
 694   a-&gt;vand(VR0, VR0, VR0);                      // code[8]  -&gt; vand
 695   // arg0 of lqarx must be an even register, (arg1 + arg2) must be a multiple of 16
 696   a-&gt;lqarx_unchecked(R6, R3_ARG1, R4_ARG2, 1); // code[9]  -&gt; lqarx_m
 697   a-&gt;vcipher(VR0, VR1, VR2);                   // code[10] -&gt; vcipher
<a name="5" id="anc5"></a><span class="changed"> 698   a-&gt;vshasigmaw(VR0, VR1, 1, 0xF);             // code[11] -&gt; vshasig</span>
<span class="changed"> 699   a-&gt;vpmsumb(VR0, VR1, VR2);                   // code[12] -&gt; vpmsumb</span>
<span class="changed"> 700   a-&gt;tcheck(0);                                // code[13] -&gt; tcheck</span>
<span class="changed"> 701   a-&gt;mfdscr(R0);                               // code[14] -&gt; mfdscr</span>
<span class="changed"> 702   a-&gt;lxvd2x(VSR0, R3_ARG1);                    // code[15] -&gt; vsx</span>
 703   a-&gt;blr();
 704 
 705   // Emit function to set one cache line to zero. Emit function descriptor and get pointer to it.
 706   void (*zero_cacheline_func_ptr)(char*) = (void(*)(char*))(void *)a-&gt;function_entry();
 707   a-&gt;dcbz(R3_ARG1); // R3_ARG1 = addr
 708   a-&gt;blr();
 709 
 710   uint32_t *code_end = (uint32_t *)a-&gt;pc();
 711   a-&gt;flush();
 712   _features = VM_Version::unknown_m;
 713 
 714   // Print the detection code.
 715   if (PrintAssembly) {
 716     ttyLocker ttyl;
 717     tty-&gt;print_cr("Decoding cpu-feature detection stub at " INTPTR_FORMAT " before execution:", p2i(code));
 718     Disassembler::decode((u_char*)code, (u_char*)code_end, tty);
 719   }
 720 
 721   // Measure cache line size.
 722   memset(test_area, 0xFF, BUFFER_SIZE); // Fill test area with 0xFF.
 723   (*zero_cacheline_func_ptr)(mid_of_test_area); // Call function which executes dcbz to the middle.
 724   int count = 0; // count zeroed bytes
 725   for (int i = 0; i &lt; BUFFER_SIZE; i++) if (test_area[i] == 0) count++;
 726   guarantee(is_power_of_2(count), "cache line size needs to be a power of 2");
 727   _L1_data_cache_line_size = count;
 728 
 729   // Execute code. Illegal instructions will be replaced by 0 in the signal handler.
 730   VM_Version::_is_determine_features_test_running = true;
 731   // We must align the first argument to 16 bytes because of the lqarx check.
 732   (*test)((address)align_size_up((intptr_t)mid_of_test_area, 16), (uint64_t)0);
 733   VM_Version::_is_determine_features_test_running = false;
 734 
 735   // determine which instructions are legal.
 736   int feature_cntr = 0;
 737   if (code[feature_cntr++]) features |= fsqrt_m;
 738   if (code[feature_cntr++]) features |= fsqrts_m;
 739   if (code[feature_cntr++]) features |= isel_m;
 740   if (code[feature_cntr++]) features |= lxarxeh_m;
 741   if (code[feature_cntr++]) features |= cmpb_m;
 742   if (code[feature_cntr++]) features |= popcntb_m;
 743   if (code[feature_cntr++]) features |= popcntw_m;
 744   if (code[feature_cntr++]) features |= fcfids_m;
 745   if (code[feature_cntr++]) features |= vand_m;
 746   if (code[feature_cntr++]) features |= lqarx_m;
 747   if (code[feature_cntr++]) features |= vcipher_m;
<a name="6" id="anc6"></a><span class="new"> 748   if (code[feature_cntr++]) features |= vshasig_m;</span>
 749   if (code[feature_cntr++]) features |= vpmsumb_m;
 750   if (code[feature_cntr++]) features |= tcheck_m;
 751   if (code[feature_cntr++]) features |= mfdscr_m;
 752   if (code[feature_cntr++]) features |= vsx_m;
 753 
 754   // Print the detection code.
 755   if (PrintAssembly) {
 756     ttyLocker ttyl;
 757     tty-&gt;print_cr("Decoding cpu-feature detection stub at " INTPTR_FORMAT " after execution:", p2i(code));
 758     Disassembler::decode((u_char*)code, (u_char*)code_end, tty);
 759   }
 760 
 761   _features = features;
 762 }
 763 
 764 // Power 8: Configure Data Stream Control Register.
 765 void VM_Version::config_dscr() {
 766   // 7 InstWords for each call (function descriptor + blr instruction).
 767   const int code_size = (2+2*7)*BytesPerInstWord;
 768 
 769   // Allocate space for the code.
 770   ResourceMark rm;
 771   CodeBuffer cb("config_dscr", code_size, 0);
 772   MacroAssembler* a = new MacroAssembler(&amp;cb);
 773 
 774   // Emit code.
 775   uint64_t (*get_dscr)() = (uint64_t(*)())(void *)a-&gt;function_entry();
 776   uint32_t *code = (uint32_t *)a-&gt;pc();
 777   a-&gt;mfdscr(R3);
 778   a-&gt;blr();
 779 
 780   void (*set_dscr)(long) = (void(*)(long))(void *)a-&gt;function_entry();
 781   a-&gt;mtdscr(R3);
 782   a-&gt;blr();
 783 
 784   uint32_t *code_end = (uint32_t *)a-&gt;pc();
 785   a-&gt;flush();
 786 
 787   // Print the detection code.
 788   if (PrintAssembly) {
 789     ttyLocker ttyl;
 790     tty-&gt;print_cr("Decoding dscr configuration stub at " INTPTR_FORMAT " before execution:", p2i(code));
 791     Disassembler::decode((u_char*)code, (u_char*)code_end, tty);
 792   }
 793 
 794   // Apply the configuration if needed.
 795   _dscr_val = (*get_dscr)();
 796   if (Verbose) {
 797     tty-&gt;print_cr("dscr value was 0x%lx" , _dscr_val);
 798   }
 799   bool change_requested = false;
 800   if (DSCR_PPC64 != (uintx)-1) {
 801     _dscr_val = DSCR_PPC64;
 802     change_requested = true;
 803   }
 804   if (DSCR_DPFD_PPC64 &lt;= 7) {
 805     uint64_t mask = 0x7;
 806     if ((_dscr_val &amp; mask) != DSCR_DPFD_PPC64) {
 807       _dscr_val = (_dscr_val &amp; ~mask) | (DSCR_DPFD_PPC64);
 808       change_requested = true;
 809     }
 810   }
 811   if (DSCR_URG_PPC64 &lt;= 7) {
 812     uint64_t mask = 0x7 &lt;&lt; 6;
 813     if ((_dscr_val &amp; mask) != DSCR_DPFD_PPC64 &lt;&lt; 6) {
 814       _dscr_val = (_dscr_val &amp; ~mask) | (DSCR_URG_PPC64 &lt;&lt; 6);
 815       change_requested = true;
 816     }
 817   }
 818   if (change_requested) {
 819     (*set_dscr)(_dscr_val);
 820     if (Verbose) {
 821       tty-&gt;print_cr("dscr was set to 0x%lx" , (*get_dscr)());
 822     }
 823   }
 824 }
 825 
 826 static uint64_t saved_features = 0;
 827 
 828 void VM_Version::allow_all() {
 829   saved_features = _features;
 830   _features      = all_features_m;
 831 }
 832 
 833 void VM_Version::revert() {
 834   _features = saved_features;
 835 }
<a name="7" id="anc7"></a><b style="font-size: large; color: red">--- EOF ---</b>















































































</pre><form name="eof"><input name="value" value="7" type="hidden" /></form></body></html>
