<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Exp45-Shift.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ACLA4.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ADC32.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ALU.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="CLA.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="CT74LS161.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Counter_4bit.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Decoder_38.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Display.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="HCT138.vf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="MB_DFF.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="MC14495_ZJU.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="MUX4T1_4.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="MUX8T1_32.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="MUX8T1_8.vf"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="SN74LS194.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="SN74LS194.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SN74LS194_SN74LS194_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SN74LS194_SN74LS194_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="SN74LS194_SN74LS194_sch_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Seg7_Dev.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Shift_32.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Top_Shift.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Top_Shift.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Top_Shift.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Top_Shift.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Top_Shift.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Top_Shift.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Top_Shift.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Top_Shift.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Top_Shift.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Top_Shift.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Top_Shift.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_Shift.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Top_Shift.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Top_Shift.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Top_Shift.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Top_Shift.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Top_Shift.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Top_Shift.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Top_Shift.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Top_Shift.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Top_Shift.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Top_Shift.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Top_Shift_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Top_Shift_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Top_Shift_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Top_Shift_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Top_Shift_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Top_Shift_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_Shift_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_Shift_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Top_Shift_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Top_Shift_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_Shift_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Top_Shift_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Top_Shift_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Top_Shift_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_Shift_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="add.vf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ms1.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_shift.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top_shift.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top_shift.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1497156966" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1497156966">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497156966" xil_pn:in_ck="2331631946462625718" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1497156966">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Code/HexTo8SEG.v"/>
      <outfile xil_pn:name="Code/LED_P2S_IO.v"/>
      <outfile xil_pn:name="Code/LS194_Test.v"/>
      <outfile xil_pn:name="Code/MUX2T1_64.v"/>
      <outfile xil_pn:name="Code/MUX2T1_8.v"/>
      <outfile xil_pn:name="Code/Multi_8CH32.v"/>
      <outfile xil_pn:name="Code/P2S_IO.v"/>
      <outfile xil_pn:name="Code/PIO.v"/>
      <outfile xil_pn:name="Code/SAnti_jitter_IO.v"/>
      <outfile xil_pn:name="Code/SEnter_2_32_IO.v"/>
      <outfile xil_pn:name="Code/SPIO.v"/>
      <outfile xil_pn:name="Code/SSeg_map.v"/>
      <outfile xil_pn:name="Code/ScanSync.v"/>
      <outfile xil_pn:name="Code/Seg_map.v"/>
      <outfile xil_pn:name="Code/Timer.v"/>
      <outfile xil_pn:name="Code/clkdiv.v"/>
      <outfile xil_pn:name="Code/common/MUXV/MUX2T1_32.v"/>
      <outfile xil_pn:name="Code/common/SignalExt_32.v"/>
      <outfile xil_pn:name="Code/common/and32.v"/>
      <outfile xil_pn:name="Code/common/nor32.v"/>
      <outfile xil_pn:name="Code/common/or32.v"/>
      <outfile xil_pn:name="Code/common/or_bit_32 .v"/>
      <outfile xil_pn:name="Code/common/srl32.v"/>
      <outfile xil_pn:name="Code/common/xor32.v"/>
      <outfile xil_pn:name="Code/counter_32bit_rev.v"/>
      <outfile xil_pn:name="Code/register_32bit.v"/>
      <outfile xil_pn:name="Code/register_8bit.v"/>
      <outfile xil_pn:name="Code/register_file_8_32.v"/>
    </transform>
    <transform xil_pn:end_ts="1497156966" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5531849252267605843" xil_pn:start_ts="1497156966">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497156968" xil_pn:in_ck="-3460805345342558723" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7751731186261796729" xil_pn:start_ts="1497156966">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="MB_DFF.vf"/>
      <outfile xil_pn:name="SN74LS194.vf"/>
    </transform>
    <transform xil_pn:end_ts="1497156968" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6396617126179349843" xil_pn:start_ts="1497156968">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497156968" xil_pn:in_ck="-2139047534165257551" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1497156968">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Code/HexTo8SEG.v"/>
      <outfile xil_pn:name="Code/LED_P2S_IO.v"/>
      <outfile xil_pn:name="Code/LS194_Test.v"/>
      <outfile xil_pn:name="Code/MUX2T1_64.v"/>
      <outfile xil_pn:name="Code/MUX2T1_8.v"/>
      <outfile xil_pn:name="Code/Multi_8CH32.v"/>
      <outfile xil_pn:name="Code/P2S_IO.v"/>
      <outfile xil_pn:name="Code/PIO.v"/>
      <outfile xil_pn:name="Code/SAnti_jitter_IO.v"/>
      <outfile xil_pn:name="Code/SEnter_2_32_IO.v"/>
      <outfile xil_pn:name="Code/SPIO.v"/>
      <outfile xil_pn:name="Code/SSeg_map.v"/>
      <outfile xil_pn:name="Code/ScanSync.v"/>
      <outfile xil_pn:name="Code/Seg_map.v"/>
      <outfile xil_pn:name="Code/Timer.v"/>
      <outfile xil_pn:name="Code/clkdiv.v"/>
      <outfile xil_pn:name="Code/common/MUXV/MUX2T1_32.v"/>
      <outfile xil_pn:name="Code/common/SignalExt_32.v"/>
      <outfile xil_pn:name="Code/common/and32.v"/>
      <outfile xil_pn:name="Code/common/nor32.v"/>
      <outfile xil_pn:name="Code/common/or32.v"/>
      <outfile xil_pn:name="Code/common/or_bit_32 .v"/>
      <outfile xil_pn:name="Code/common/srl32.v"/>
      <outfile xil_pn:name="Code/common/xor32.v"/>
      <outfile xil_pn:name="Code/counter_32bit_rev.v"/>
      <outfile xil_pn:name="Code/register_32bit.v"/>
      <outfile xil_pn:name="Code/register_8bit.v"/>
      <outfile xil_pn:name="Code/register_file_8_32.v"/>
      <outfile xil_pn:name="MB_DFF.vf"/>
      <outfile xil_pn:name="SN74LS194.vf"/>
    </transform>
    <transform xil_pn:end_ts="1497156972" xil_pn:in_ck="-2139047534165257551" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1658472175409572647" xil_pn:start_ts="1497156968">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SN74LS194_SN74LS194_sch_tb_beh.prj"/>
      <outfile xil_pn:name="SN74LS194_SN74LS194_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1497157150" xil_pn:in_ck="-8989795294445730158" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7261649869884872234" xil_pn:start_ts="1497157150">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SN74LS194_SN74LS194_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1473864801" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1473864801">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496339076" xil_pn:in_ck="-3460805345342558723" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="915927382446202036" xil_pn:start_ts="1496339068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="ACLA4.vf"/>
      <outfile xil_pn:name="ADC32.vf"/>
      <outfile xil_pn:name="ALU.vf"/>
      <outfile xil_pn:name="CLA.vf"/>
      <outfile xil_pn:name="CT74LS161.vf"/>
      <outfile xil_pn:name="Counter_4bit.vf"/>
      <outfile xil_pn:name="Decoder_38.vf"/>
      <outfile xil_pn:name="Display.vf"/>
      <outfile xil_pn:name="HCT138.vf"/>
      <outfile xil_pn:name="MB_DFF.vf"/>
      <outfile xil_pn:name="MC14495_ZJU.vf"/>
      <outfile xil_pn:name="MUX4T1_4.vf"/>
      <outfile xil_pn:name="MUX8T1_32.vf"/>
      <outfile xil_pn:name="MUX8T1_8.vf"/>
      <outfile xil_pn:name="SN74LS194.vf"/>
      <outfile xil_pn:name="Seg7_Dev.vf"/>
      <outfile xil_pn:name="Shift_32.vf"/>
      <outfile xil_pn:name="Top_Shift.vf"/>
      <outfile xil_pn:name="add.vf"/>
      <outfile xil_pn:name="ms1.vf"/>
    </transform>
    <transform xil_pn:end_ts="1473864817" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6396617126179349843" xil_pn:start_ts="1473864817">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473864817" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1473864817">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473864817" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4074323229975541696" xil_pn:start_ts="1473864817">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473865199" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-679146238375871736" xil_pn:start_ts="1473865199">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1473865199" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3264161371123653731" xil_pn:start_ts="1473865199">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1496339097" xil_pn:in_ck="7920712271865064249" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="1137313570072357108" xil_pn:start_ts="1496339076">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Top_Shift.jhd"/>
      <outfile xil_pn:name="Top_Shift.lso"/>
      <outfile xil_pn:name="Top_Shift.ngc"/>
      <outfile xil_pn:name="Top_Shift.ngr"/>
      <outfile xil_pn:name="Top_Shift.prj"/>
      <outfile xil_pn:name="Top_Shift.stx"/>
      <outfile xil_pn:name="Top_Shift.syr"/>
      <outfile xil_pn:name="Top_Shift.xst"/>
      <outfile xil_pn:name="Top_Shift_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1481807578" xil_pn:in_ck="2209702192042316308" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119232000530458286" xil_pn:start_ts="1481807578">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1496339110" xil_pn:in_ck="-4953789154942696738" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4140601277122156975" xil_pn:start_ts="1496339097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Top_Shift.bld"/>
      <outfile xil_pn:name="Top_Shift.ngd"/>
      <outfile xil_pn:name="Top_Shift_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1496339206" xil_pn:in_ck="2644529931169400107" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-1239519347495594584" xil_pn:start_ts="1496339110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Top_Shift.pcf"/>
      <outfile xil_pn:name="Top_Shift_map.map"/>
      <outfile xil_pn:name="Top_Shift_map.mrp"/>
      <outfile xil_pn:name="Top_Shift_map.ncd"/>
      <outfile xil_pn:name="Top_Shift_map.ngm"/>
      <outfile xil_pn:name="Top_Shift_map.xrpt"/>
      <outfile xil_pn:name="Top_Shift_summary.xml"/>
      <outfile xil_pn:name="Top_Shift_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1496339326" xil_pn:in_ck="-1166443222770716220" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-8808472733522092617" xil_pn:start_ts="1496339206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Top_Shift.ncd"/>
      <outfile xil_pn:name="Top_Shift.pad"/>
      <outfile xil_pn:name="Top_Shift.par"/>
      <outfile xil_pn:name="Top_Shift.ptwx"/>
      <outfile xil_pn:name="Top_Shift.unroutes"/>
      <outfile xil_pn:name="Top_Shift.xpi"/>
      <outfile xil_pn:name="Top_Shift_pad.csv"/>
      <outfile xil_pn:name="Top_Shift_pad.txt"/>
      <outfile xil_pn:name="Top_Shift_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1496339386" xil_pn:in_ck="-1684992269265522157" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="3160107541638749219" xil_pn:start_ts="1496339326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Top_Shift.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="top_shift.bgn"/>
      <outfile xil_pn:name="top_shift.bit"/>
      <outfile xil_pn:name="top_shift.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1496337946" xil_pn:in_ck="-3652715006822887395" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="7801172297726357142" xil_pn:start_ts="1496337945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1496339326" xil_pn:in_ck="2644529931169399975" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-3742689831323817468" xil_pn:start_ts="1496339307">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Top_Shift.twr"/>
      <outfile xil_pn:name="Top_Shift.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
