 
****************************************
Report : qor
Design : sad_cal
Version: K-2015.06
Date   : Sun Mar 24 11:08:33 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          0.79
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.25
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        767
  Hierarchical Port Count:      20166
  Leaf Cell Count:              48784
  Buf/Inv Cell Count:            9360
  Buf Cell Count:                 522
  Inv Cell Count:                8838
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     43522
  Sequential Cell Count:         5262
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   381390.499516
  Noncombinational Area: 195216.273216
  Buf/Inv Area:          37307.153982
  Total Buffer Area:          3671.48
  Total Inverter Area:       33635.68
  Macro/Black Box Area:      0.000000
  Net Area:              10530.000000
  -----------------------------------
  Cell Area:            576606.772733
  Design Area:          587136.772733


  Design Rules
  -----------------------------------
  Total Number of Nets:         56908
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: yuxiang-linux

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   14.54
  Logic Optimization:                 82.15
  Mapping Optimization:              232.02
  -----------------------------------------
  Overall Compile Time:              332.35
  Overall Compile Wall Clock Time:   333.13

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
