#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Oct 12 21:51:57 2020
# Process ID: 8252
# Current directory: c:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA/mig_7series_0_ex
# Command line: vivado.exe -notrace -source c:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA-HDL/work/vivado/WhittedV1/WhittedV1.srcs/sources_1/ip/mig_7series_0/mig_7series_0_ex.tcl
# Log file: c:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA/mig_7series_0_ex/vivado.log
# Journal file: c:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA/mig_7series_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source c:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA-HDL/work/vivado/WhittedV1/WhittedV1.srcs/sources_1/ip/mig_7series_0/mig_7series_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'I:/Xilinx/Vivado/2020.1/data/ip'.
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1073.461 ; gain = 0.000
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [open_example_project] Sourcing example extension scripts ...
Post Processing the example_design
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/xsim/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/xsim/mig.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/modelsim/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/modelsim/mig.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/questa/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/questa/mig.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/ies/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/ies/mig.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/vcs/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/vcs/mig.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/riviera/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/riviera/mig.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/activehdl/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/activehdl/mig.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/xcelium/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/xcelium/mig.prj'
export_ip_user_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1073.461 ; gain = 0.000
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 12 22:15:01 2020...
