#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Jul 21 07:36:25 2023
# Process ID: 12868
# Current directory: C:/Users/YiZhi_W/Desktop/tinyriscv/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2732 C:\Users\YiZhi_W\Desktop\tinyriscv\project_1\project_1.xpr
# Log file: C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/vivado.log
# Journal file: C:/Users/YiZhi_W/Desktop/tinyriscv/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.xpr
update_compile_order -fileset sources_1
launch_simulation
source tinyriscv_soc_tb.tcl
run all
close_sim
import_files -norecurse {C:/Users/YiZhi_W/Desktop/tinyriscv-bram/rtl/core/plic.v C:/Users/YiZhi_W/Desktop/tinyriscv-bram/rtl/core/plic_gateway.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
set_property is_global_include false [get_files  C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v]
set_property is_global_include true [get_files  C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v]
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
set_property is_global_include false [get_files  C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v]
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
set_property file_type {Verilog Header} [get_files  C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v]
set_property is_global_include true [get_files  C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v]
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_simulation
launch_simulation
launch_simulation
source tinyriscv_soc_tb.tcl
close_sim
launch_simulation
source tinyriscv_soc_tb.tcl
current_wave_config {Untitled 3}
add_wave {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv_core/u_plic}} 
current_wave_config {Untitled 3}
add_wave {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv_core/u_ifu/pc}} 
run 2000 ns
save_wave_config {C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/tinyriscv_soc_tb_behav1.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/tinyriscv_soc_tb_behav1.wcfg
set_property xsim.view {C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/tinyriscv_soc_tb_behav.wcfg C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/tinyriscv_soc_tb_behav1.wcfg} [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/tinyriscv_soc_tb_behav1.wcfg
source tinyriscv_soc_tb.tcl
run 2000 ns
save_wave_config {C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/tinyriscv_soc_tb_behav1.wcfg}
save_wave_config {C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/tinyriscv_soc_tb_behav1.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/tinyriscv_soc_tb_behav1.wcfg
source tinyriscv_soc_tb.tcl
run 2000 ns
close_sim
