/// Auto-generated bit field definitions for CRYP
/// Device: STM32F407
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f4::stm32f407::cryp {

using namespace alloy::hal::bitfields;

// ============================================================================
// CRYP Bit Field Definitions
// ============================================================================

/// CR - control register
namespace cr {
    /// Algorithm direction
    /// Position: 2, Width: 1
    /// Access: read-write
    using ALGODIR = BitField<2, 1>;
    constexpr uint32_t ALGODIR_Pos = 2;
    constexpr uint32_t ALGODIR_Msk = ALGODIR::mask;

    /// Algorithm mode
    /// Position: 3, Width: 3
    /// Access: read-write
    using ALGOMODE0 = BitField<3, 3>;
    constexpr uint32_t ALGOMODE0_Pos = 3;
    constexpr uint32_t ALGOMODE0_Msk = ALGOMODE0::mask;

    /// Data type selection
    /// Position: 6, Width: 2
    /// Access: read-write
    using DATATYPE = BitField<6, 2>;
    constexpr uint32_t DATATYPE_Pos = 6;
    constexpr uint32_t DATATYPE_Msk = DATATYPE::mask;

    /// Key size selection (AES mode
              only)
    /// Position: 8, Width: 2
    /// Access: read-write
    using KEYSIZE = BitField<8, 2>;
    constexpr uint32_t KEYSIZE_Pos = 8;
    constexpr uint32_t KEYSIZE_Msk = KEYSIZE::mask;

    /// FIFO flush
    /// Position: 14, Width: 1
    /// Access: write-only
    using FFLUSH = BitField<14, 1>;
    constexpr uint32_t FFLUSH_Pos = 14;
    constexpr uint32_t FFLUSH_Msk = FFLUSH::mask;

    /// Cryptographic processor
              enable
    /// Position: 15, Width: 1
    /// Access: read-write
    using CRYPEN = BitField<15, 1>;
    constexpr uint32_t CRYPEN_Pos = 15;
    constexpr uint32_t CRYPEN_Msk = CRYPEN::mask;

    /// GCM_CCMPH
    /// Position: 16, Width: 2
    /// Access: read-write
    using GCM_CCMPH = BitField<16, 2>;
    constexpr uint32_t GCM_CCMPH_Pos = 16;
    constexpr uint32_t GCM_CCMPH_Msk = GCM_CCMPH::mask;

    /// ALGOMODE
    /// Position: 19, Width: 1
    /// Access: read-write
    using ALGOMODE3 = BitField<19, 1>;
    constexpr uint32_t ALGOMODE3_Pos = 19;
    constexpr uint32_t ALGOMODE3_Msk = ALGOMODE3::mask;

}  // namespace cr

/// SR - status register
namespace sr {
    /// Input FIFO empty
    /// Position: 0, Width: 1
    using IFEM = BitField<0, 1>;
    constexpr uint32_t IFEM_Pos = 0;
    constexpr uint32_t IFEM_Msk = IFEM::mask;

    /// Input FIFO not full
    /// Position: 1, Width: 1
    using IFNF = BitField<1, 1>;
    constexpr uint32_t IFNF_Pos = 1;
    constexpr uint32_t IFNF_Msk = IFNF::mask;

    /// Output FIFO not empty
    /// Position: 2, Width: 1
    using OFNE = BitField<2, 1>;
    constexpr uint32_t OFNE_Pos = 2;
    constexpr uint32_t OFNE_Msk = OFNE::mask;

    /// Output FIFO full
    /// Position: 3, Width: 1
    using OFFU = BitField<3, 1>;
    constexpr uint32_t OFFU_Pos = 3;
    constexpr uint32_t OFFU_Msk = OFFU::mask;

    /// Busy bit
    /// Position: 4, Width: 1
    using BUSY = BitField<4, 1>;
    constexpr uint32_t BUSY_Pos = 4;
    constexpr uint32_t BUSY_Msk = BUSY::mask;

}  // namespace sr

/// DIN - data input register
namespace din {
    /// Data input
    /// Position: 0, Width: 32
    using DATAIN = BitField<0, 32>;
    constexpr uint32_t DATAIN_Pos = 0;
    constexpr uint32_t DATAIN_Msk = DATAIN::mask;

}  // namespace din

/// DOUT - data output register
namespace dout {
    /// Data output
    /// Position: 0, Width: 32
    using DATAOUT = BitField<0, 32>;
    constexpr uint32_t DATAOUT_Pos = 0;
    constexpr uint32_t DATAOUT_Msk = DATAOUT::mask;

}  // namespace dout

/// DMACR - DMA control register
namespace dmacr {
    /// DMA input enable
    /// Position: 0, Width: 1
    using DIEN = BitField<0, 1>;
    constexpr uint32_t DIEN_Pos = 0;
    constexpr uint32_t DIEN_Msk = DIEN::mask;

    /// DMA output enable
    /// Position: 1, Width: 1
    using DOEN = BitField<1, 1>;
    constexpr uint32_t DOEN_Pos = 1;
    constexpr uint32_t DOEN_Msk = DOEN::mask;

}  // namespace dmacr

/// IMSCR - interrupt mask set/clear
          register
namespace imscr {
    /// Input FIFO service interrupt
              mask
    /// Position: 0, Width: 1
    using INIM = BitField<0, 1>;
    constexpr uint32_t INIM_Pos = 0;
    constexpr uint32_t INIM_Msk = INIM::mask;

    /// Output FIFO service interrupt
              mask
    /// Position: 1, Width: 1
    using OUTIM = BitField<1, 1>;
    constexpr uint32_t OUTIM_Pos = 1;
    constexpr uint32_t OUTIM_Msk = OUTIM::mask;

}  // namespace imscr

/// RISR - raw interrupt status register
namespace risr {
    /// Input FIFO service raw interrupt
              status
    /// Position: 0, Width: 1
    using INRIS = BitField<0, 1>;
    constexpr uint32_t INRIS_Pos = 0;
    constexpr uint32_t INRIS_Msk = INRIS::mask;

    /// Output FIFO service raw interrupt
              status
    /// Position: 1, Width: 1
    using OUTRIS = BitField<1, 1>;
    constexpr uint32_t OUTRIS_Pos = 1;
    constexpr uint32_t OUTRIS_Msk = OUTRIS::mask;

}  // namespace risr

/// MISR - masked interrupt status
          register
namespace misr {
    /// Input FIFO service masked interrupt
              status
    /// Position: 0, Width: 1
    using INMIS = BitField<0, 1>;
    constexpr uint32_t INMIS_Pos = 0;
    constexpr uint32_t INMIS_Msk = INMIS::mask;

    /// Output FIFO service masked interrupt
              status
    /// Position: 1, Width: 1
    using OUTMIS = BitField<1, 1>;
    constexpr uint32_t OUTMIS_Pos = 1;
    constexpr uint32_t OUTMIS_Msk = OUTMIS::mask;

}  // namespace misr

/// K0LR - key registers
namespace k0lr {
    /// b224
    /// Position: 0, Width: 1
    using b224 = BitField<0, 1>;
    constexpr uint32_t b224_Pos = 0;
    constexpr uint32_t b224_Msk = b224::mask;

    /// b225
    /// Position: 1, Width: 1
    using b225 = BitField<1, 1>;
    constexpr uint32_t b225_Pos = 1;
    constexpr uint32_t b225_Msk = b225::mask;

    /// b226
    /// Position: 2, Width: 1
    using b226 = BitField<2, 1>;
    constexpr uint32_t b226_Pos = 2;
    constexpr uint32_t b226_Msk = b226::mask;

    /// b227
    /// Position: 3, Width: 1
    using b227 = BitField<3, 1>;
    constexpr uint32_t b227_Pos = 3;
    constexpr uint32_t b227_Msk = b227::mask;

    /// b228
    /// Position: 4, Width: 1
    using b228 = BitField<4, 1>;
    constexpr uint32_t b228_Pos = 4;
    constexpr uint32_t b228_Msk = b228::mask;

    /// b229
    /// Position: 5, Width: 1
    using b229 = BitField<5, 1>;
    constexpr uint32_t b229_Pos = 5;
    constexpr uint32_t b229_Msk = b229::mask;

    /// b230
    /// Position: 6, Width: 1
    using b230 = BitField<6, 1>;
    constexpr uint32_t b230_Pos = 6;
    constexpr uint32_t b230_Msk = b230::mask;

    /// b231
    /// Position: 7, Width: 1
    using b231 = BitField<7, 1>;
    constexpr uint32_t b231_Pos = 7;
    constexpr uint32_t b231_Msk = b231::mask;

    /// b232
    /// Position: 8, Width: 1
    using b232 = BitField<8, 1>;
    constexpr uint32_t b232_Pos = 8;
    constexpr uint32_t b232_Msk = b232::mask;

    /// b233
    /// Position: 9, Width: 1
    using b233 = BitField<9, 1>;
    constexpr uint32_t b233_Pos = 9;
    constexpr uint32_t b233_Msk = b233::mask;

    /// b234
    /// Position: 10, Width: 1
    using b234 = BitField<10, 1>;
    constexpr uint32_t b234_Pos = 10;
    constexpr uint32_t b234_Msk = b234::mask;

    /// b235
    /// Position: 11, Width: 1
    using b235 = BitField<11, 1>;
    constexpr uint32_t b235_Pos = 11;
    constexpr uint32_t b235_Msk = b235::mask;

    /// b236
    /// Position: 12, Width: 1
    using b236 = BitField<12, 1>;
    constexpr uint32_t b236_Pos = 12;
    constexpr uint32_t b236_Msk = b236::mask;

    /// b237
    /// Position: 13, Width: 1
    using b237 = BitField<13, 1>;
    constexpr uint32_t b237_Pos = 13;
    constexpr uint32_t b237_Msk = b237::mask;

    /// b238
    /// Position: 14, Width: 1
    using b238 = BitField<14, 1>;
    constexpr uint32_t b238_Pos = 14;
    constexpr uint32_t b238_Msk = b238::mask;

    /// b239
    /// Position: 15, Width: 1
    using b239 = BitField<15, 1>;
    constexpr uint32_t b239_Pos = 15;
    constexpr uint32_t b239_Msk = b239::mask;

    /// b240
    /// Position: 16, Width: 1
    using b240 = BitField<16, 1>;
    constexpr uint32_t b240_Pos = 16;
    constexpr uint32_t b240_Msk = b240::mask;

    /// b241
    /// Position: 17, Width: 1
    using b241 = BitField<17, 1>;
    constexpr uint32_t b241_Pos = 17;
    constexpr uint32_t b241_Msk = b241::mask;

    /// b242
    /// Position: 18, Width: 1
    using b242 = BitField<18, 1>;
    constexpr uint32_t b242_Pos = 18;
    constexpr uint32_t b242_Msk = b242::mask;

    /// b243
    /// Position: 19, Width: 1
    using b243 = BitField<19, 1>;
    constexpr uint32_t b243_Pos = 19;
    constexpr uint32_t b243_Msk = b243::mask;

    /// b244
    /// Position: 20, Width: 1
    using b244 = BitField<20, 1>;
    constexpr uint32_t b244_Pos = 20;
    constexpr uint32_t b244_Msk = b244::mask;

    /// b245
    /// Position: 21, Width: 1
    using b245 = BitField<21, 1>;
    constexpr uint32_t b245_Pos = 21;
    constexpr uint32_t b245_Msk = b245::mask;

    /// b246
    /// Position: 22, Width: 1
    using b246 = BitField<22, 1>;
    constexpr uint32_t b246_Pos = 22;
    constexpr uint32_t b246_Msk = b246::mask;

    /// b247
    /// Position: 23, Width: 1
    using b247 = BitField<23, 1>;
    constexpr uint32_t b247_Pos = 23;
    constexpr uint32_t b247_Msk = b247::mask;

    /// b248
    /// Position: 24, Width: 1
    using b248 = BitField<24, 1>;
    constexpr uint32_t b248_Pos = 24;
    constexpr uint32_t b248_Msk = b248::mask;

    /// b249
    /// Position: 25, Width: 1
    using b249 = BitField<25, 1>;
    constexpr uint32_t b249_Pos = 25;
    constexpr uint32_t b249_Msk = b249::mask;

    /// b250
    /// Position: 26, Width: 1
    using b250 = BitField<26, 1>;
    constexpr uint32_t b250_Pos = 26;
    constexpr uint32_t b250_Msk = b250::mask;

    /// b251
    /// Position: 27, Width: 1
    using b251 = BitField<27, 1>;
    constexpr uint32_t b251_Pos = 27;
    constexpr uint32_t b251_Msk = b251::mask;

    /// b252
    /// Position: 28, Width: 1
    using b252 = BitField<28, 1>;
    constexpr uint32_t b252_Pos = 28;
    constexpr uint32_t b252_Msk = b252::mask;

    /// b253
    /// Position: 29, Width: 1
    using b253 = BitField<29, 1>;
    constexpr uint32_t b253_Pos = 29;
    constexpr uint32_t b253_Msk = b253::mask;

    /// b254
    /// Position: 30, Width: 1
    using b254 = BitField<30, 1>;
    constexpr uint32_t b254_Pos = 30;
    constexpr uint32_t b254_Msk = b254::mask;

    /// b255
    /// Position: 31, Width: 1
    using b255 = BitField<31, 1>;
    constexpr uint32_t b255_Pos = 31;
    constexpr uint32_t b255_Msk = b255::mask;

}  // namespace k0lr

/// K0RR - key registers
namespace k0rr {
    /// b192
    /// Position: 0, Width: 1
    using b192 = BitField<0, 1>;
    constexpr uint32_t b192_Pos = 0;
    constexpr uint32_t b192_Msk = b192::mask;

    /// b193
    /// Position: 1, Width: 1
    using b193 = BitField<1, 1>;
    constexpr uint32_t b193_Pos = 1;
    constexpr uint32_t b193_Msk = b193::mask;

    /// b194
    /// Position: 2, Width: 1
    using b194 = BitField<2, 1>;
    constexpr uint32_t b194_Pos = 2;
    constexpr uint32_t b194_Msk = b194::mask;

    /// b195
    /// Position: 3, Width: 1
    using b195 = BitField<3, 1>;
    constexpr uint32_t b195_Pos = 3;
    constexpr uint32_t b195_Msk = b195::mask;

    /// b196
    /// Position: 4, Width: 1
    using b196 = BitField<4, 1>;
    constexpr uint32_t b196_Pos = 4;
    constexpr uint32_t b196_Msk = b196::mask;

    /// b197
    /// Position: 5, Width: 1
    using b197 = BitField<5, 1>;
    constexpr uint32_t b197_Pos = 5;
    constexpr uint32_t b197_Msk = b197::mask;

    /// b198
    /// Position: 6, Width: 1
    using b198 = BitField<6, 1>;
    constexpr uint32_t b198_Pos = 6;
    constexpr uint32_t b198_Msk = b198::mask;

    /// b199
    /// Position: 7, Width: 1
    using b199 = BitField<7, 1>;
    constexpr uint32_t b199_Pos = 7;
    constexpr uint32_t b199_Msk = b199::mask;

    /// b200
    /// Position: 8, Width: 1
    using b200 = BitField<8, 1>;
    constexpr uint32_t b200_Pos = 8;
    constexpr uint32_t b200_Msk = b200::mask;

    /// b201
    /// Position: 9, Width: 1
    using b201 = BitField<9, 1>;
    constexpr uint32_t b201_Pos = 9;
    constexpr uint32_t b201_Msk = b201::mask;

    /// b202
    /// Position: 10, Width: 1
    using b202 = BitField<10, 1>;
    constexpr uint32_t b202_Pos = 10;
    constexpr uint32_t b202_Msk = b202::mask;

    /// b203
    /// Position: 11, Width: 1
    using b203 = BitField<11, 1>;
    constexpr uint32_t b203_Pos = 11;
    constexpr uint32_t b203_Msk = b203::mask;

    /// b204
    /// Position: 12, Width: 1
    using b204 = BitField<12, 1>;
    constexpr uint32_t b204_Pos = 12;
    constexpr uint32_t b204_Msk = b204::mask;

    /// b205
    /// Position: 13, Width: 1
    using b205 = BitField<13, 1>;
    constexpr uint32_t b205_Pos = 13;
    constexpr uint32_t b205_Msk = b205::mask;

    /// b206
    /// Position: 14, Width: 1
    using b206 = BitField<14, 1>;
    constexpr uint32_t b206_Pos = 14;
    constexpr uint32_t b206_Msk = b206::mask;

    /// b207
    /// Position: 15, Width: 1
    using b207 = BitField<15, 1>;
    constexpr uint32_t b207_Pos = 15;
    constexpr uint32_t b207_Msk = b207::mask;

    /// b208
    /// Position: 16, Width: 1
    using b208 = BitField<16, 1>;
    constexpr uint32_t b208_Pos = 16;
    constexpr uint32_t b208_Msk = b208::mask;

    /// b209
    /// Position: 17, Width: 1
    using b209 = BitField<17, 1>;
    constexpr uint32_t b209_Pos = 17;
    constexpr uint32_t b209_Msk = b209::mask;

    /// b210
    /// Position: 18, Width: 1
    using b210 = BitField<18, 1>;
    constexpr uint32_t b210_Pos = 18;
    constexpr uint32_t b210_Msk = b210::mask;

    /// b211
    /// Position: 19, Width: 1
    using b211 = BitField<19, 1>;
    constexpr uint32_t b211_Pos = 19;
    constexpr uint32_t b211_Msk = b211::mask;

    /// b212
    /// Position: 20, Width: 1
    using b212 = BitField<20, 1>;
    constexpr uint32_t b212_Pos = 20;
    constexpr uint32_t b212_Msk = b212::mask;

    /// b213
    /// Position: 21, Width: 1
    using b213 = BitField<21, 1>;
    constexpr uint32_t b213_Pos = 21;
    constexpr uint32_t b213_Msk = b213::mask;

    /// b214
    /// Position: 22, Width: 1
    using b214 = BitField<22, 1>;
    constexpr uint32_t b214_Pos = 22;
    constexpr uint32_t b214_Msk = b214::mask;

    /// b215
    /// Position: 23, Width: 1
    using b215 = BitField<23, 1>;
    constexpr uint32_t b215_Pos = 23;
    constexpr uint32_t b215_Msk = b215::mask;

    /// b216
    /// Position: 24, Width: 1
    using b216 = BitField<24, 1>;
    constexpr uint32_t b216_Pos = 24;
    constexpr uint32_t b216_Msk = b216::mask;

    /// b217
    /// Position: 25, Width: 1
    using b217 = BitField<25, 1>;
    constexpr uint32_t b217_Pos = 25;
    constexpr uint32_t b217_Msk = b217::mask;

    /// b218
    /// Position: 26, Width: 1
    using b218 = BitField<26, 1>;
    constexpr uint32_t b218_Pos = 26;
    constexpr uint32_t b218_Msk = b218::mask;

    /// b219
    /// Position: 27, Width: 1
    using b219 = BitField<27, 1>;
    constexpr uint32_t b219_Pos = 27;
    constexpr uint32_t b219_Msk = b219::mask;

    /// b220
    /// Position: 28, Width: 1
    using b220 = BitField<28, 1>;
    constexpr uint32_t b220_Pos = 28;
    constexpr uint32_t b220_Msk = b220::mask;

    /// b221
    /// Position: 29, Width: 1
    using b221 = BitField<29, 1>;
    constexpr uint32_t b221_Pos = 29;
    constexpr uint32_t b221_Msk = b221::mask;

    /// b222
    /// Position: 30, Width: 1
    using b222 = BitField<30, 1>;
    constexpr uint32_t b222_Pos = 30;
    constexpr uint32_t b222_Msk = b222::mask;

    /// b223
    /// Position: 31, Width: 1
    using b223 = BitField<31, 1>;
    constexpr uint32_t b223_Pos = 31;
    constexpr uint32_t b223_Msk = b223::mask;

}  // namespace k0rr

/// K1LR - key registers
namespace k1lr {
    /// b160
    /// Position: 0, Width: 1
    using b160 = BitField<0, 1>;
    constexpr uint32_t b160_Pos = 0;
    constexpr uint32_t b160_Msk = b160::mask;

    /// b161
    /// Position: 1, Width: 1
    using b161 = BitField<1, 1>;
    constexpr uint32_t b161_Pos = 1;
    constexpr uint32_t b161_Msk = b161::mask;

    /// b162
    /// Position: 2, Width: 1
    using b162 = BitField<2, 1>;
    constexpr uint32_t b162_Pos = 2;
    constexpr uint32_t b162_Msk = b162::mask;

    /// b163
    /// Position: 3, Width: 1
    using b163 = BitField<3, 1>;
    constexpr uint32_t b163_Pos = 3;
    constexpr uint32_t b163_Msk = b163::mask;

    /// b164
    /// Position: 4, Width: 1
    using b164 = BitField<4, 1>;
    constexpr uint32_t b164_Pos = 4;
    constexpr uint32_t b164_Msk = b164::mask;

    /// b165
    /// Position: 5, Width: 1
    using b165 = BitField<5, 1>;
    constexpr uint32_t b165_Pos = 5;
    constexpr uint32_t b165_Msk = b165::mask;

    /// b166
    /// Position: 6, Width: 1
    using b166 = BitField<6, 1>;
    constexpr uint32_t b166_Pos = 6;
    constexpr uint32_t b166_Msk = b166::mask;

    /// b167
    /// Position: 7, Width: 1
    using b167 = BitField<7, 1>;
    constexpr uint32_t b167_Pos = 7;
    constexpr uint32_t b167_Msk = b167::mask;

    /// b168
    /// Position: 8, Width: 1
    using b168 = BitField<8, 1>;
    constexpr uint32_t b168_Pos = 8;
    constexpr uint32_t b168_Msk = b168::mask;

    /// b169
    /// Position: 9, Width: 1
    using b169 = BitField<9, 1>;
    constexpr uint32_t b169_Pos = 9;
    constexpr uint32_t b169_Msk = b169::mask;

    /// b170
    /// Position: 10, Width: 1
    using b170 = BitField<10, 1>;
    constexpr uint32_t b170_Pos = 10;
    constexpr uint32_t b170_Msk = b170::mask;

    /// b171
    /// Position: 11, Width: 1
    using b171 = BitField<11, 1>;
    constexpr uint32_t b171_Pos = 11;
    constexpr uint32_t b171_Msk = b171::mask;

    /// b172
    /// Position: 12, Width: 1
    using b172 = BitField<12, 1>;
    constexpr uint32_t b172_Pos = 12;
    constexpr uint32_t b172_Msk = b172::mask;

    /// b173
    /// Position: 13, Width: 1
    using b173 = BitField<13, 1>;
    constexpr uint32_t b173_Pos = 13;
    constexpr uint32_t b173_Msk = b173::mask;

    /// b174
    /// Position: 14, Width: 1
    using b174 = BitField<14, 1>;
    constexpr uint32_t b174_Pos = 14;
    constexpr uint32_t b174_Msk = b174::mask;

    /// b175
    /// Position: 15, Width: 1
    using b175 = BitField<15, 1>;
    constexpr uint32_t b175_Pos = 15;
    constexpr uint32_t b175_Msk = b175::mask;

    /// b176
    /// Position: 16, Width: 1
    using b176 = BitField<16, 1>;
    constexpr uint32_t b176_Pos = 16;
    constexpr uint32_t b176_Msk = b176::mask;

    /// b177
    /// Position: 17, Width: 1
    using b177 = BitField<17, 1>;
    constexpr uint32_t b177_Pos = 17;
    constexpr uint32_t b177_Msk = b177::mask;

    /// b178
    /// Position: 18, Width: 1
    using b178 = BitField<18, 1>;
    constexpr uint32_t b178_Pos = 18;
    constexpr uint32_t b178_Msk = b178::mask;

    /// b179
    /// Position: 19, Width: 1
    using b179 = BitField<19, 1>;
    constexpr uint32_t b179_Pos = 19;
    constexpr uint32_t b179_Msk = b179::mask;

    /// b180
    /// Position: 20, Width: 1
    using b180 = BitField<20, 1>;
    constexpr uint32_t b180_Pos = 20;
    constexpr uint32_t b180_Msk = b180::mask;

    /// b181
    /// Position: 21, Width: 1
    using b181 = BitField<21, 1>;
    constexpr uint32_t b181_Pos = 21;
    constexpr uint32_t b181_Msk = b181::mask;

    /// b182
    /// Position: 22, Width: 1
    using b182 = BitField<22, 1>;
    constexpr uint32_t b182_Pos = 22;
    constexpr uint32_t b182_Msk = b182::mask;

    /// b183
    /// Position: 23, Width: 1
    using b183 = BitField<23, 1>;
    constexpr uint32_t b183_Pos = 23;
    constexpr uint32_t b183_Msk = b183::mask;

    /// b184
    /// Position: 24, Width: 1
    using b184 = BitField<24, 1>;
    constexpr uint32_t b184_Pos = 24;
    constexpr uint32_t b184_Msk = b184::mask;

    /// b185
    /// Position: 25, Width: 1
    using b185 = BitField<25, 1>;
    constexpr uint32_t b185_Pos = 25;
    constexpr uint32_t b185_Msk = b185::mask;

    /// b186
    /// Position: 26, Width: 1
    using b186 = BitField<26, 1>;
    constexpr uint32_t b186_Pos = 26;
    constexpr uint32_t b186_Msk = b186::mask;

    /// b187
    /// Position: 27, Width: 1
    using b187 = BitField<27, 1>;
    constexpr uint32_t b187_Pos = 27;
    constexpr uint32_t b187_Msk = b187::mask;

    /// b188
    /// Position: 28, Width: 1
    using b188 = BitField<28, 1>;
    constexpr uint32_t b188_Pos = 28;
    constexpr uint32_t b188_Msk = b188::mask;

    /// b189
    /// Position: 29, Width: 1
    using b189 = BitField<29, 1>;
    constexpr uint32_t b189_Pos = 29;
    constexpr uint32_t b189_Msk = b189::mask;

    /// b190
    /// Position: 30, Width: 1
    using b190 = BitField<30, 1>;
    constexpr uint32_t b190_Pos = 30;
    constexpr uint32_t b190_Msk = b190::mask;

    /// b191
    /// Position: 31, Width: 1
    using b191 = BitField<31, 1>;
    constexpr uint32_t b191_Pos = 31;
    constexpr uint32_t b191_Msk = b191::mask;

}  // namespace k1lr

/// K1RR - key registers
namespace k1rr {
    /// b128
    /// Position: 0, Width: 1
    using b128 = BitField<0, 1>;
    constexpr uint32_t b128_Pos = 0;
    constexpr uint32_t b128_Msk = b128::mask;

    /// b129
    /// Position: 1, Width: 1
    using b129 = BitField<1, 1>;
    constexpr uint32_t b129_Pos = 1;
    constexpr uint32_t b129_Msk = b129::mask;

    /// b130
    /// Position: 2, Width: 1
    using b130 = BitField<2, 1>;
    constexpr uint32_t b130_Pos = 2;
    constexpr uint32_t b130_Msk = b130::mask;

    /// b131
    /// Position: 3, Width: 1
    using b131 = BitField<3, 1>;
    constexpr uint32_t b131_Pos = 3;
    constexpr uint32_t b131_Msk = b131::mask;

    /// b132
    /// Position: 4, Width: 1
    using b132 = BitField<4, 1>;
    constexpr uint32_t b132_Pos = 4;
    constexpr uint32_t b132_Msk = b132::mask;

    /// b133
    /// Position: 5, Width: 1
    using b133 = BitField<5, 1>;
    constexpr uint32_t b133_Pos = 5;
    constexpr uint32_t b133_Msk = b133::mask;

    /// b134
    /// Position: 6, Width: 1
    using b134 = BitField<6, 1>;
    constexpr uint32_t b134_Pos = 6;
    constexpr uint32_t b134_Msk = b134::mask;

    /// b135
    /// Position: 7, Width: 1
    using b135 = BitField<7, 1>;
    constexpr uint32_t b135_Pos = 7;
    constexpr uint32_t b135_Msk = b135::mask;

    /// b136
    /// Position: 8, Width: 1
    using b136 = BitField<8, 1>;
    constexpr uint32_t b136_Pos = 8;
    constexpr uint32_t b136_Msk = b136::mask;

    /// b137
    /// Position: 9, Width: 1
    using b137 = BitField<9, 1>;
    constexpr uint32_t b137_Pos = 9;
    constexpr uint32_t b137_Msk = b137::mask;

    /// b138
    /// Position: 10, Width: 1
    using b138 = BitField<10, 1>;
    constexpr uint32_t b138_Pos = 10;
    constexpr uint32_t b138_Msk = b138::mask;

    /// b139
    /// Position: 11, Width: 1
    using b139 = BitField<11, 1>;
    constexpr uint32_t b139_Pos = 11;
    constexpr uint32_t b139_Msk = b139::mask;

    /// b140
    /// Position: 12, Width: 1
    using b140 = BitField<12, 1>;
    constexpr uint32_t b140_Pos = 12;
    constexpr uint32_t b140_Msk = b140::mask;

    /// b141
    /// Position: 13, Width: 1
    using b141 = BitField<13, 1>;
    constexpr uint32_t b141_Pos = 13;
    constexpr uint32_t b141_Msk = b141::mask;

    /// b142
    /// Position: 14, Width: 1
    using b142 = BitField<14, 1>;
    constexpr uint32_t b142_Pos = 14;
    constexpr uint32_t b142_Msk = b142::mask;

    /// b143
    /// Position: 15, Width: 1
    using b143 = BitField<15, 1>;
    constexpr uint32_t b143_Pos = 15;
    constexpr uint32_t b143_Msk = b143::mask;

    /// b144
    /// Position: 16, Width: 1
    using b144 = BitField<16, 1>;
    constexpr uint32_t b144_Pos = 16;
    constexpr uint32_t b144_Msk = b144::mask;

    /// b145
    /// Position: 17, Width: 1
    using b145 = BitField<17, 1>;
    constexpr uint32_t b145_Pos = 17;
    constexpr uint32_t b145_Msk = b145::mask;

    /// b146
    /// Position: 18, Width: 1
    using b146 = BitField<18, 1>;
    constexpr uint32_t b146_Pos = 18;
    constexpr uint32_t b146_Msk = b146::mask;

    /// b147
    /// Position: 19, Width: 1
    using b147 = BitField<19, 1>;
    constexpr uint32_t b147_Pos = 19;
    constexpr uint32_t b147_Msk = b147::mask;

    /// b148
    /// Position: 20, Width: 1
    using b148 = BitField<20, 1>;
    constexpr uint32_t b148_Pos = 20;
    constexpr uint32_t b148_Msk = b148::mask;

    /// b149
    /// Position: 21, Width: 1
    using b149 = BitField<21, 1>;
    constexpr uint32_t b149_Pos = 21;
    constexpr uint32_t b149_Msk = b149::mask;

    /// b150
    /// Position: 22, Width: 1
    using b150 = BitField<22, 1>;
    constexpr uint32_t b150_Pos = 22;
    constexpr uint32_t b150_Msk = b150::mask;

    /// b151
    /// Position: 23, Width: 1
    using b151 = BitField<23, 1>;
    constexpr uint32_t b151_Pos = 23;
    constexpr uint32_t b151_Msk = b151::mask;

    /// b152
    /// Position: 24, Width: 1
    using b152 = BitField<24, 1>;
    constexpr uint32_t b152_Pos = 24;
    constexpr uint32_t b152_Msk = b152::mask;

    /// b153
    /// Position: 25, Width: 1
    using b153 = BitField<25, 1>;
    constexpr uint32_t b153_Pos = 25;
    constexpr uint32_t b153_Msk = b153::mask;

    /// b154
    /// Position: 26, Width: 1
    using b154 = BitField<26, 1>;
    constexpr uint32_t b154_Pos = 26;
    constexpr uint32_t b154_Msk = b154::mask;

    /// b155
    /// Position: 27, Width: 1
    using b155 = BitField<27, 1>;
    constexpr uint32_t b155_Pos = 27;
    constexpr uint32_t b155_Msk = b155::mask;

    /// b156
    /// Position: 28, Width: 1
    using b156 = BitField<28, 1>;
    constexpr uint32_t b156_Pos = 28;
    constexpr uint32_t b156_Msk = b156::mask;

    /// b157
    /// Position: 29, Width: 1
    using b157 = BitField<29, 1>;
    constexpr uint32_t b157_Pos = 29;
    constexpr uint32_t b157_Msk = b157::mask;

    /// b158
    /// Position: 30, Width: 1
    using b158 = BitField<30, 1>;
    constexpr uint32_t b158_Pos = 30;
    constexpr uint32_t b158_Msk = b158::mask;

    /// b159
    /// Position: 31, Width: 1
    using b159 = BitField<31, 1>;
    constexpr uint32_t b159_Pos = 31;
    constexpr uint32_t b159_Msk = b159::mask;

}  // namespace k1rr

/// K2LR - key registers
namespace k2lr {
    /// b96
    /// Position: 0, Width: 1
    using b96 = BitField<0, 1>;
    constexpr uint32_t b96_Pos = 0;
    constexpr uint32_t b96_Msk = b96::mask;

    /// b97
    /// Position: 1, Width: 1
    using b97 = BitField<1, 1>;
    constexpr uint32_t b97_Pos = 1;
    constexpr uint32_t b97_Msk = b97::mask;

    /// b98
    /// Position: 2, Width: 1
    using b98 = BitField<2, 1>;
    constexpr uint32_t b98_Pos = 2;
    constexpr uint32_t b98_Msk = b98::mask;

    /// b99
    /// Position: 3, Width: 1
    using b99 = BitField<3, 1>;
    constexpr uint32_t b99_Pos = 3;
    constexpr uint32_t b99_Msk = b99::mask;

    /// b100
    /// Position: 4, Width: 1
    using b100 = BitField<4, 1>;
    constexpr uint32_t b100_Pos = 4;
    constexpr uint32_t b100_Msk = b100::mask;

    /// b101
    /// Position: 5, Width: 1
    using b101 = BitField<5, 1>;
    constexpr uint32_t b101_Pos = 5;
    constexpr uint32_t b101_Msk = b101::mask;

    /// b102
    /// Position: 6, Width: 1
    using b102 = BitField<6, 1>;
    constexpr uint32_t b102_Pos = 6;
    constexpr uint32_t b102_Msk = b102::mask;

    /// b103
    /// Position: 7, Width: 1
    using b103 = BitField<7, 1>;
    constexpr uint32_t b103_Pos = 7;
    constexpr uint32_t b103_Msk = b103::mask;

    /// b104
    /// Position: 8, Width: 1
    using b104 = BitField<8, 1>;
    constexpr uint32_t b104_Pos = 8;
    constexpr uint32_t b104_Msk = b104::mask;

    /// b105
    /// Position: 9, Width: 1
    using b105 = BitField<9, 1>;
    constexpr uint32_t b105_Pos = 9;
    constexpr uint32_t b105_Msk = b105::mask;

    /// b106
    /// Position: 10, Width: 1
    using b106 = BitField<10, 1>;
    constexpr uint32_t b106_Pos = 10;
    constexpr uint32_t b106_Msk = b106::mask;

    /// b107
    /// Position: 11, Width: 1
    using b107 = BitField<11, 1>;
    constexpr uint32_t b107_Pos = 11;
    constexpr uint32_t b107_Msk = b107::mask;

    /// b108
    /// Position: 12, Width: 1
    using b108 = BitField<12, 1>;
    constexpr uint32_t b108_Pos = 12;
    constexpr uint32_t b108_Msk = b108::mask;

    /// b109
    /// Position: 13, Width: 1
    using b109 = BitField<13, 1>;
    constexpr uint32_t b109_Pos = 13;
    constexpr uint32_t b109_Msk = b109::mask;

    /// b110
    /// Position: 14, Width: 1
    using b110 = BitField<14, 1>;
    constexpr uint32_t b110_Pos = 14;
    constexpr uint32_t b110_Msk = b110::mask;

    /// b111
    /// Position: 15, Width: 1
    using b111 = BitField<15, 1>;
    constexpr uint32_t b111_Pos = 15;
    constexpr uint32_t b111_Msk = b111::mask;

    /// b112
    /// Position: 16, Width: 1
    using b112 = BitField<16, 1>;
    constexpr uint32_t b112_Pos = 16;
    constexpr uint32_t b112_Msk = b112::mask;

    /// b113
    /// Position: 17, Width: 1
    using b113 = BitField<17, 1>;
    constexpr uint32_t b113_Pos = 17;
    constexpr uint32_t b113_Msk = b113::mask;

    /// b114
    /// Position: 18, Width: 1
    using b114 = BitField<18, 1>;
    constexpr uint32_t b114_Pos = 18;
    constexpr uint32_t b114_Msk = b114::mask;

    /// b115
    /// Position: 19, Width: 1
    using b115 = BitField<19, 1>;
    constexpr uint32_t b115_Pos = 19;
    constexpr uint32_t b115_Msk = b115::mask;

    /// b116
    /// Position: 20, Width: 1
    using b116 = BitField<20, 1>;
    constexpr uint32_t b116_Pos = 20;
    constexpr uint32_t b116_Msk = b116::mask;

    /// b117
    /// Position: 21, Width: 1
    using b117 = BitField<21, 1>;
    constexpr uint32_t b117_Pos = 21;
    constexpr uint32_t b117_Msk = b117::mask;

    /// b118
    /// Position: 22, Width: 1
    using b118 = BitField<22, 1>;
    constexpr uint32_t b118_Pos = 22;
    constexpr uint32_t b118_Msk = b118::mask;

    /// b119
    /// Position: 23, Width: 1
    using b119 = BitField<23, 1>;
    constexpr uint32_t b119_Pos = 23;
    constexpr uint32_t b119_Msk = b119::mask;

    /// b120
    /// Position: 24, Width: 1
    using b120 = BitField<24, 1>;
    constexpr uint32_t b120_Pos = 24;
    constexpr uint32_t b120_Msk = b120::mask;

    /// b121
    /// Position: 25, Width: 1
    using b121 = BitField<25, 1>;
    constexpr uint32_t b121_Pos = 25;
    constexpr uint32_t b121_Msk = b121::mask;

    /// b122
    /// Position: 26, Width: 1
    using b122 = BitField<26, 1>;
    constexpr uint32_t b122_Pos = 26;
    constexpr uint32_t b122_Msk = b122::mask;

    /// b123
    /// Position: 27, Width: 1
    using b123 = BitField<27, 1>;
    constexpr uint32_t b123_Pos = 27;
    constexpr uint32_t b123_Msk = b123::mask;

    /// b124
    /// Position: 28, Width: 1
    using b124 = BitField<28, 1>;
    constexpr uint32_t b124_Pos = 28;
    constexpr uint32_t b124_Msk = b124::mask;

    /// b125
    /// Position: 29, Width: 1
    using b125 = BitField<29, 1>;
    constexpr uint32_t b125_Pos = 29;
    constexpr uint32_t b125_Msk = b125::mask;

    /// b126
    /// Position: 30, Width: 1
    using b126 = BitField<30, 1>;
    constexpr uint32_t b126_Pos = 30;
    constexpr uint32_t b126_Msk = b126::mask;

    /// b127
    /// Position: 31, Width: 1
    using b127 = BitField<31, 1>;
    constexpr uint32_t b127_Pos = 31;
    constexpr uint32_t b127_Msk = b127::mask;

}  // namespace k2lr

/// K2RR - key registers
namespace k2rr {
    /// b64
    /// Position: 0, Width: 1
    using b64 = BitField<0, 1>;
    constexpr uint32_t b64_Pos = 0;
    constexpr uint32_t b64_Msk = b64::mask;

    /// b65
    /// Position: 1, Width: 1
    using b65 = BitField<1, 1>;
    constexpr uint32_t b65_Pos = 1;
    constexpr uint32_t b65_Msk = b65::mask;

    /// b66
    /// Position: 2, Width: 1
    using b66 = BitField<2, 1>;
    constexpr uint32_t b66_Pos = 2;
    constexpr uint32_t b66_Msk = b66::mask;

    /// b67
    /// Position: 3, Width: 1
    using b67 = BitField<3, 1>;
    constexpr uint32_t b67_Pos = 3;
    constexpr uint32_t b67_Msk = b67::mask;

    /// b68
    /// Position: 4, Width: 1
    using b68 = BitField<4, 1>;
    constexpr uint32_t b68_Pos = 4;
    constexpr uint32_t b68_Msk = b68::mask;

    /// b69
    /// Position: 5, Width: 1
    using b69 = BitField<5, 1>;
    constexpr uint32_t b69_Pos = 5;
    constexpr uint32_t b69_Msk = b69::mask;

    /// b70
    /// Position: 6, Width: 1
    using b70 = BitField<6, 1>;
    constexpr uint32_t b70_Pos = 6;
    constexpr uint32_t b70_Msk = b70::mask;

    /// b71
    /// Position: 7, Width: 1
    using b71 = BitField<7, 1>;
    constexpr uint32_t b71_Pos = 7;
    constexpr uint32_t b71_Msk = b71::mask;

    /// b72
    /// Position: 8, Width: 1
    using b72 = BitField<8, 1>;
    constexpr uint32_t b72_Pos = 8;
    constexpr uint32_t b72_Msk = b72::mask;

    /// b73
    /// Position: 9, Width: 1
    using b73 = BitField<9, 1>;
    constexpr uint32_t b73_Pos = 9;
    constexpr uint32_t b73_Msk = b73::mask;

    /// b74
    /// Position: 10, Width: 1
    using b74 = BitField<10, 1>;
    constexpr uint32_t b74_Pos = 10;
    constexpr uint32_t b74_Msk = b74::mask;

    /// b75
    /// Position: 11, Width: 1
    using b75 = BitField<11, 1>;
    constexpr uint32_t b75_Pos = 11;
    constexpr uint32_t b75_Msk = b75::mask;

    /// b76
    /// Position: 12, Width: 1
    using b76 = BitField<12, 1>;
    constexpr uint32_t b76_Pos = 12;
    constexpr uint32_t b76_Msk = b76::mask;

    /// b77
    /// Position: 13, Width: 1
    using b77 = BitField<13, 1>;
    constexpr uint32_t b77_Pos = 13;
    constexpr uint32_t b77_Msk = b77::mask;

    /// b78
    /// Position: 14, Width: 1
    using b78 = BitField<14, 1>;
    constexpr uint32_t b78_Pos = 14;
    constexpr uint32_t b78_Msk = b78::mask;

    /// b79
    /// Position: 15, Width: 1
    using b79 = BitField<15, 1>;
    constexpr uint32_t b79_Pos = 15;
    constexpr uint32_t b79_Msk = b79::mask;

    /// b80
    /// Position: 16, Width: 1
    using b80 = BitField<16, 1>;
    constexpr uint32_t b80_Pos = 16;
    constexpr uint32_t b80_Msk = b80::mask;

    /// b81
    /// Position: 17, Width: 1
    using b81 = BitField<17, 1>;
    constexpr uint32_t b81_Pos = 17;
    constexpr uint32_t b81_Msk = b81::mask;

    /// b82
    /// Position: 18, Width: 1
    using b82 = BitField<18, 1>;
    constexpr uint32_t b82_Pos = 18;
    constexpr uint32_t b82_Msk = b82::mask;

    /// b83
    /// Position: 19, Width: 1
    using b83 = BitField<19, 1>;
    constexpr uint32_t b83_Pos = 19;
    constexpr uint32_t b83_Msk = b83::mask;

    /// b84
    /// Position: 20, Width: 1
    using b84 = BitField<20, 1>;
    constexpr uint32_t b84_Pos = 20;
    constexpr uint32_t b84_Msk = b84::mask;

    /// b85
    /// Position: 21, Width: 1
    using b85 = BitField<21, 1>;
    constexpr uint32_t b85_Pos = 21;
    constexpr uint32_t b85_Msk = b85::mask;

    /// b86
    /// Position: 22, Width: 1
    using b86 = BitField<22, 1>;
    constexpr uint32_t b86_Pos = 22;
    constexpr uint32_t b86_Msk = b86::mask;

    /// b87
    /// Position: 23, Width: 1
    using b87 = BitField<23, 1>;
    constexpr uint32_t b87_Pos = 23;
    constexpr uint32_t b87_Msk = b87::mask;

    /// b88
    /// Position: 24, Width: 1
    using b88 = BitField<24, 1>;
    constexpr uint32_t b88_Pos = 24;
    constexpr uint32_t b88_Msk = b88::mask;

    /// b89
    /// Position: 25, Width: 1
    using b89 = BitField<25, 1>;
    constexpr uint32_t b89_Pos = 25;
    constexpr uint32_t b89_Msk = b89::mask;

    /// b90
    /// Position: 26, Width: 1
    using b90 = BitField<26, 1>;
    constexpr uint32_t b90_Pos = 26;
    constexpr uint32_t b90_Msk = b90::mask;

    /// b91
    /// Position: 27, Width: 1
    using b91 = BitField<27, 1>;
    constexpr uint32_t b91_Pos = 27;
    constexpr uint32_t b91_Msk = b91::mask;

    /// b92
    /// Position: 28, Width: 1
    using b92 = BitField<28, 1>;
    constexpr uint32_t b92_Pos = 28;
    constexpr uint32_t b92_Msk = b92::mask;

    /// b93
    /// Position: 29, Width: 1
    using b93 = BitField<29, 1>;
    constexpr uint32_t b93_Pos = 29;
    constexpr uint32_t b93_Msk = b93::mask;

    /// b94
    /// Position: 30, Width: 1
    using b94 = BitField<30, 1>;
    constexpr uint32_t b94_Pos = 30;
    constexpr uint32_t b94_Msk = b94::mask;

    /// b95
    /// Position: 31, Width: 1
    using b95 = BitField<31, 1>;
    constexpr uint32_t b95_Pos = 31;
    constexpr uint32_t b95_Msk = b95::mask;

}  // namespace k2rr

/// K3LR - key registers
namespace k3lr {
    /// b32
    /// Position: 0, Width: 1
    using b32 = BitField<0, 1>;
    constexpr uint32_t b32_Pos = 0;
    constexpr uint32_t b32_Msk = b32::mask;

    /// b33
    /// Position: 1, Width: 1
    using b33 = BitField<1, 1>;
    constexpr uint32_t b33_Pos = 1;
    constexpr uint32_t b33_Msk = b33::mask;

    /// b34
    /// Position: 2, Width: 1
    using b34 = BitField<2, 1>;
    constexpr uint32_t b34_Pos = 2;
    constexpr uint32_t b34_Msk = b34::mask;

    /// b35
    /// Position: 3, Width: 1
    using b35 = BitField<3, 1>;
    constexpr uint32_t b35_Pos = 3;
    constexpr uint32_t b35_Msk = b35::mask;

    /// b36
    /// Position: 4, Width: 1
    using b36 = BitField<4, 1>;
    constexpr uint32_t b36_Pos = 4;
    constexpr uint32_t b36_Msk = b36::mask;

    /// b37
    /// Position: 5, Width: 1
    using b37 = BitField<5, 1>;
    constexpr uint32_t b37_Pos = 5;
    constexpr uint32_t b37_Msk = b37::mask;

    /// b38
    /// Position: 6, Width: 1
    using b38 = BitField<6, 1>;
    constexpr uint32_t b38_Pos = 6;
    constexpr uint32_t b38_Msk = b38::mask;

    /// b39
    /// Position: 7, Width: 1
    using b39 = BitField<7, 1>;
    constexpr uint32_t b39_Pos = 7;
    constexpr uint32_t b39_Msk = b39::mask;

    /// b40
    /// Position: 8, Width: 1
    using b40 = BitField<8, 1>;
    constexpr uint32_t b40_Pos = 8;
    constexpr uint32_t b40_Msk = b40::mask;

    /// b41
    /// Position: 9, Width: 1
    using b41 = BitField<9, 1>;
    constexpr uint32_t b41_Pos = 9;
    constexpr uint32_t b41_Msk = b41::mask;

    /// b42
    /// Position: 10, Width: 1
    using b42 = BitField<10, 1>;
    constexpr uint32_t b42_Pos = 10;
    constexpr uint32_t b42_Msk = b42::mask;

    /// b43
    /// Position: 11, Width: 1
    using b43 = BitField<11, 1>;
    constexpr uint32_t b43_Pos = 11;
    constexpr uint32_t b43_Msk = b43::mask;

    /// b44
    /// Position: 12, Width: 1
    using b44 = BitField<12, 1>;
    constexpr uint32_t b44_Pos = 12;
    constexpr uint32_t b44_Msk = b44::mask;

    /// b45
    /// Position: 13, Width: 1
    using b45 = BitField<13, 1>;
    constexpr uint32_t b45_Pos = 13;
    constexpr uint32_t b45_Msk = b45::mask;

    /// b46
    /// Position: 14, Width: 1
    using b46 = BitField<14, 1>;
    constexpr uint32_t b46_Pos = 14;
    constexpr uint32_t b46_Msk = b46::mask;

    /// b47
    /// Position: 15, Width: 1
    using b47 = BitField<15, 1>;
    constexpr uint32_t b47_Pos = 15;
    constexpr uint32_t b47_Msk = b47::mask;

    /// b48
    /// Position: 16, Width: 1
    using b48 = BitField<16, 1>;
    constexpr uint32_t b48_Pos = 16;
    constexpr uint32_t b48_Msk = b48::mask;

    /// b49
    /// Position: 17, Width: 1
    using b49 = BitField<17, 1>;
    constexpr uint32_t b49_Pos = 17;
    constexpr uint32_t b49_Msk = b49::mask;

    /// b50
    /// Position: 18, Width: 1
    using b50 = BitField<18, 1>;
    constexpr uint32_t b50_Pos = 18;
    constexpr uint32_t b50_Msk = b50::mask;

    /// b51
    /// Position: 19, Width: 1
    using b51 = BitField<19, 1>;
    constexpr uint32_t b51_Pos = 19;
    constexpr uint32_t b51_Msk = b51::mask;

    /// b52
    /// Position: 20, Width: 1
    using b52 = BitField<20, 1>;
    constexpr uint32_t b52_Pos = 20;
    constexpr uint32_t b52_Msk = b52::mask;

    /// b53
    /// Position: 21, Width: 1
    using b53 = BitField<21, 1>;
    constexpr uint32_t b53_Pos = 21;
    constexpr uint32_t b53_Msk = b53::mask;

    /// b54
    /// Position: 22, Width: 1
    using b54 = BitField<22, 1>;
    constexpr uint32_t b54_Pos = 22;
    constexpr uint32_t b54_Msk = b54::mask;

    /// b55
    /// Position: 23, Width: 1
    using b55 = BitField<23, 1>;
    constexpr uint32_t b55_Pos = 23;
    constexpr uint32_t b55_Msk = b55::mask;

    /// b56
    /// Position: 24, Width: 1
    using b56 = BitField<24, 1>;
    constexpr uint32_t b56_Pos = 24;
    constexpr uint32_t b56_Msk = b56::mask;

    /// b57
    /// Position: 25, Width: 1
    using b57 = BitField<25, 1>;
    constexpr uint32_t b57_Pos = 25;
    constexpr uint32_t b57_Msk = b57::mask;

    /// b58
    /// Position: 26, Width: 1
    using b58 = BitField<26, 1>;
    constexpr uint32_t b58_Pos = 26;
    constexpr uint32_t b58_Msk = b58::mask;

    /// b59
    /// Position: 27, Width: 1
    using b59 = BitField<27, 1>;
    constexpr uint32_t b59_Pos = 27;
    constexpr uint32_t b59_Msk = b59::mask;

    /// b60
    /// Position: 28, Width: 1
    using b60 = BitField<28, 1>;
    constexpr uint32_t b60_Pos = 28;
    constexpr uint32_t b60_Msk = b60::mask;

    /// b61
    /// Position: 29, Width: 1
    using b61 = BitField<29, 1>;
    constexpr uint32_t b61_Pos = 29;
    constexpr uint32_t b61_Msk = b61::mask;

    /// b62
    /// Position: 30, Width: 1
    using b62 = BitField<30, 1>;
    constexpr uint32_t b62_Pos = 30;
    constexpr uint32_t b62_Msk = b62::mask;

    /// b63
    /// Position: 31, Width: 1
    using b63 = BitField<31, 1>;
    constexpr uint32_t b63_Pos = 31;
    constexpr uint32_t b63_Msk = b63::mask;

}  // namespace k3lr

/// K3RR - key registers
namespace k3rr {
    /// b0
    /// Position: 0, Width: 1
    using b0 = BitField<0, 1>;
    constexpr uint32_t b0_Pos = 0;
    constexpr uint32_t b0_Msk = b0::mask;

    /// b1
    /// Position: 1, Width: 1
    using b1 = BitField<1, 1>;
    constexpr uint32_t b1_Pos = 1;
    constexpr uint32_t b1_Msk = b1::mask;

    /// b2
    /// Position: 2, Width: 1
    using b2 = BitField<2, 1>;
    constexpr uint32_t b2_Pos = 2;
    constexpr uint32_t b2_Msk = b2::mask;

    /// b3
    /// Position: 3, Width: 1
    using b3 = BitField<3, 1>;
    constexpr uint32_t b3_Pos = 3;
    constexpr uint32_t b3_Msk = b3::mask;

    /// b4
    /// Position: 4, Width: 1
    using b4 = BitField<4, 1>;
    constexpr uint32_t b4_Pos = 4;
    constexpr uint32_t b4_Msk = b4::mask;

    /// b5
    /// Position: 5, Width: 1
    using b5 = BitField<5, 1>;
    constexpr uint32_t b5_Pos = 5;
    constexpr uint32_t b5_Msk = b5::mask;

    /// b6
    /// Position: 6, Width: 1
    using b6 = BitField<6, 1>;
    constexpr uint32_t b6_Pos = 6;
    constexpr uint32_t b6_Msk = b6::mask;

    /// b7
    /// Position: 7, Width: 1
    using b7 = BitField<7, 1>;
    constexpr uint32_t b7_Pos = 7;
    constexpr uint32_t b7_Msk = b7::mask;

    /// b8
    /// Position: 8, Width: 1
    using b8 = BitField<8, 1>;
    constexpr uint32_t b8_Pos = 8;
    constexpr uint32_t b8_Msk = b8::mask;

    /// b9
    /// Position: 9, Width: 1
    using b9 = BitField<9, 1>;
    constexpr uint32_t b9_Pos = 9;
    constexpr uint32_t b9_Msk = b9::mask;

    /// b10
    /// Position: 10, Width: 1
    using b10 = BitField<10, 1>;
    constexpr uint32_t b10_Pos = 10;
    constexpr uint32_t b10_Msk = b10::mask;

    /// b11
    /// Position: 11, Width: 1
    using b11 = BitField<11, 1>;
    constexpr uint32_t b11_Pos = 11;
    constexpr uint32_t b11_Msk = b11::mask;

    /// b12
    /// Position: 12, Width: 1
    using b12 = BitField<12, 1>;
    constexpr uint32_t b12_Pos = 12;
    constexpr uint32_t b12_Msk = b12::mask;

    /// b13
    /// Position: 13, Width: 1
    using b13 = BitField<13, 1>;
    constexpr uint32_t b13_Pos = 13;
    constexpr uint32_t b13_Msk = b13::mask;

    /// b14
    /// Position: 14, Width: 1
    using b14 = BitField<14, 1>;
    constexpr uint32_t b14_Pos = 14;
    constexpr uint32_t b14_Msk = b14::mask;

    /// b15
    /// Position: 15, Width: 1
    using b15 = BitField<15, 1>;
    constexpr uint32_t b15_Pos = 15;
    constexpr uint32_t b15_Msk = b15::mask;

    /// b16
    /// Position: 16, Width: 1
    using b16 = BitField<16, 1>;
    constexpr uint32_t b16_Pos = 16;
    constexpr uint32_t b16_Msk = b16::mask;

    /// b17
    /// Position: 17, Width: 1
    using b17 = BitField<17, 1>;
    constexpr uint32_t b17_Pos = 17;
    constexpr uint32_t b17_Msk = b17::mask;

    /// b18
    /// Position: 18, Width: 1
    using b18 = BitField<18, 1>;
    constexpr uint32_t b18_Pos = 18;
    constexpr uint32_t b18_Msk = b18::mask;

    /// b19
    /// Position: 19, Width: 1
    using b19 = BitField<19, 1>;
    constexpr uint32_t b19_Pos = 19;
    constexpr uint32_t b19_Msk = b19::mask;

    /// b20
    /// Position: 20, Width: 1
    using b20 = BitField<20, 1>;
    constexpr uint32_t b20_Pos = 20;
    constexpr uint32_t b20_Msk = b20::mask;

    /// b21
    /// Position: 21, Width: 1
    using b21 = BitField<21, 1>;
    constexpr uint32_t b21_Pos = 21;
    constexpr uint32_t b21_Msk = b21::mask;

    /// b22
    /// Position: 22, Width: 1
    using b22 = BitField<22, 1>;
    constexpr uint32_t b22_Pos = 22;
    constexpr uint32_t b22_Msk = b22::mask;

    /// b23
    /// Position: 23, Width: 1
    using b23 = BitField<23, 1>;
    constexpr uint32_t b23_Pos = 23;
    constexpr uint32_t b23_Msk = b23::mask;

    /// b24
    /// Position: 24, Width: 1
    using b24 = BitField<24, 1>;
    constexpr uint32_t b24_Pos = 24;
    constexpr uint32_t b24_Msk = b24::mask;

    /// b25
    /// Position: 25, Width: 1
    using b25 = BitField<25, 1>;
    constexpr uint32_t b25_Pos = 25;
    constexpr uint32_t b25_Msk = b25::mask;

    /// b26
    /// Position: 26, Width: 1
    using b26 = BitField<26, 1>;
    constexpr uint32_t b26_Pos = 26;
    constexpr uint32_t b26_Msk = b26::mask;

    /// b27
    /// Position: 27, Width: 1
    using b27 = BitField<27, 1>;
    constexpr uint32_t b27_Pos = 27;
    constexpr uint32_t b27_Msk = b27::mask;

    /// b28
    /// Position: 28, Width: 1
    using b28 = BitField<28, 1>;
    constexpr uint32_t b28_Pos = 28;
    constexpr uint32_t b28_Msk = b28::mask;

    /// b29
    /// Position: 29, Width: 1
    using b29 = BitField<29, 1>;
    constexpr uint32_t b29_Pos = 29;
    constexpr uint32_t b29_Msk = b29::mask;

    /// b30
    /// Position: 30, Width: 1
    using b30 = BitField<30, 1>;
    constexpr uint32_t b30_Pos = 30;
    constexpr uint32_t b30_Msk = b30::mask;

    /// b31
    /// Position: 31, Width: 1
    using b31 = BitField<31, 1>;
    constexpr uint32_t b31_Pos = 31;
    constexpr uint32_t b31_Msk = b31::mask;

}  // namespace k3rr

/// IV0LR - initialization vector
          registers
namespace iv0lr {
    /// IV31
    /// Position: 0, Width: 1
    using IV31 = BitField<0, 1>;
    constexpr uint32_t IV31_Pos = 0;
    constexpr uint32_t IV31_Msk = IV31::mask;

    /// IV30
    /// Position: 1, Width: 1
    using IV30 = BitField<1, 1>;
    constexpr uint32_t IV30_Pos = 1;
    constexpr uint32_t IV30_Msk = IV30::mask;

    /// IV29
    /// Position: 2, Width: 1
    using IV29 = BitField<2, 1>;
    constexpr uint32_t IV29_Pos = 2;
    constexpr uint32_t IV29_Msk = IV29::mask;

    /// IV28
    /// Position: 3, Width: 1
    using IV28 = BitField<3, 1>;
    constexpr uint32_t IV28_Pos = 3;
    constexpr uint32_t IV28_Msk = IV28::mask;

    /// IV27
    /// Position: 4, Width: 1
    using IV27 = BitField<4, 1>;
    constexpr uint32_t IV27_Pos = 4;
    constexpr uint32_t IV27_Msk = IV27::mask;

    /// IV26
    /// Position: 5, Width: 1
    using IV26 = BitField<5, 1>;
    constexpr uint32_t IV26_Pos = 5;
    constexpr uint32_t IV26_Msk = IV26::mask;

    /// IV25
    /// Position: 6, Width: 1
    using IV25 = BitField<6, 1>;
    constexpr uint32_t IV25_Pos = 6;
    constexpr uint32_t IV25_Msk = IV25::mask;

    /// IV24
    /// Position: 7, Width: 1
    using IV24 = BitField<7, 1>;
    constexpr uint32_t IV24_Pos = 7;
    constexpr uint32_t IV24_Msk = IV24::mask;

    /// IV23
    /// Position: 8, Width: 1
    using IV23 = BitField<8, 1>;
    constexpr uint32_t IV23_Pos = 8;
    constexpr uint32_t IV23_Msk = IV23::mask;

    /// IV22
    /// Position: 9, Width: 1
    using IV22 = BitField<9, 1>;
    constexpr uint32_t IV22_Pos = 9;
    constexpr uint32_t IV22_Msk = IV22::mask;

    /// IV21
    /// Position: 10, Width: 1
    using IV21 = BitField<10, 1>;
    constexpr uint32_t IV21_Pos = 10;
    constexpr uint32_t IV21_Msk = IV21::mask;

    /// IV20
    /// Position: 11, Width: 1
    using IV20 = BitField<11, 1>;
    constexpr uint32_t IV20_Pos = 11;
    constexpr uint32_t IV20_Msk = IV20::mask;

    /// IV19
    /// Position: 12, Width: 1
    using IV19 = BitField<12, 1>;
    constexpr uint32_t IV19_Pos = 12;
    constexpr uint32_t IV19_Msk = IV19::mask;

    /// IV18
    /// Position: 13, Width: 1
    using IV18 = BitField<13, 1>;
    constexpr uint32_t IV18_Pos = 13;
    constexpr uint32_t IV18_Msk = IV18::mask;

    /// IV17
    /// Position: 14, Width: 1
    using IV17 = BitField<14, 1>;
    constexpr uint32_t IV17_Pos = 14;
    constexpr uint32_t IV17_Msk = IV17::mask;

    /// IV16
    /// Position: 15, Width: 1
    using IV16 = BitField<15, 1>;
    constexpr uint32_t IV16_Pos = 15;
    constexpr uint32_t IV16_Msk = IV16::mask;

    /// IV15
    /// Position: 16, Width: 1
    using IV15 = BitField<16, 1>;
    constexpr uint32_t IV15_Pos = 16;
    constexpr uint32_t IV15_Msk = IV15::mask;

    /// IV14
    /// Position: 17, Width: 1
    using IV14 = BitField<17, 1>;
    constexpr uint32_t IV14_Pos = 17;
    constexpr uint32_t IV14_Msk = IV14::mask;

    /// IV13
    /// Position: 18, Width: 1
    using IV13 = BitField<18, 1>;
    constexpr uint32_t IV13_Pos = 18;
    constexpr uint32_t IV13_Msk = IV13::mask;

    /// IV12
    /// Position: 19, Width: 1
    using IV12 = BitField<19, 1>;
    constexpr uint32_t IV12_Pos = 19;
    constexpr uint32_t IV12_Msk = IV12::mask;

    /// IV11
    /// Position: 20, Width: 1
    using IV11 = BitField<20, 1>;
    constexpr uint32_t IV11_Pos = 20;
    constexpr uint32_t IV11_Msk = IV11::mask;

    /// IV10
    /// Position: 21, Width: 1
    using IV10 = BitField<21, 1>;
    constexpr uint32_t IV10_Pos = 21;
    constexpr uint32_t IV10_Msk = IV10::mask;

    /// IV9
    /// Position: 22, Width: 1
    using IV9 = BitField<22, 1>;
    constexpr uint32_t IV9_Pos = 22;
    constexpr uint32_t IV9_Msk = IV9::mask;

    /// IV8
    /// Position: 23, Width: 1
    using IV8 = BitField<23, 1>;
    constexpr uint32_t IV8_Pos = 23;
    constexpr uint32_t IV8_Msk = IV8::mask;

    /// IV7
    /// Position: 24, Width: 1
    using IV7 = BitField<24, 1>;
    constexpr uint32_t IV7_Pos = 24;
    constexpr uint32_t IV7_Msk = IV7::mask;

    /// IV6
    /// Position: 25, Width: 1
    using IV6 = BitField<25, 1>;
    constexpr uint32_t IV6_Pos = 25;
    constexpr uint32_t IV6_Msk = IV6::mask;

    /// IV5
    /// Position: 26, Width: 1
    using IV5 = BitField<26, 1>;
    constexpr uint32_t IV5_Pos = 26;
    constexpr uint32_t IV5_Msk = IV5::mask;

    /// IV4
    /// Position: 27, Width: 1
    using IV4 = BitField<27, 1>;
    constexpr uint32_t IV4_Pos = 27;
    constexpr uint32_t IV4_Msk = IV4::mask;

    /// IV3
    /// Position: 28, Width: 1
    using IV3 = BitField<28, 1>;
    constexpr uint32_t IV3_Pos = 28;
    constexpr uint32_t IV3_Msk = IV3::mask;

    /// IV2
    /// Position: 29, Width: 1
    using IV2 = BitField<29, 1>;
    constexpr uint32_t IV2_Pos = 29;
    constexpr uint32_t IV2_Msk = IV2::mask;

    /// IV1
    /// Position: 30, Width: 1
    using IV1 = BitField<30, 1>;
    constexpr uint32_t IV1_Pos = 30;
    constexpr uint32_t IV1_Msk = IV1::mask;

    /// IV0
    /// Position: 31, Width: 1
    using IV0 = BitField<31, 1>;
    constexpr uint32_t IV0_Pos = 31;
    constexpr uint32_t IV0_Msk = IV0::mask;

}  // namespace iv0lr

/// IV0RR - initialization vector
          registers
namespace iv0rr {
    /// IV63
    /// Position: 0, Width: 1
    using IV63 = BitField<0, 1>;
    constexpr uint32_t IV63_Pos = 0;
    constexpr uint32_t IV63_Msk = IV63::mask;

    /// IV62
    /// Position: 1, Width: 1
    using IV62 = BitField<1, 1>;
    constexpr uint32_t IV62_Pos = 1;
    constexpr uint32_t IV62_Msk = IV62::mask;

    /// IV61
    /// Position: 2, Width: 1
    using IV61 = BitField<2, 1>;
    constexpr uint32_t IV61_Pos = 2;
    constexpr uint32_t IV61_Msk = IV61::mask;

    /// IV60
    /// Position: 3, Width: 1
    using IV60 = BitField<3, 1>;
    constexpr uint32_t IV60_Pos = 3;
    constexpr uint32_t IV60_Msk = IV60::mask;

    /// IV59
    /// Position: 4, Width: 1
    using IV59 = BitField<4, 1>;
    constexpr uint32_t IV59_Pos = 4;
    constexpr uint32_t IV59_Msk = IV59::mask;

    /// IV58
    /// Position: 5, Width: 1
    using IV58 = BitField<5, 1>;
    constexpr uint32_t IV58_Pos = 5;
    constexpr uint32_t IV58_Msk = IV58::mask;

    /// IV57
    /// Position: 6, Width: 1
    using IV57 = BitField<6, 1>;
    constexpr uint32_t IV57_Pos = 6;
    constexpr uint32_t IV57_Msk = IV57::mask;

    /// IV56
    /// Position: 7, Width: 1
    using IV56 = BitField<7, 1>;
    constexpr uint32_t IV56_Pos = 7;
    constexpr uint32_t IV56_Msk = IV56::mask;

    /// IV55
    /// Position: 8, Width: 1
    using IV55 = BitField<8, 1>;
    constexpr uint32_t IV55_Pos = 8;
    constexpr uint32_t IV55_Msk = IV55::mask;

    /// IV54
    /// Position: 9, Width: 1
    using IV54 = BitField<9, 1>;
    constexpr uint32_t IV54_Pos = 9;
    constexpr uint32_t IV54_Msk = IV54::mask;

    /// IV53
    /// Position: 10, Width: 1
    using IV53 = BitField<10, 1>;
    constexpr uint32_t IV53_Pos = 10;
    constexpr uint32_t IV53_Msk = IV53::mask;

    /// IV52
    /// Position: 11, Width: 1
    using IV52 = BitField<11, 1>;
    constexpr uint32_t IV52_Pos = 11;
    constexpr uint32_t IV52_Msk = IV52::mask;

    /// IV51
    /// Position: 12, Width: 1
    using IV51 = BitField<12, 1>;
    constexpr uint32_t IV51_Pos = 12;
    constexpr uint32_t IV51_Msk = IV51::mask;

    /// IV50
    /// Position: 13, Width: 1
    using IV50 = BitField<13, 1>;
    constexpr uint32_t IV50_Pos = 13;
    constexpr uint32_t IV50_Msk = IV50::mask;

    /// IV49
    /// Position: 14, Width: 1
    using IV49 = BitField<14, 1>;
    constexpr uint32_t IV49_Pos = 14;
    constexpr uint32_t IV49_Msk = IV49::mask;

    /// IV48
    /// Position: 15, Width: 1
    using IV48 = BitField<15, 1>;
    constexpr uint32_t IV48_Pos = 15;
    constexpr uint32_t IV48_Msk = IV48::mask;

    /// IV47
    /// Position: 16, Width: 1
    using IV47 = BitField<16, 1>;
    constexpr uint32_t IV47_Pos = 16;
    constexpr uint32_t IV47_Msk = IV47::mask;

    /// IV46
    /// Position: 17, Width: 1
    using IV46 = BitField<17, 1>;
    constexpr uint32_t IV46_Pos = 17;
    constexpr uint32_t IV46_Msk = IV46::mask;

    /// IV45
    /// Position: 18, Width: 1
    using IV45 = BitField<18, 1>;
    constexpr uint32_t IV45_Pos = 18;
    constexpr uint32_t IV45_Msk = IV45::mask;

    /// IV44
    /// Position: 19, Width: 1
    using IV44 = BitField<19, 1>;
    constexpr uint32_t IV44_Pos = 19;
    constexpr uint32_t IV44_Msk = IV44::mask;

    /// IV43
    /// Position: 20, Width: 1
    using IV43 = BitField<20, 1>;
    constexpr uint32_t IV43_Pos = 20;
    constexpr uint32_t IV43_Msk = IV43::mask;

    /// IV42
    /// Position: 21, Width: 1
    using IV42 = BitField<21, 1>;
    constexpr uint32_t IV42_Pos = 21;
    constexpr uint32_t IV42_Msk = IV42::mask;

    /// IV41
    /// Position: 22, Width: 1
    using IV41 = BitField<22, 1>;
    constexpr uint32_t IV41_Pos = 22;
    constexpr uint32_t IV41_Msk = IV41::mask;

    /// IV40
    /// Position: 23, Width: 1
    using IV40 = BitField<23, 1>;
    constexpr uint32_t IV40_Pos = 23;
    constexpr uint32_t IV40_Msk = IV40::mask;

    /// IV39
    /// Position: 24, Width: 1
    using IV39 = BitField<24, 1>;
    constexpr uint32_t IV39_Pos = 24;
    constexpr uint32_t IV39_Msk = IV39::mask;

    /// IV38
    /// Position: 25, Width: 1
    using IV38 = BitField<25, 1>;
    constexpr uint32_t IV38_Pos = 25;
    constexpr uint32_t IV38_Msk = IV38::mask;

    /// IV37
    /// Position: 26, Width: 1
    using IV37 = BitField<26, 1>;
    constexpr uint32_t IV37_Pos = 26;
    constexpr uint32_t IV37_Msk = IV37::mask;

    /// IV36
    /// Position: 27, Width: 1
    using IV36 = BitField<27, 1>;
    constexpr uint32_t IV36_Pos = 27;
    constexpr uint32_t IV36_Msk = IV36::mask;

    /// IV35
    /// Position: 28, Width: 1
    using IV35 = BitField<28, 1>;
    constexpr uint32_t IV35_Pos = 28;
    constexpr uint32_t IV35_Msk = IV35::mask;

    /// IV34
    /// Position: 29, Width: 1
    using IV34 = BitField<29, 1>;
    constexpr uint32_t IV34_Pos = 29;
    constexpr uint32_t IV34_Msk = IV34::mask;

    /// IV33
    /// Position: 30, Width: 1
    using IV33 = BitField<30, 1>;
    constexpr uint32_t IV33_Pos = 30;
    constexpr uint32_t IV33_Msk = IV33::mask;

    /// IV32
    /// Position: 31, Width: 1
    using IV32 = BitField<31, 1>;
    constexpr uint32_t IV32_Pos = 31;
    constexpr uint32_t IV32_Msk = IV32::mask;

}  // namespace iv0rr

/// IV1LR - initialization vector
          registers
namespace iv1lr {
    /// IV95
    /// Position: 0, Width: 1
    using IV95 = BitField<0, 1>;
    constexpr uint32_t IV95_Pos = 0;
    constexpr uint32_t IV95_Msk = IV95::mask;

    /// IV94
    /// Position: 1, Width: 1
    using IV94 = BitField<1, 1>;
    constexpr uint32_t IV94_Pos = 1;
    constexpr uint32_t IV94_Msk = IV94::mask;

    /// IV93
    /// Position: 2, Width: 1
    using IV93 = BitField<2, 1>;
    constexpr uint32_t IV93_Pos = 2;
    constexpr uint32_t IV93_Msk = IV93::mask;

    /// IV92
    /// Position: 3, Width: 1
    using IV92 = BitField<3, 1>;
    constexpr uint32_t IV92_Pos = 3;
    constexpr uint32_t IV92_Msk = IV92::mask;

    /// IV91
    /// Position: 4, Width: 1
    using IV91 = BitField<4, 1>;
    constexpr uint32_t IV91_Pos = 4;
    constexpr uint32_t IV91_Msk = IV91::mask;

    /// IV90
    /// Position: 5, Width: 1
    using IV90 = BitField<5, 1>;
    constexpr uint32_t IV90_Pos = 5;
    constexpr uint32_t IV90_Msk = IV90::mask;

    /// IV89
    /// Position: 6, Width: 1
    using IV89 = BitField<6, 1>;
    constexpr uint32_t IV89_Pos = 6;
    constexpr uint32_t IV89_Msk = IV89::mask;

    /// IV88
    /// Position: 7, Width: 1
    using IV88 = BitField<7, 1>;
    constexpr uint32_t IV88_Pos = 7;
    constexpr uint32_t IV88_Msk = IV88::mask;

    /// IV87
    /// Position: 8, Width: 1
    using IV87 = BitField<8, 1>;
    constexpr uint32_t IV87_Pos = 8;
    constexpr uint32_t IV87_Msk = IV87::mask;

    /// IV86
    /// Position: 9, Width: 1
    using IV86 = BitField<9, 1>;
    constexpr uint32_t IV86_Pos = 9;
    constexpr uint32_t IV86_Msk = IV86::mask;

    /// IV85
    /// Position: 10, Width: 1
    using IV85 = BitField<10, 1>;
    constexpr uint32_t IV85_Pos = 10;
    constexpr uint32_t IV85_Msk = IV85::mask;

    /// IV84
    /// Position: 11, Width: 1
    using IV84 = BitField<11, 1>;
    constexpr uint32_t IV84_Pos = 11;
    constexpr uint32_t IV84_Msk = IV84::mask;

    /// IV83
    /// Position: 12, Width: 1
    using IV83 = BitField<12, 1>;
    constexpr uint32_t IV83_Pos = 12;
    constexpr uint32_t IV83_Msk = IV83::mask;

    /// IV82
    /// Position: 13, Width: 1
    using IV82 = BitField<13, 1>;
    constexpr uint32_t IV82_Pos = 13;
    constexpr uint32_t IV82_Msk = IV82::mask;

    /// IV81
    /// Position: 14, Width: 1
    using IV81 = BitField<14, 1>;
    constexpr uint32_t IV81_Pos = 14;
    constexpr uint32_t IV81_Msk = IV81::mask;

    /// IV80
    /// Position: 15, Width: 1
    using IV80 = BitField<15, 1>;
    constexpr uint32_t IV80_Pos = 15;
    constexpr uint32_t IV80_Msk = IV80::mask;

    /// IV79
    /// Position: 16, Width: 1
    using IV79 = BitField<16, 1>;
    constexpr uint32_t IV79_Pos = 16;
    constexpr uint32_t IV79_Msk = IV79::mask;

    /// IV78
    /// Position: 17, Width: 1
    using IV78 = BitField<17, 1>;
    constexpr uint32_t IV78_Pos = 17;
    constexpr uint32_t IV78_Msk = IV78::mask;

    /// IV77
    /// Position: 18, Width: 1
    using IV77 = BitField<18, 1>;
    constexpr uint32_t IV77_Pos = 18;
    constexpr uint32_t IV77_Msk = IV77::mask;

    /// IV76
    /// Position: 19, Width: 1
    using IV76 = BitField<19, 1>;
    constexpr uint32_t IV76_Pos = 19;
    constexpr uint32_t IV76_Msk = IV76::mask;

    /// IV75
    /// Position: 20, Width: 1
    using IV75 = BitField<20, 1>;
    constexpr uint32_t IV75_Pos = 20;
    constexpr uint32_t IV75_Msk = IV75::mask;

    /// IV74
    /// Position: 21, Width: 1
    using IV74 = BitField<21, 1>;
    constexpr uint32_t IV74_Pos = 21;
    constexpr uint32_t IV74_Msk = IV74::mask;

    /// IV73
    /// Position: 22, Width: 1
    using IV73 = BitField<22, 1>;
    constexpr uint32_t IV73_Pos = 22;
    constexpr uint32_t IV73_Msk = IV73::mask;

    /// IV72
    /// Position: 23, Width: 1
    using IV72 = BitField<23, 1>;
    constexpr uint32_t IV72_Pos = 23;
    constexpr uint32_t IV72_Msk = IV72::mask;

    /// IV71
    /// Position: 24, Width: 1
    using IV71 = BitField<24, 1>;
    constexpr uint32_t IV71_Pos = 24;
    constexpr uint32_t IV71_Msk = IV71::mask;

    /// IV70
    /// Position: 25, Width: 1
    using IV70 = BitField<25, 1>;
    constexpr uint32_t IV70_Pos = 25;
    constexpr uint32_t IV70_Msk = IV70::mask;

    /// IV69
    /// Position: 26, Width: 1
    using IV69 = BitField<26, 1>;
    constexpr uint32_t IV69_Pos = 26;
    constexpr uint32_t IV69_Msk = IV69::mask;

    /// IV68
    /// Position: 27, Width: 1
    using IV68 = BitField<27, 1>;
    constexpr uint32_t IV68_Pos = 27;
    constexpr uint32_t IV68_Msk = IV68::mask;

    /// IV67
    /// Position: 28, Width: 1
    using IV67 = BitField<28, 1>;
    constexpr uint32_t IV67_Pos = 28;
    constexpr uint32_t IV67_Msk = IV67::mask;

    /// IV66
    /// Position: 29, Width: 1
    using IV66 = BitField<29, 1>;
    constexpr uint32_t IV66_Pos = 29;
    constexpr uint32_t IV66_Msk = IV66::mask;

    /// IV65
    /// Position: 30, Width: 1
    using IV65 = BitField<30, 1>;
    constexpr uint32_t IV65_Pos = 30;
    constexpr uint32_t IV65_Msk = IV65::mask;

    /// IV64
    /// Position: 31, Width: 1
    using IV64 = BitField<31, 1>;
    constexpr uint32_t IV64_Pos = 31;
    constexpr uint32_t IV64_Msk = IV64::mask;

}  // namespace iv1lr

/// IV1RR - initialization vector
          registers
namespace iv1rr {
    /// IV127
    /// Position: 0, Width: 1
    using IV127 = BitField<0, 1>;
    constexpr uint32_t IV127_Pos = 0;
    constexpr uint32_t IV127_Msk = IV127::mask;

    /// IV126
    /// Position: 1, Width: 1
    using IV126 = BitField<1, 1>;
    constexpr uint32_t IV126_Pos = 1;
    constexpr uint32_t IV126_Msk = IV126::mask;

    /// IV125
    /// Position: 2, Width: 1
    using IV125 = BitField<2, 1>;
    constexpr uint32_t IV125_Pos = 2;
    constexpr uint32_t IV125_Msk = IV125::mask;

    /// IV124
    /// Position: 3, Width: 1
    using IV124 = BitField<3, 1>;
    constexpr uint32_t IV124_Pos = 3;
    constexpr uint32_t IV124_Msk = IV124::mask;

    /// IV123
    /// Position: 4, Width: 1
    using IV123 = BitField<4, 1>;
    constexpr uint32_t IV123_Pos = 4;
    constexpr uint32_t IV123_Msk = IV123::mask;

    /// IV122
    /// Position: 5, Width: 1
    using IV122 = BitField<5, 1>;
    constexpr uint32_t IV122_Pos = 5;
    constexpr uint32_t IV122_Msk = IV122::mask;

    /// IV121
    /// Position: 6, Width: 1
    using IV121 = BitField<6, 1>;
    constexpr uint32_t IV121_Pos = 6;
    constexpr uint32_t IV121_Msk = IV121::mask;

    /// IV120
    /// Position: 7, Width: 1
    using IV120 = BitField<7, 1>;
    constexpr uint32_t IV120_Pos = 7;
    constexpr uint32_t IV120_Msk = IV120::mask;

    /// IV119
    /// Position: 8, Width: 1
    using IV119 = BitField<8, 1>;
    constexpr uint32_t IV119_Pos = 8;
    constexpr uint32_t IV119_Msk = IV119::mask;

    /// IV118
    /// Position: 9, Width: 1
    using IV118 = BitField<9, 1>;
    constexpr uint32_t IV118_Pos = 9;
    constexpr uint32_t IV118_Msk = IV118::mask;

    /// IV117
    /// Position: 10, Width: 1
    using IV117 = BitField<10, 1>;
    constexpr uint32_t IV117_Pos = 10;
    constexpr uint32_t IV117_Msk = IV117::mask;

    /// IV116
    /// Position: 11, Width: 1
    using IV116 = BitField<11, 1>;
    constexpr uint32_t IV116_Pos = 11;
    constexpr uint32_t IV116_Msk = IV116::mask;

    /// IV115
    /// Position: 12, Width: 1
    using IV115 = BitField<12, 1>;
    constexpr uint32_t IV115_Pos = 12;
    constexpr uint32_t IV115_Msk = IV115::mask;

    /// IV114
    /// Position: 13, Width: 1
    using IV114 = BitField<13, 1>;
    constexpr uint32_t IV114_Pos = 13;
    constexpr uint32_t IV114_Msk = IV114::mask;

    /// IV113
    /// Position: 14, Width: 1
    using IV113 = BitField<14, 1>;
    constexpr uint32_t IV113_Pos = 14;
    constexpr uint32_t IV113_Msk = IV113::mask;

    /// IV112
    /// Position: 15, Width: 1
    using IV112 = BitField<15, 1>;
    constexpr uint32_t IV112_Pos = 15;
    constexpr uint32_t IV112_Msk = IV112::mask;

    /// IV111
    /// Position: 16, Width: 1
    using IV111 = BitField<16, 1>;
    constexpr uint32_t IV111_Pos = 16;
    constexpr uint32_t IV111_Msk = IV111::mask;

    /// IV110
    /// Position: 17, Width: 1
    using IV110 = BitField<17, 1>;
    constexpr uint32_t IV110_Pos = 17;
    constexpr uint32_t IV110_Msk = IV110::mask;

    /// IV109
    /// Position: 18, Width: 1
    using IV109 = BitField<18, 1>;
    constexpr uint32_t IV109_Pos = 18;
    constexpr uint32_t IV109_Msk = IV109::mask;

    /// IV108
    /// Position: 19, Width: 1
    using IV108 = BitField<19, 1>;
    constexpr uint32_t IV108_Pos = 19;
    constexpr uint32_t IV108_Msk = IV108::mask;

    /// IV107
    /// Position: 20, Width: 1
    using IV107 = BitField<20, 1>;
    constexpr uint32_t IV107_Pos = 20;
    constexpr uint32_t IV107_Msk = IV107::mask;

    /// IV106
    /// Position: 21, Width: 1
    using IV106 = BitField<21, 1>;
    constexpr uint32_t IV106_Pos = 21;
    constexpr uint32_t IV106_Msk = IV106::mask;

    /// IV105
    /// Position: 22, Width: 1
    using IV105 = BitField<22, 1>;
    constexpr uint32_t IV105_Pos = 22;
    constexpr uint32_t IV105_Msk = IV105::mask;

    /// IV104
    /// Position: 23, Width: 1
    using IV104 = BitField<23, 1>;
    constexpr uint32_t IV104_Pos = 23;
    constexpr uint32_t IV104_Msk = IV104::mask;

    /// IV103
    /// Position: 24, Width: 1
    using IV103 = BitField<24, 1>;
    constexpr uint32_t IV103_Pos = 24;
    constexpr uint32_t IV103_Msk = IV103::mask;

    /// IV102
    /// Position: 25, Width: 1
    using IV102 = BitField<25, 1>;
    constexpr uint32_t IV102_Pos = 25;
    constexpr uint32_t IV102_Msk = IV102::mask;

    /// IV101
    /// Position: 26, Width: 1
    using IV101 = BitField<26, 1>;
    constexpr uint32_t IV101_Pos = 26;
    constexpr uint32_t IV101_Msk = IV101::mask;

    /// IV100
    /// Position: 27, Width: 1
    using IV100 = BitField<27, 1>;
    constexpr uint32_t IV100_Pos = 27;
    constexpr uint32_t IV100_Msk = IV100::mask;

    /// IV99
    /// Position: 28, Width: 1
    using IV99 = BitField<28, 1>;
    constexpr uint32_t IV99_Pos = 28;
    constexpr uint32_t IV99_Msk = IV99::mask;

    /// IV98
    /// Position: 29, Width: 1
    using IV98 = BitField<29, 1>;
    constexpr uint32_t IV98_Pos = 29;
    constexpr uint32_t IV98_Msk = IV98::mask;

    /// IV97
    /// Position: 30, Width: 1
    using IV97 = BitField<30, 1>;
    constexpr uint32_t IV97_Pos = 30;
    constexpr uint32_t IV97_Msk = IV97::mask;

    /// IV96
    /// Position: 31, Width: 1
    using IV96 = BitField<31, 1>;
    constexpr uint32_t IV96_Pos = 31;
    constexpr uint32_t IV96_Msk = IV96::mask;

}  // namespace iv1rr

/// CSGCMCCM0R - context swap register
namespace csgcmccm0r {
    /// CSGCMCCM0R
    /// Position: 0, Width: 32
    using CSGCMCCM0R = BitField<0, 32>;
    constexpr uint32_t CSGCMCCM0R_Pos = 0;
    constexpr uint32_t CSGCMCCM0R_Msk = CSGCMCCM0R::mask;

}  // namespace csgcmccm0r

/// CSGCMCCM1R - context swap register
namespace csgcmccm1r {
    /// CSGCMCCM1R
    /// Position: 0, Width: 32
    using CSGCMCCM1R = BitField<0, 32>;
    constexpr uint32_t CSGCMCCM1R_Pos = 0;
    constexpr uint32_t CSGCMCCM1R_Msk = CSGCMCCM1R::mask;

}  // namespace csgcmccm1r

/// CSGCMCCM2R - context swap register
namespace csgcmccm2r {
    /// CSGCMCCM2R
    /// Position: 0, Width: 32
    using CSGCMCCM2R = BitField<0, 32>;
    constexpr uint32_t CSGCMCCM2R_Pos = 0;
    constexpr uint32_t CSGCMCCM2R_Msk = CSGCMCCM2R::mask;

}  // namespace csgcmccm2r

/// CSGCMCCM3R - context swap register
namespace csgcmccm3r {
    /// CSGCMCCM3R
    /// Position: 0, Width: 32
    using CSGCMCCM3R = BitField<0, 32>;
    constexpr uint32_t CSGCMCCM3R_Pos = 0;
    constexpr uint32_t CSGCMCCM3R_Msk = CSGCMCCM3R::mask;

}  // namespace csgcmccm3r

/// CSGCMCCM4R - context swap register
namespace csgcmccm4r {
    /// CSGCMCCM4R
    /// Position: 0, Width: 32
    using CSGCMCCM4R = BitField<0, 32>;
    constexpr uint32_t CSGCMCCM4R_Pos = 0;
    constexpr uint32_t CSGCMCCM4R_Msk = CSGCMCCM4R::mask;

}  // namespace csgcmccm4r

/// CSGCMCCM5R - context swap register
namespace csgcmccm5r {
    /// CSGCMCCM5R
    /// Position: 0, Width: 32
    using CSGCMCCM5R = BitField<0, 32>;
    constexpr uint32_t CSGCMCCM5R_Pos = 0;
    constexpr uint32_t CSGCMCCM5R_Msk = CSGCMCCM5R::mask;

}  // namespace csgcmccm5r

/// CSGCMCCM6R - context swap register
namespace csgcmccm6r {
    /// CSGCMCCM6R
    /// Position: 0, Width: 32
    using CSGCMCCM6R = BitField<0, 32>;
    constexpr uint32_t CSGCMCCM6R_Pos = 0;
    constexpr uint32_t CSGCMCCM6R_Msk = CSGCMCCM6R::mask;

}  // namespace csgcmccm6r

/// CSGCMCCM7R - context swap register
namespace csgcmccm7r {
    /// CSGCMCCM7R
    /// Position: 0, Width: 32
    using CSGCMCCM7R = BitField<0, 32>;
    constexpr uint32_t CSGCMCCM7R_Pos = 0;
    constexpr uint32_t CSGCMCCM7R_Msk = CSGCMCCM7R::mask;

}  // namespace csgcmccm7r

/// CSGCM0R - context swap register
namespace csgcm0r {
    /// CSGCM0R
    /// Position: 0, Width: 32
    using CSGCM0R = BitField<0, 32>;
    constexpr uint32_t CSGCM0R_Pos = 0;
    constexpr uint32_t CSGCM0R_Msk = CSGCM0R::mask;

}  // namespace csgcm0r

/// CSGCM1R - context swap register
namespace csgcm1r {
    /// CSGCM1R
    /// Position: 0, Width: 32
    using CSGCM1R = BitField<0, 32>;
    constexpr uint32_t CSGCM1R_Pos = 0;
    constexpr uint32_t CSGCM1R_Msk = CSGCM1R::mask;

}  // namespace csgcm1r

/// CSGCM2R - context swap register
namespace csgcm2r {
    /// CSGCM2R
    /// Position: 0, Width: 32
    using CSGCM2R = BitField<0, 32>;
    constexpr uint32_t CSGCM2R_Pos = 0;
    constexpr uint32_t CSGCM2R_Msk = CSGCM2R::mask;

}  // namespace csgcm2r

/// CSGCM3R - context swap register
namespace csgcm3r {
    /// CSGCM3R
    /// Position: 0, Width: 32
    using CSGCM3R = BitField<0, 32>;
    constexpr uint32_t CSGCM3R_Pos = 0;
    constexpr uint32_t CSGCM3R_Msk = CSGCM3R::mask;

}  // namespace csgcm3r

/// CSGCM4R - context swap register
namespace csgcm4r {
    /// CSGCM4R
    /// Position: 0, Width: 32
    using CSGCM4R = BitField<0, 32>;
    constexpr uint32_t CSGCM4R_Pos = 0;
    constexpr uint32_t CSGCM4R_Msk = CSGCM4R::mask;

}  // namespace csgcm4r

/// CSGCM5R - context swap register
namespace csgcm5r {
    /// CSGCM5R
    /// Position: 0, Width: 32
    using CSGCM5R = BitField<0, 32>;
    constexpr uint32_t CSGCM5R_Pos = 0;
    constexpr uint32_t CSGCM5R_Msk = CSGCM5R::mask;

}  // namespace csgcm5r

/// CSGCM6R - context swap register
namespace csgcm6r {
    /// CSGCM6R
    /// Position: 0, Width: 32
    using CSGCM6R = BitField<0, 32>;
    constexpr uint32_t CSGCM6R_Pos = 0;
    constexpr uint32_t CSGCM6R_Msk = CSGCM6R::mask;

}  // namespace csgcm6r

/// CSGCM7R - context swap register
namespace csgcm7r {
    /// CSGCM7R
    /// Position: 0, Width: 32
    using CSGCM7R = BitField<0, 32>;
    constexpr uint32_t CSGCM7R_Pos = 0;
    constexpr uint32_t CSGCM7R_Msk = CSGCM7R::mask;

}  // namespace csgcm7r

}  // namespace alloy::hal::st::stm32f4::stm32f407::cryp
