// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fft_top_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        outD_0_din,
        outD_0_full_n,
        outD_0_write,
        outD_0_num_data_valid,
        outD_0_fifo_cap,
        outD_1_din,
        outD_1_full_n,
        outD_1_write,
        outD_1_num_data_valid,
        outD_1_fifo_cap,
        p_digitReseversedOutputBuff_M_real_0_address0,
        p_digitReseversedOutputBuff_M_real_0_ce0,
        p_digitReseversedOutputBuff_M_real_0_q0,
        p_digitReseversedOutputBuff_M_real_1_address0,
        p_digitReseversedOutputBuff_M_real_1_ce0,
        p_digitReseversedOutputBuff_M_real_1_q0,
        p_digitReseversedOutputBuff_M_imag_0_address0,
        p_digitReseversedOutputBuff_M_imag_0_ce0,
        p_digitReseversedOutputBuff_M_imag_0_q0,
        p_digitReseversedOutputBuff_M_imag_1_address0,
        p_digitReseversedOutputBuff_M_imag_1_ce0,
        p_digitReseversedOutputBuff_M_imag_1_q0
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] outD_0_din;
input   outD_0_full_n;
output   outD_0_write;
input  [4:0] outD_0_num_data_valid;
input  [4:0] outD_0_fifo_cap;
output  [31:0] outD_1_din;
input   outD_1_full_n;
output   outD_1_write;
input  [4:0] outD_1_num_data_valid;
input  [4:0] outD_1_fifo_cap;
output  [8:0] p_digitReseversedOutputBuff_M_real_0_address0;
output   p_digitReseversedOutputBuff_M_real_0_ce0;
input  [15:0] p_digitReseversedOutputBuff_M_real_0_q0;
output  [8:0] p_digitReseversedOutputBuff_M_real_1_address0;
output   p_digitReseversedOutputBuff_M_real_1_ce0;
input  [15:0] p_digitReseversedOutputBuff_M_real_1_q0;
output  [8:0] p_digitReseversedOutputBuff_M_imag_0_address0;
output   p_digitReseversedOutputBuff_M_imag_0_ce0;
input  [15:0] p_digitReseversedOutputBuff_M_imag_0_q0;
output  [8:0] p_digitReseversedOutputBuff_M_imag_1_address0;
output   p_digitReseversedOutputBuff_M_imag_1_ce0;
input  [15:0] p_digitReseversedOutputBuff_M_imag_1_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg outD_0_write;
reg outD_1_write;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln319_fu_200_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_block_pp0_stage0_subdone_grp1_done_reg;
reg    ap_block_pp0_stage0_subdone_grp1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage0_subdone_grp2_done_reg;
reg    ap_block_pp0_stage0_subdone_grp2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_block_pp0_stage0_11001;
reg    outD_0_blk_n;
wire    ap_block_pp0_stage0_grp1;
reg    outD_1_blk_n;
wire    ap_block_pp0_stage0_grp2;
reg   [8:0] r_222_reg_124;
wire   [0:0] offset_fu_142_p3;
reg   [0:0] offset_reg_250;
wire   [8:0] r_fu_194_p2;
reg   [8:0] r_reg_278;
reg   [0:0] icmp_ln319_reg_283;
reg   [0:0] icmp_ln319_reg_283_pp0_iter1_reg;
wire   [15:0] temp_M_real_3_fu_206_p3;
reg   [15:0] temp_M_real_3_reg_287;
wire   [15:0] temp_M_real_2_fu_213_p3;
reg   [15:0] temp_M_real_2_reg_292;
wire   [15:0] temp_M_imag_3_fu_220_p3;
reg   [15:0] temp_M_imag_3_reg_297;
wire   [15:0] temp_M_imag_2_fu_227_p3;
reg   [15:0] temp_M_imag_2_reg_302;
reg    ap_enable_reg_pp0_iter1;
reg   [8:0] ap_phi_mux_r_222_phi_fu_128_p6;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln344_fu_168_p1;
wire   [63:0] zext_ln344_1_fu_188_p1;
reg    ap_block_pp0_stage0_01001_grp1;
reg    ap_block_pp0_stage0_11001_grp1;
reg    ap_block_pp0_stage0_01001_grp2;
reg    ap_block_pp0_stage0_11001_grp2;
reg    p_digitReseversedOutputBuff_M_real_0_ce0_local;
reg    p_digitReseversedOutputBuff_M_imag_0_ce0_local;
reg    p_digitReseversedOutputBuff_M_real_1_ce0_local;
reg    p_digitReseversedOutputBuff_M_imag_1_ce0_local;
wire   [9:0] zext_ln312_fu_138_p1;
reg   [7:0] tmp_fu_150_p4;
wire   [8:0] out_r_fu_160_p3;
wire   [0:0] xor_ln342_fu_174_p2;
wire   [8:0] out_r_1_fu_180_p3;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_151;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_block_pp0_stage0_subdone_grp1_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp2_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp1)) begin
            ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp2_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp2_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp2)) begin
            ap_block_pp0_stage0_subdone_grp2_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln319_reg_283 == 1'd0))) begin
        r_222_reg_124 <= r_reg_278;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln319_reg_283 == 1'd1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        r_222_reg_124 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln319_reg_283 <= icmp_ln319_fu_200_p2;
        icmp_ln319_reg_283_pp0_iter1_reg <= icmp_ln319_reg_283;
        offset_reg_250 <= zext_ln312_fu_138_p1[32'd8];
        temp_M_imag_2_reg_302 <= temp_M_imag_2_fu_227_p3;
        temp_M_imag_3_reg_297 <= temp_M_imag_3_fu_220_p3;
        temp_M_real_2_reg_292 <= temp_M_real_2_fu_213_p3;
        temp_M_real_3_reg_287 <= temp_M_real_3_fu_206_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r_reg_278 <= r_fu_194_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln319_reg_283_pp0_iter1_reg == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_151)) begin
        if ((icmp_ln319_reg_283 == 1'd1)) begin
            ap_phi_mux_r_222_phi_fu_128_p6 = 9'd0;
        end else if ((icmp_ln319_reg_283 == 1'd0)) begin
            ap_phi_mux_r_222_phi_fu_128_p6 = r_reg_278;
        end else begin
            ap_phi_mux_r_222_phi_fu_128_p6 = r_222_reg_124;
        end
    end else begin
        ap_phi_mux_r_222_phi_fu_128_p6 = r_222_reg_124;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln319_fu_200_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg))) begin
        outD_0_blk_n = outD_0_full_n;
    end else begin
        outD_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        outD_0_write = 1'b1;
    end else begin
        outD_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage0_grp2))) begin
        outD_1_blk_n = outD_1_full_n;
    end else begin
        outD_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp2))) begin
        outD_1_write = 1'b1;
    end else begin
        outD_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_digitReseversedOutputBuff_M_imag_0_ce0_local = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_M_imag_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_digitReseversedOutputBuff_M_imag_1_ce0_local = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_M_imag_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_digitReseversedOutputBuff_M_real_0_ce0_local = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_M_real_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_digitReseversedOutputBuff_M_real_1_ce0_local = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_M_real_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (outD_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_01001_grp2 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg) & (outD_1_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (((1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg) & (outD_1_full_n == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (outD_0_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (outD_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp2 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg) & (outD_1_full_n == 1'b0));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter2 == 1'b1) & (((1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg) & (outD_1_full_n == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (outD_0_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp1 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (outD_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp2 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg) & (outD_1_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_151 = ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign icmp_ln319_fu_200_p2 = ((ap_phi_mux_r_222_phi_fu_128_p6 == 9'd511) ? 1'b1 : 1'b0);

assign offset_fu_142_p3 = zext_ln312_fu_138_p1[32'd8];

assign outD_0_din = {{temp_M_imag_2_reg_302}, {temp_M_real_2_reg_292}};

assign outD_1_din = {{temp_M_imag_3_reg_297}, {temp_M_real_3_reg_287}};

assign out_r_1_fu_180_p3 = {{xor_ln342_fu_174_p2}, {tmp_fu_150_p4}};

assign out_r_fu_160_p3 = {{offset_fu_142_p3}, {tmp_fu_150_p4}};

assign p_digitReseversedOutputBuff_M_imag_0_address0 = zext_ln344_fu_168_p1;

assign p_digitReseversedOutputBuff_M_imag_0_ce0 = p_digitReseversedOutputBuff_M_imag_0_ce0_local;

assign p_digitReseversedOutputBuff_M_imag_1_address0 = zext_ln344_1_fu_188_p1;

assign p_digitReseversedOutputBuff_M_imag_1_ce0 = p_digitReseversedOutputBuff_M_imag_1_ce0_local;

assign p_digitReseversedOutputBuff_M_real_0_address0 = zext_ln344_fu_168_p1;

assign p_digitReseversedOutputBuff_M_real_0_ce0 = p_digitReseversedOutputBuff_M_real_0_ce0_local;

assign p_digitReseversedOutputBuff_M_real_1_address0 = zext_ln344_1_fu_188_p1;

assign p_digitReseversedOutputBuff_M_real_1_ce0 = p_digitReseversedOutputBuff_M_real_1_ce0_local;

assign r_fu_194_p2 = (ap_phi_mux_r_222_phi_fu_128_p6 + 9'd1);

assign temp_M_imag_2_fu_227_p3 = ((offset_reg_250[0:0] == 1'b1) ? p_digitReseversedOutputBuff_M_imag_1_q0 : p_digitReseversedOutputBuff_M_imag_0_q0);

assign temp_M_imag_3_fu_220_p3 = ((offset_reg_250[0:0] == 1'b1) ? p_digitReseversedOutputBuff_M_imag_0_q0 : p_digitReseversedOutputBuff_M_imag_1_q0);

assign temp_M_real_2_fu_213_p3 = ((offset_reg_250[0:0] == 1'b1) ? p_digitReseversedOutputBuff_M_real_1_q0 : p_digitReseversedOutputBuff_M_real_0_q0);

assign temp_M_real_3_fu_206_p3 = ((offset_reg_250[0:0] == 1'b1) ? p_digitReseversedOutputBuff_M_real_0_q0 : p_digitReseversedOutputBuff_M_real_1_q0);

integer ap_tvar_int_0;

always @ (ap_phi_mux_r_222_phi_fu_128_p6) begin
    for (ap_tvar_int_0 = 8 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 7 - 0) begin
            tmp_fu_150_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_fu_150_p4[ap_tvar_int_0] = ap_phi_mux_r_222_phi_fu_128_p6[7 - ap_tvar_int_0];
        end
    end
end

assign xor_ln342_fu_174_p2 = (offset_fu_142_p3 ^ 1'd1);

assign zext_ln312_fu_138_p1 = ap_phi_mux_r_222_phi_fu_128_p6;

assign zext_ln344_1_fu_188_p1 = out_r_1_fu_180_p3;

assign zext_ln344_fu_168_p1 = out_r_fu_160_p3;

endmodule //fft_top_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s
