# verilog-axi-formal

Formal verification for [alexforencich/verilog-axi](https://github.com/alexforencich/verilog-axi) using [SymbiYosys](https://github.com/YosysHQ/SymbiYosys)

Simple usage:

```bash
cd formal
make axil_ram
```





