#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000228c9c02890 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000228c9b653b0 .scope module, "decoder32" "decoder32" 3 1;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 5 "select";
    .port_info 2 /INPUT 1 "enable";
v00000228c9c02220_0 .net *"_ivl_0", 31 0, L_00000228c9c6b100;  1 drivers
L_00000228c9c6bae8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000228c9c018c0_0 .net *"_ivl_3", 30 0, L_00000228c9c6bae8;  1 drivers
o00000228c9c0a248 .functor BUFZ 1, C4<z>; HiZ drive
v00000228c9c01dc0_0 .net "enable", 0 0, o00000228c9c0a248;  0 drivers
v00000228c9c01e60_0 .net "out", 31 0, L_00000228c9c69bc0;  1 drivers
o00000228c9c0a2a8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000228c9c01f00_0 .net "select", 4 0, o00000228c9c0a2a8;  0 drivers
L_00000228c9c6b100 .concat [ 1 31 0 0], o00000228c9c0a248, L_00000228c9c6bae8;
L_00000228c9c69bc0 .shift/l 32, L_00000228c9c6b100, o00000228c9c0a2a8;
S_00000228c9b65540 .scope module, "tb_processor" "tb_processor" 4 3;
 .timescale -9 -12;
v00000228c9c68520_0 .var "clock", 0 0;
v00000228c9c68660_0 .var "reset", 0 0;
S_00000228c9b59270 .scope module, "uut" "processor" 4 8, 5 1 0, S_00000228c9b65540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
L_00000228c9b6f100 .functor OR 1, L_00000228c9c69c60, L_00000228c9c6b4c0, C4<0>, C4<0>;
L_00000228c9b6f1e0 .functor AND 1, L_00000228c9c69f80, L_00000228c9b6f100, C4<1>, C4<1>;
L_00000228c9b6f330 .functor AND 1, v00000228c9c5cf90_0, L_00000228c9b6f1e0, C4<1>, C4<1>;
L_00000228c9b6f480 .functor BUFZ 5, v00000228c9c5dd80_0, C4<00000>, C4<00000>, C4<00000>;
v00000228c9c5b730_0 .net "ALUinB", 0 0, v00000228c9b91850_0;  1 drivers
v00000228c9c5b9b0_0 .net "ALUop", 3 0, v00000228c9b91ad0_0;  1 drivers
v00000228c9c5bcd0_0 .var "DX_ALUinB", 0 0;
v00000228c9c5c270_0 .var "DX_ALUop", 3 0;
v00000228c9c5ba50_0 .var "DX_PC", 31 0;
v00000228c9c5ce50_0 .var "DX_RWE", 0 0;
v00000228c9c5baf0_0 .var "DX_dataA", 31 0;
v00000228c9c5bc30_0 .var "DX_dataB", 31 0;
v00000228c9c5bd70_0 .var "DX_func3", 2 0;
v00000228c9c5be10_0 .var "DX_imm", 31 0;
v00000228c9c5c770_0 .var "DX_immB", 31 0;
v00000228c9c5beb0_0 .var "DX_immJ", 31 0;
v00000228c9c5c8b0_0 .var "DX_immS", 31 0;
v00000228c9c5cef0_0 .var "DX_immU", 31 0;
v00000228c9c5bff0_0 .var "DX_inst", 31 0;
v00000228c9c5c090_0 .var "DX_isABranch", 0 0;
v00000228c9c5c450_0 .var "DX_isAuipc", 0 0;
v00000228c9c5c130_0 .var "DX_isJal", 0 0;
v00000228c9c5cb30_0 .var "DX_isJalr", 0 0;
v00000228c9c5cf90_0 .var "DX_isLoad", 0 0;
v00000228c9c5c1d0_0 .var "DX_isLui", 0 0;
v00000228c9c5c6d0_0 .var "DX_isStore", 0 0;
v00000228c9c5c3b0_0 .var "DX_prediction", 0 0;
v00000228c9c5ca90_0 .var "DX_rd", 4 0;
v00000228c9c5d030_0 .var "DX_src1", 4 0;
v00000228c9c5c310_0 .var "DX_src2", 4 0;
v00000228c9c5c4f0_0 .var "DX_target", 31 0;
v00000228c9c5cc70_0 .var "EX_mispredict", 0 0;
v00000228c9c5c590_0 .var "EX_target", 31 0;
v00000228c9c5c630_0 .var "FD_PC", 31 0;
v00000228c9c5cbd0_0 .var "FD_inst", 31 0;
v00000228c9c5cd10_0 .var "FD_prediction", 0 0;
v00000228c9c5dc40_0 .var "FD_target", 31 0;
v00000228c9c5efa0_0 .var "MW_ALURESULT", 31 0;
v00000228c9c5e820_0 .var "MW_PC", 31 0;
v00000228c9c5edc0_0 .var "MW_RWE", 0 0;
v00000228c9c5ed20_0 .var "MW_auipcResult", 31 0;
v00000228c9c5dba0_0 .var "MW_dataA", 31 0;
v00000228c9c5d600_0 .var "MW_dataB", 31 0;
v00000228c9c5e1e0_0 .var "MW_dmemOut", 31 0;
v00000228c9c5e280_0 .var "MW_imm", 31 0;
v00000228c9c5d7e0_0 .var "MW_immU", 31 0;
v00000228c9c5d880_0 .var "MW_inst", 31 0;
v00000228c9c5dce0_0 .var "MW_isABranch", 0 0;
v00000228c9c5d9c0_0 .var "MW_isAuipc", 0 0;
v00000228c9c5e140_0 .var "MW_isJal", 0 0;
v00000228c9c5db00_0 .var "MW_isJalr", 0 0;
v00000228c9c5e3c0_0 .var "MW_isLoad", 0 0;
v00000228c9c5e320_0 .var "MW_isLui", 0 0;
v00000228c9c5d920_0 .var "MW_isStore", 0 0;
v00000228c9c5dd80_0 .var "MW_rd", 4 0;
v00000228c9c5e460_0 .var "MW_src1", 4 0;
v00000228c9c5da60_0 .var "MW_src2", 4 0;
v00000228c9c5e960_0 .var "MW_taken", 0 0;
v00000228c9c5e5a0_0 .var "PC", 31 0;
v00000228c9c5e500_0 .var "PCplus4", 31 0;
v00000228c9c5ee60_0 .net "RWE", 0 0, v00000228c9b921b0_0;  1 drivers
v00000228c9c5de20_0 .net "WB_destination", 4 0, L_00000228c9b6f480;  1 drivers
v00000228c9c5ef00_0 .var "XM_ALURESULT", 31 0;
v00000228c9c5dec0_0 .var "XM_PC", 31 0;
v00000228c9c5f040_0 .var "XM_RWE", 0 0;
v00000228c9c5e8c0_0 .var "XM_auipcResult", 31 0;
v00000228c9c5ea00_0 .var "XM_dataA", 31 0;
v00000228c9c5eaa0_0 .var "XM_dataB", 31 0;
v00000228c9c5df60_0 .var "XM_func3", 2 0;
v00000228c9c5e000_0 .var "XM_imm", 31 0;
v00000228c9c5e640_0 .var "XM_immU", 31 0;
v00000228c9c5f0e0_0 .var "XM_inst", 31 0;
v00000228c9c5f180_0 .var "XM_isABranch", 0 0;
v00000228c9c5d2e0_0 .var "XM_isAuipc", 0 0;
v00000228c9c5e6e0_0 .var "XM_isJal", 0 0;
v00000228c9c5e780_0 .var "XM_isJalr", 0 0;
v00000228c9c5eb40_0 .var "XM_isLoad", 0 0;
v00000228c9c5e0a0_0 .var "XM_isLui", 0 0;
v00000228c9c5d380_0 .var "XM_isStore", 0 0;
v00000228c9c5ebe0_0 .var "XM_rd", 4 0;
v00000228c9c5ec80_0 .var "XM_src1", 4 0;
v00000228c9c5d420_0 .var "XM_src2", 4 0;
v00000228c9c5d4c0_0 .var "XM_taken", 0 0;
v00000228c9c5d560_0 .net *"_ivl_11", 0 0, L_00000228c9b6f100;  1 drivers
v00000228c9c5d6a0_0 .net *"_ivl_13", 0 0, L_00000228c9b6f1e0;  1 drivers
L_00000228c9c6bbc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000228c9c5d740_0 .net/2u *"_ivl_2", 4 0, L_00000228c9c6bbc0;  1 drivers
v00000228c9c67580_0 .net *"_ivl_4", 0 0, L_00000228c9c69f80;  1 drivers
v00000228c9c678a0_0 .net *"_ivl_6", 0 0, L_00000228c9c69c60;  1 drivers
v00000228c9c68840_0 .net *"_ivl_8", 0 0, L_00000228c9c6b4c0;  1 drivers
v00000228c9c68f20_0 .net "aluResult", 31 0, v00000228c9c00920_0;  1 drivers
v00000228c9c67620_0 .var "auipcResult", 31 0;
v00000228c9c67440_0 .var "branchTarget", 31 0;
v00000228c9c683e0_0 .net "clock", 0 0, v00000228c9c68520_0;  1 drivers
v00000228c9c674e0_0 .net "dataIn", 31 0, L_00000228c9c6a2a0;  1 drivers
v00000228c9c68700_0 .net "dataOut", 31 0, v00000228c9c01280_0;  1 drivers
v00000228c9c688e0_0 .net "data_readRegA", 31 0, v00000228c9c007e0_0;  1 drivers
v00000228c9c69100_0 .net "data_readRegB", 31 0, v00000228c9b92570_0;  1 drivers
v00000228c9c68fc0_0 .var "data_writeReg", 31 0;
v00000228c9c68160_0 .net "dest", 4 0, v00000228c9c5bf50_0;  1 drivers
L_00000228c9c6bb30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000228c9c676c0_0 .net "dir_pred", 0 0, L_00000228c9c6bb30;  1 drivers
v00000228c9c67b20_0 .var "forwardA", 1 0;
v00000228c9c682a0_0 .var "forwardB", 1 0;
v00000228c9c687a0_0 .var "forwardC", 0 0;
v00000228c9c68980_0 .var "func3", 2 0;
v00000228c9c69060_0 .var "func7", 6 0;
v00000228c9c68480_0 .var "imm_B", 31 0;
v00000228c9c67c60_0 .var "imm_I", 31 0;
v00000228c9c68a20_0 .var "imm_J", 31 0;
v00000228c9c68ac0_0 .var "imm_S", 31 0;
v00000228c9c68ca0_0 .var "imm_U", 31 0;
v00000228c9c691a0_0 .net "instruction", 31 0, v00000228c9c01c80_0;  1 drivers
v00000228c9c67760_0 .net "isABranch", 0 0, v00000228c9c5c950_0;  1 drivers
v00000228c9c67940_0 .net "isAuipc", 0 0, v00000228c9c5d0d0_0;  1 drivers
v00000228c9c68b60_0 .net "isJal", 0 0, v00000228c9c5c9f0_0;  1 drivers
v00000228c9c67300_0 .net "isJalr", 0 0, v00000228c9c5bb90_0;  1 drivers
v00000228c9c67800_0 .net "isLoad", 0 0, v00000228c9c5b7d0_0;  1 drivers
v00000228c9c680c0_0 .net "isLui", 0 0, v00000228c9c5b2d0_0;  1 drivers
v00000228c9c679e0_0 .net "isStore", 0 0, v00000228c9c5cdb0_0;  1 drivers
v00000228c9c68c00_0 .var "jalTarget", 31 0;
v00000228c9c685c0_0 .var "jalrTarget", 31 0;
v00000228c9c67bc0_0 .net "load_use_hazard", 0 0, L_00000228c9b6f330;  1 drivers
v00000228c9c68d40_0 .var "nextPC", 31 0;
v00000228c9c673a0_0 .var "opcode", 6 0;
v00000228c9c67a80_0 .var "operandA", 31 0;
v00000228c9c68de0_0 .var "operandB", 31 0;
v00000228c9c68200_0 .var "pcSelect", 1 0;
v00000228c9c67d00_0 .var "rd", 4 0;
v00000228c9c67da0_0 .net "reset", 0 0, v00000228c9c68660_0;  1 drivers
v00000228c9c67e40_0 .var "rs1", 4 0;
v00000228c9c67ee0_0 .var "rs2", 4 0;
v00000228c9c67f80_0 .net "src1", 4 0, v00000228c9c5b5f0_0;  1 drivers
v00000228c9c68020_0 .net "src2", 4 0, v00000228c9c5b910_0;  1 drivers
v00000228c9c68340_0 .net "taken", 0 0, v00000228c9c00d80_0;  1 drivers
L_00000228c9c6bb78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000228c9c68e80_0 .net "tar_pred", 31 0, L_00000228c9c6bb78;  1 drivers
E_00000228c9b837d0/0 .event anyedge, v00000228c9c5d030_0, v00000228c9c5ebe0_0, v00000228c9c5f040_0, v00000228c9c5dd80_0;
E_00000228c9b837d0/1 .event anyedge, v00000228c9c01780_0, v00000228c9c5c310_0, v00000228c9c5d420_0;
E_00000228c9b837d0 .event/or E_00000228c9b837d0/0, E_00000228c9b837d0/1;
E_00000228c9b83d50/0 .event anyedge, v00000228c9c5e140_0, v00000228c9c5db00_0, v00000228c9c5e820_0, v00000228c9c5d9c0_0;
E_00000228c9b83d50/1 .event anyedge, v00000228c9c5ed20_0, v00000228c9c5e320_0, v00000228c9c5d7e0_0, v00000228c9c5e3c0_0;
E_00000228c9b83d50/2 .event anyedge, v00000228c9c5e1e0_0, v00000228c9c5efa0_0;
E_00000228c9b83d50 .event/or E_00000228c9b83d50/0, E_00000228c9b83d50/1, E_00000228c9b83d50/2;
E_00000228c9b83ed0/0 .event negedge, v00000228c9c00ba0_0;
E_00000228c9b83ed0/1 .event posedge, v00000228c9c016e0_0;
E_00000228c9b83ed0 .event/or E_00000228c9b83ed0/0, E_00000228c9b83ed0/1;
E_00000228c9b841d0/0 .event anyedge, v00000228c9c5ba50_0, v00000228c9c5c770_0, v00000228c9c5beb0_0, v00000228c9c024a0_0;
E_00000228c9b841d0/1 .event anyedge, v00000228c9c5be10_0, v00000228c9c5cef0_0, v00000228c9c5c090_0, v00000228c9c5c3b0_0;
E_00000228c9b841d0/2 .event anyedge, v00000228c9c00d80_0, v00000228c9c5c130_0, v00000228c9c5cb30_0;
E_00000228c9b841d0 .event/or E_00000228c9b841d0/0, E_00000228c9b841d0/1, E_00000228c9b841d0/2;
E_00000228c9b84250/0 .event anyedge, v00000228c9c67b20_0, v00000228c9c02040_0, v00000228c9b91710_0, v00000228c9c5baf0_0;
E_00000228c9b84250/1 .event anyedge, v00000228c9c5bcd0_0, v00000228c9c5be10_0, v00000228c9c5c6d0_0, v00000228c9c5c8b0_0;
E_00000228c9b84250/2 .event anyedge, v00000228c9c682a0_0, v00000228c9c5bc30_0;
E_00000228c9b84250 .event/or E_00000228c9b84250/0, E_00000228c9b84250/1, E_00000228c9b84250/2;
E_00000228c9b84290/0 .event anyedge, v00000228c9c5cbd0_0, v00000228c9c5cbd0_0, v00000228c9c5cbd0_0, v00000228c9c5cbd0_0;
E_00000228c9b84290/1 .event anyedge, v00000228c9c5cbd0_0, v00000228c9c5cbd0_0, v00000228c9c5cbd0_0, v00000228c9c5cbd0_0;
E_00000228c9b84290/2 .event anyedge, v00000228c9c5cbd0_0, v00000228c9c5cbd0_0, v00000228c9c5cbd0_0, v00000228c9c5cbd0_0;
E_00000228c9b84290/3 .event anyedge, v00000228c9c5cbd0_0, v00000228c9c5cbd0_0, v00000228c9c5cbd0_0;
E_00000228c9b84290 .event/or E_00000228c9b84290/0, E_00000228c9b84290/1, E_00000228c9b84290/2, E_00000228c9b84290/3;
E_00000228c9b880d0/0 .event anyedge, v00000228c9b92110_0, v00000228c9b91c10_0, v00000228c9b91f30_0, v00000228c9c68200_0;
E_00000228c9b880d0/1 .event anyedge, v00000228c9c68c00_0, v00000228c9c685c0_0, v00000228c9c5cc70_0, v00000228c9c5c590_0;
E_00000228c9b880d0 .event/or E_00000228c9b880d0/0, E_00000228c9b880d0/1;
L_00000228c9c6b1a0 .part v00000228c9c5e5a0_0, 2, 16;
L_00000228c9c69f80 .cmp/ne 5, v00000228c9c5ca90_0, L_00000228c9c6bbc0;
L_00000228c9c69c60 .cmp/eq 5, v00000228c9c5ca90_0, v00000228c9c5b5f0_0;
L_00000228c9c6b4c0 .cmp/eq 5, v00000228c9c5ca90_0, v00000228c9c5b910_0;
L_00000228c9c6a2a0 .functor MUXZ 32, v00000228c9c5eaa0_0, v00000228c9c68fc0_0, v00000228c9c687a0_0, C4<>;
S_00000228c9b59400 .scope module, "ALU_unit" "alu" 5 209, 6 1 0, S_00000228c9b59270;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operandA";
    .port_info 1 /INPUT 32 "operandB";
    .port_info 2 /INPUT 4 "ALUop";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "branch";
v00000228c9c01960_0 .net "ALUop", 3 0, v00000228c9c5c270_0;  1 drivers
v00000228c9c00d80_0 .var "branch", 0 0;
v00000228c9c024a0_0 .net "operandA", 31 0, v00000228c9c67a80_0;  1 drivers
v00000228c9c00b00_0 .net "operandB", 31 0, v00000228c9c68de0_0;  1 drivers
v00000228c9c00920_0 .var "result", 31 0;
v00000228c9c009c0_0 .net/s "signedA", 31 0, v00000228c9c67a80_0;  alias, 1 drivers
v00000228c9c01be0_0 .net/s "signedB", 31 0, v00000228c9c68de0_0;  alias, 1 drivers
E_00000228c9b851d0 .event anyedge, v00000228c9c01960_0, v00000228c9c024a0_0, v00000228c9c00b00_0;
E_00000228c9b87e90 .event anyedge, v00000228c9c01960_0, v00000228c9c024a0_0, v00000228c9c00b00_0, v00000228c9c00b00_0;
S_00000228c9b06270 .scope begin, "alu" "alu" 6 24, 6 24 0, S_00000228c9b59400;
 .timescale -9 -12;
S_00000228c9b06400 .scope begin, "branchcomb" "branchcomb" 6 63, 6 63 0, S_00000228c9b59400;
 .timescale -9 -12;
S_00000228c9b05930 .scope begin, "DX_LATCH" "DX_LATCH" 5 136, 5 136 0, S_00000228c9b59270;
 .timescale -9 -12;
S_00000228c9b05ac0 .scope begin, "FD_LATCH" "FD_LATCH" 5 46, 5 46 0, S_00000228c9b59270;
 .timescale -9 -12;
S_00000228c9af8be0 .scope module, "InstMem" "ROM" 5 38, 7 2 0, S_00000228c9b59270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "addr";
    .port_info 2 /OUTPUT 32 "dataOut";
P_00000228c9b9e610 .param/l "ADDRESS_WIDTH" 0 7 2, +C4<00000000000000000000000000010000>;
P_00000228c9b9e648 .param/l "DATA_WIDTH" 0 7 2, +C4<00000000000000000000000000100000>;
P_00000228c9b9e680 .param/l "DEPTH" 0 7 2, +C4<00000000000000010000000000000000>;
P_00000228c9b9e6b8 .param/str "MEMFILE" 0 7 2, "control.mem";
v00000228c9c010a0 .array "MemoryArray", 65535 0, 31 0;
v00000228c9c01aa0_0 .net "addr", 15 0, L_00000228c9c6b1a0;  1 drivers
v00000228c9c00ba0_0 .net "clk", 0 0, v00000228c9c68520_0;  alias, 1 drivers
v00000228c9c01c80_0 .var "dataOut", 31 0;
E_00000228c9b80d90 .event posedge, v00000228c9c00ba0_0;
S_00000228c9af8d70 .scope begin, "MW_LATCH" "MW_LATCH" 5 315, 5 315 0, S_00000228c9b59270;
 .timescale -9 -12;
S_00000228c9af6a50 .scope module, "ProcMem" "RAM_wrapper" 5 302, 8 2 0, S_00000228c9b59270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wEn";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "dataIn";
    .port_info 4 /INPUT 3 "func3";
    .port_info 5 /OUTPUT 32 "dataOut";
P_00000228c9b9ef00 .param/l "ADDRESS_WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
P_00000228c9b9ef38 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
P_00000228c9b9ef70 .param/l "DEPTH" 0 8 2, +C4<00000000000000000001000000000000>;
v00000228c9c02040_0 .net "addr", 31 0, v00000228c9c5ef00_0;  1 drivers
v00000228c9c011e0_0 .var "addra", 15 0;
v00000228c9c01a00_0 .var "byte_wea", 3 0;
v00000228c9c020e0_0 .net "clk", 0 0, v00000228c9c68520_0;  alias, 1 drivers
v00000228c9c02180_0 .net "dataIn", 31 0, L_00000228c9c6a2a0;  alias, 1 drivers
v00000228c9c01280_0 .var "dataOut", 31 0;
v00000228c9c013c0_0 .net "func3", 2 0, v00000228c9c5df60_0;  1 drivers
v00000228c9c015a0_0 .var "ram_data_in", 31 0;
v00000228c9c00e20_0 .net "ram_data_out", 31 0, v00000228c9c00ce0_0;  1 drivers
v00000228c9c025e0_0 .net "wEn", 0 0, v00000228c9c5d380_0;  1 drivers
E_00000228c9b80f90/0 .event anyedge, v00000228c9c02040_0, v00000228c9c013c0_0, v00000228c9c02180_0, v00000228c9c00ce0_0;
E_00000228c9b80f90/1 .event anyedge, v00000228c9c02040_0, v00000228c9c01280_0, v00000228c9c01280_0, v00000228c9c025e0_0;
E_00000228c9b80f90/2 .event anyedge, v00000228c9c02180_0, v00000228c9c02040_0, v00000228c9c01280_0, v00000228c9c01280_0;
E_00000228c9b80f90/3 .event anyedge, v00000228c9c02180_0;
E_00000228c9b80f90 .event/or E_00000228c9b80f90/0, E_00000228c9b80f90/1, E_00000228c9b80f90/2, E_00000228c9b80f90/3;
S_00000228c9af6be0 .scope module, "my_favorite_rammy" "RAM" 8 65, 9 6 0, S_00000228c9af6a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clkA";
    .port_info 1 /INPUT 1 "enaA";
    .port_info 2 /INPUT 4 "weA";
    .port_info 3 /INPUT 16 "addrA";
    .port_info 4 /INPUT 32 "dinA";
    .port_info 5 /OUTPUT 32 "doutA";
    .port_info 6 /INPUT 1 "clkB";
    .port_info 7 /INPUT 1 "enaB";
    .port_info 8 /INPUT 4 "weB";
    .port_info 9 /INPUT 16 "addrB";
    .port_info 10 /INPUT 32 "dinB";
    .port_info 11 /OUTPUT 32 "doutB";
P_00000228c9af6d70 .param/l "ADDR_WIDTH" 0 9 11, +C4<00000000000000000000000000010000>;
P_00000228c9af6da8 .param/l "COL_WIDTH" 0 9 10, +C4<00000000000000000000000000001000>;
P_00000228c9af6de0 .param/l "DATA_WIDTH" 0 9 13, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
P_00000228c9af6e18 .param/l "NUM_COL" 0 9 9, +C4<00000000000000000000000000000100>;
v00000228c9c02360_0 .net "addrA", 15 0, v00000228c9c011e0_0;  1 drivers
L_00000228c9c6bce0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000228c9c01500_0 .net "addrB", 15 0, L_00000228c9c6bce0;  1 drivers
v00000228c9c00880_0 .net "clkA", 0 0, v00000228c9c68520_0;  alias, 1 drivers
v00000228c9c00c40_0 .net "clkB", 0 0, v00000228c9c68520_0;  alias, 1 drivers
v00000228c9c00ec0_0 .net "dinA", 31 0, v00000228c9c015a0_0;  1 drivers
L_00000228c9c6bd28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000228c9c01640_0 .net "dinB", 31 0, L_00000228c9c6bd28;  1 drivers
v00000228c9c00ce0_0 .var "doutA", 31 0;
v00000228c9c02400_0 .var "doutB", 31 0;
L_00000228c9c6bc08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000228c9c01fa0_0 .net "enaA", 0 0, L_00000228c9c6bc08;  1 drivers
L_00000228c9c6bc50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000228c9c01b40_0 .net "enaB", 0 0, L_00000228c9c6bc50;  1 drivers
v00000228c9c02540_0 .var/i "i", 31 0;
v00000228c9c01320 .array "ram_block", 0 65535, 31 0;
v00000228c9c022c0_0 .net "weA", 3 0, v00000228c9c01a00_0;  1 drivers
L_00000228c9c6bc98 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000228c9c01460_0 .net "weB", 3 0, L_00000228c9c6bc98;  1 drivers
S_00000228c9aeb3f0 .scope module, "RegisterFile" "regfile" 5 111, 10 1 0, S_00000228c9b59270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "ctrl_writeEnable";
    .port_info 2 /INPUT 1 "ctrl_reset";
    .port_info 3 /INPUT 5 "ctrl_writeReg";
    .port_info 4 /INPUT 5 "ctrl_readRegA";
    .port_info 5 /INPUT 5 "ctrl_readRegB";
    .port_info 6 /INPUT 32 "data_writeReg";
    .port_info 7 /OUTPUT 32 "data_readRegA";
    .port_info 8 /OUTPUT 32 "data_readRegB";
v00000228c9c02680_0 .net "clock", 0 0, v00000228c9c68520_0;  alias, 1 drivers
v00000228c9c01000_0 .net "ctrl_readRegA", 4 0, v00000228c9c5b5f0_0;  alias, 1 drivers
v00000228c9c01140_0 .net "ctrl_readRegB", 4 0, v00000228c9c5b910_0;  alias, 1 drivers
v00000228c9c016e0_0 .net "ctrl_reset", 0 0, v00000228c9c68660_0;  alias, 1 drivers
v00000228c9c01780_0 .net "ctrl_writeEnable", 0 0, v00000228c9c5edc0_0;  1 drivers
v00000228c9c01820_0 .net "ctrl_writeReg", 4 0, L_00000228c9b6f480;  alias, 1 drivers
v00000228c9c007e0_0 .var "data_readRegA", 31 0;
v00000228c9b92570_0 .var "data_readRegB", 31 0;
v00000228c9b91710_0 .net "data_writeReg", 31 0, v00000228c9c68fc0_0;  1 drivers
v00000228c9b917b0 .array "regs", 0 31, 31 0;
v00000228c9b917b0_0 .array/port v00000228c9b917b0, 0;
v00000228c9b917b0_1 .array/port v00000228c9b917b0, 1;
v00000228c9b917b0_2 .array/port v00000228c9b917b0, 2;
E_00000228c9b80b90/0 .event anyedge, v00000228c9c01000_0, v00000228c9b917b0_0, v00000228c9b917b0_1, v00000228c9b917b0_2;
v00000228c9b917b0_3 .array/port v00000228c9b917b0, 3;
v00000228c9b917b0_4 .array/port v00000228c9b917b0, 4;
v00000228c9b917b0_5 .array/port v00000228c9b917b0, 5;
v00000228c9b917b0_6 .array/port v00000228c9b917b0, 6;
E_00000228c9b80b90/1 .event anyedge, v00000228c9b917b0_3, v00000228c9b917b0_4, v00000228c9b917b0_5, v00000228c9b917b0_6;
v00000228c9b917b0_7 .array/port v00000228c9b917b0, 7;
v00000228c9b917b0_8 .array/port v00000228c9b917b0, 8;
v00000228c9b917b0_9 .array/port v00000228c9b917b0, 9;
v00000228c9b917b0_10 .array/port v00000228c9b917b0, 10;
E_00000228c9b80b90/2 .event anyedge, v00000228c9b917b0_7, v00000228c9b917b0_8, v00000228c9b917b0_9, v00000228c9b917b0_10;
v00000228c9b917b0_11 .array/port v00000228c9b917b0, 11;
v00000228c9b917b0_12 .array/port v00000228c9b917b0, 12;
v00000228c9b917b0_13 .array/port v00000228c9b917b0, 13;
v00000228c9b917b0_14 .array/port v00000228c9b917b0, 14;
E_00000228c9b80b90/3 .event anyedge, v00000228c9b917b0_11, v00000228c9b917b0_12, v00000228c9b917b0_13, v00000228c9b917b0_14;
v00000228c9b917b0_15 .array/port v00000228c9b917b0, 15;
v00000228c9b917b0_16 .array/port v00000228c9b917b0, 16;
v00000228c9b917b0_17 .array/port v00000228c9b917b0, 17;
v00000228c9b917b0_18 .array/port v00000228c9b917b0, 18;
E_00000228c9b80b90/4 .event anyedge, v00000228c9b917b0_15, v00000228c9b917b0_16, v00000228c9b917b0_17, v00000228c9b917b0_18;
v00000228c9b917b0_19 .array/port v00000228c9b917b0, 19;
v00000228c9b917b0_20 .array/port v00000228c9b917b0, 20;
v00000228c9b917b0_21 .array/port v00000228c9b917b0, 21;
v00000228c9b917b0_22 .array/port v00000228c9b917b0, 22;
E_00000228c9b80b90/5 .event anyedge, v00000228c9b917b0_19, v00000228c9b917b0_20, v00000228c9b917b0_21, v00000228c9b917b0_22;
v00000228c9b917b0_23 .array/port v00000228c9b917b0, 23;
v00000228c9b917b0_24 .array/port v00000228c9b917b0, 24;
v00000228c9b917b0_25 .array/port v00000228c9b917b0, 25;
v00000228c9b917b0_26 .array/port v00000228c9b917b0, 26;
E_00000228c9b80b90/6 .event anyedge, v00000228c9b917b0_23, v00000228c9b917b0_24, v00000228c9b917b0_25, v00000228c9b917b0_26;
v00000228c9b917b0_27 .array/port v00000228c9b917b0, 27;
v00000228c9b917b0_28 .array/port v00000228c9b917b0, 28;
v00000228c9b917b0_29 .array/port v00000228c9b917b0, 29;
v00000228c9b917b0_30 .array/port v00000228c9b917b0, 30;
E_00000228c9b80b90/7 .event anyedge, v00000228c9b917b0_27, v00000228c9b917b0_28, v00000228c9b917b0_29, v00000228c9b917b0_30;
v00000228c9b917b0_31 .array/port v00000228c9b917b0, 31;
E_00000228c9b80b90/8 .event anyedge, v00000228c9b917b0_31, v00000228c9c01140_0;
E_00000228c9b80b90 .event/or E_00000228c9b80b90/0, E_00000228c9b80b90/1, E_00000228c9b80b90/2, E_00000228c9b80b90/3, E_00000228c9b80b90/4, E_00000228c9b80b90/5, E_00000228c9b80b90/6, E_00000228c9b80b90/7, E_00000228c9b80b90/8;
S_00000228c9aeb580 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 10 17, 10 17 0, S_00000228c9aeb3f0;
 .timescale -9 -12;
v00000228c9c00a60_0 .var/2s "i", 31 0;
S_00000228c9b5bb10 .scope begin, "XM_LATCH" "XM_LATCH" 5 249, 5 249 0, S_00000228c9b59270;
 .timescale -9 -12;
S_00000228c9c5a5e0 .scope module, "branch_predictor" "bp" 5 30, 11 1 0, S_00000228c9b59270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /OUTPUT 1 "direction";
    .port_info 3 /OUTPUT 32 "target";
v00000228c9b92110_0 .net "PC", 31 0, v00000228c9c5e5a0_0;  1 drivers
v00000228c9b91b70_0 .net "clock", 0 0, v00000228c9c68520_0;  alias, 1 drivers
v00000228c9b91c10_0 .net "direction", 0 0, L_00000228c9c6bb30;  alias, 1 drivers
v00000228c9b91f30_0 .net "target", 31 0, L_00000228c9c6bb78;  alias, 1 drivers
S_00000228c9c5adb0 .scope module, "control_unit" "control" 5 94, 12 1 0, S_00000228c9b59270;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /INPUT 7 "func7";
    .port_info 3 /OUTPUT 4 "ALUop";
    .port_info 4 /OUTPUT 1 "ALUinB";
    .port_info 5 /OUTPUT 1 "isABranch";
    .port_info 6 /OUTPUT 1 "RWE";
    .port_info 7 /OUTPUT 1 "isJal";
    .port_info 8 /OUTPUT 1 "isJalr";
    .port_info 9 /OUTPUT 1 "isAuipc";
    .port_info 10 /OUTPUT 1 "isLui";
    .port_info 11 /OUTPUT 1 "isStore";
    .port_info 12 /OUTPUT 1 "isLoad";
v00000228c9b91850_0 .var "ALUinB", 0 0;
v00000228c9b91ad0_0 .var "ALUop", 3 0;
v00000228c9b921b0_0 .var "RWE", 0 0;
v00000228c9c5b690_0 .net "func3", 2 0, v00000228c9c68980_0;  1 drivers
v00000228c9c5d170_0 .net "func7", 6 0, v00000228c9c69060_0;  1 drivers
v00000228c9c5c950_0 .var "isABranch", 0 0;
v00000228c9c5d0d0_0 .var "isAuipc", 0 0;
v00000228c9c5c9f0_0 .var "isJal", 0 0;
v00000228c9c5bb90_0 .var "isJalr", 0 0;
v00000228c9c5b7d0_0 .var "isLoad", 0 0;
v00000228c9c5b2d0_0 .var "isLui", 0 0;
v00000228c9c5cdb0_0 .var "isStore", 0 0;
v00000228c9c5b370_0 .net "opcode", 6 0, v00000228c9c673a0_0;  1 drivers
v00000228c9c5b410_0 .var "useFunc7", 0 0;
E_00000228c9b81590/0 .event anyedge, v00000228c9c5b370_0, v00000228c9c5b690_0, v00000228c9c5b370_0, v00000228c9c5b370_0;
E_00000228c9b81590/1 .event anyedge, v00000228c9c5b370_0, v00000228c9c5b370_0, v00000228c9c5b370_0, v00000228c9c5b370_0;
E_00000228c9b81590/2 .event anyedge, v00000228c9c5b370_0, v00000228c9c5d170_0;
E_00000228c9b81590 .event/or E_00000228c9b81590/0, E_00000228c9b81590/1, E_00000228c9b81590/2;
S_00000228c9c5aa90 .scope begin, "fetch_comb" "fetch_comb" 5 10, 5 10 0, S_00000228c9b59270;
 .timescale -9 -12;
S_00000228c9c5ac20 .scope begin, "program_counter" "program_counter" 5 24, 5 24 0, S_00000228c9b59270;
 .timescale -9 -12;
S_00000228c9c5af40 .scope module, "set_src_dest" "setsourcedest" 5 85, 13 1 0, S_00000228c9b59270;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 5 "src1";
    .port_info 2 /INPUT 5 "src2";
    .port_info 3 /INPUT 5 "dest";
    .port_info 4 /OUTPUT 5 "out_src1";
    .port_info 5 /OUTPUT 5 "out_src2";
    .port_info 6 /OUTPUT 5 "out_dest";
v00000228c9c5b4b0_0 .net "dest", 4 0, v00000228c9c67d00_0;  1 drivers
v00000228c9c5b550_0 .net "opcode", 6 0, v00000228c9c673a0_0;  alias, 1 drivers
v00000228c9c5bf50_0 .var "out_dest", 4 0;
v00000228c9c5b5f0_0 .var "out_src1", 4 0;
v00000228c9c5b910_0 .var "out_src2", 4 0;
v00000228c9c5b870_0 .net "src1", 4 0, v00000228c9c67e40_0;  1 drivers
v00000228c9c5c810_0 .net "src2", 4 0, v00000228c9c67ee0_0;  1 drivers
E_00000228c9b80b50 .event anyedge, v00000228c9c5b370_0, v00000228c9c5b870_0, v00000228c9c5b4b0_0, v00000228c9c5c810_0;
    .scope S_00000228c9af8be0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000228c9c01c80_0, 0, 32;
    %end;
    .thread T_0, $init;
    .scope S_00000228c9af8be0;
T_1 ;
    %vpi_call/w 7 11 "$readmemh", P_00000228c9b9e6b8, v00000228c9c010a0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000228c9af8be0;
T_2 ;
    %wait E_00000228c9b80d90;
    %load/vec4 v00000228c9c01aa0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v00000228c9c010a0, 4;
    %assign/vec4 v00000228c9c01c80_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_00000228c9c5af40;
T_3 ;
Ewait_0 .event/or E_00000228c9b80b50, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000228c9c5b550_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v00000228c9c5b870_0;
    %store/vec4 v00000228c9c5b5f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000228c9c5b910_0, 0, 5;
    %load/vec4 v00000228c9c5b4b0_0;
    %store/vec4 v00000228c9c5bf50_0, 0, 5;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000228c9c5b550_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v00000228c9c5b870_0;
    %store/vec4 v00000228c9c5b5f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000228c9c5b910_0, 0, 5;
    %load/vec4 v00000228c9c5b4b0_0;
    %store/vec4 v00000228c9c5bf50_0, 0, 5;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v00000228c9c5b550_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v00000228c9c5b870_0;
    %store/vec4 v00000228c9c5b5f0_0, 0, 5;
    %load/vec4 v00000228c9c5c810_0;
    %store/vec4 v00000228c9c5b910_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000228c9c5bf50_0, 0, 5;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v00000228c9c5b550_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v00000228c9c5b870_0;
    %store/vec4 v00000228c9c5b5f0_0, 0, 5;
    %load/vec4 v00000228c9c5c810_0;
    %store/vec4 v00000228c9c5b910_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000228c9c5bf50_0, 0, 5;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v00000228c9c5b550_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000228c9c5b5f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000228c9c5b910_0, 0, 5;
    %load/vec4 v00000228c9c5b4b0_0;
    %store/vec4 v00000228c9c5bf50_0, 0, 5;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v00000228c9c5b550_0;
    %cmpi/e 103, 0, 7;
    %jmp/0xz  T_3.10, 4;
    %load/vec4 v00000228c9c5b870_0;
    %store/vec4 v00000228c9c5b5f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000228c9c5b910_0, 0, 5;
    %load/vec4 v00000228c9c5b4b0_0;
    %store/vec4 v00000228c9c5bf50_0, 0, 5;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v00000228c9c5b550_0;
    %cmpi/e 23, 0, 7;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000228c9c5b5f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000228c9c5b910_0, 0, 5;
    %load/vec4 v00000228c9c5b4b0_0;
    %store/vec4 v00000228c9c5bf50_0, 0, 5;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v00000228c9c5b550_0;
    %cmpi/e 55, 0, 7;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000228c9c5b5f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000228c9c5b910_0, 0, 5;
    %load/vec4 v00000228c9c5b4b0_0;
    %store/vec4 v00000228c9c5bf50_0, 0, 5;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v00000228c9c5b870_0;
    %store/vec4 v00000228c9c5b5f0_0, 0, 5;
    %load/vec4 v00000228c9c5c810_0;
    %store/vec4 v00000228c9c5b910_0, 0, 5;
    %load/vec4 v00000228c9c5b4b0_0;
    %store/vec4 v00000228c9c5bf50_0, 0, 5;
T_3.15 ;
T_3.13 ;
T_3.11 ;
T_3.9 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000228c9c5adb0;
T_4 ;
Ewait_1 .event/or E_00000228c9b81590, E_0x0;
    %wait Ewait_1;
    %load/vec4 v00000228c9c5b370_0;
    %cmpi/e 51, 0, 7;
    %flag_get/vec4 4;
    %jmp/1 T_4.0, 4;
    %load/vec4 v00000228c9c5b370_0;
    %cmpi/e 19, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_4.1, 4;
    %load/vec4 v00000228c9c5b690_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_4.2, 4;
    %load/vec4 v00000228c9c5b690_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_4.2;
    %and;
T_4.1;
    %or;
T_4.0;
    %store/vec4 v00000228c9c5b410_0, 0, 1;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v00000228c9c5b7d0_0, 0, 1;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v00000228c9c5cdb0_0, 0, 1;
    %load/vec4 v00000228c9c5b7d0_0;
    %load/vec4 v00000228c9c5cdb0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_4.3, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.4, 8;
T_4.3 ; End of true expr.
    %load/vec4 v00000228c9c5b410_0;
    %flag_set/vec4 9;
    %jmp/0 T_4.5, 9;
    %load/vec4 v00000228c9c5d170_0;
    %parti/s 1, 5, 4;
    %jmp/1 T_4.6, 9;
T_4.5 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.6, 9;
 ; End of false expr.
    %blend;
T_4.6;
    %load/vec4 v00000228c9c5b690_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.4, 8;
 ; End of false expr.
    %blend;
T_4.4;
    %store/vec4 v00000228c9b91ad0_0, 0, 4;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v00000228c9b91850_0, 0, 1;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 6, 4;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v00000228c9c5c950_0, 0, 1;
    %load/vec4 v00000228c9c5c950_0;
    %nor/r;
    %load/vec4 v00000228c9c5cdb0_0;
    %nor/r;
    %and;
    %store/vec4 v00000228c9b921b0_0, 0, 1;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 6, 4;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v00000228c9c5c9f0_0, 0, 1;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 6, 4;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v00000228c9c5bb90_0, 0, 1;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v00000228c9c5d0d0_0, 0, 1;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v00000228c9c5b370_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v00000228c9c5b2d0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000228c9aeb3f0;
T_5 ;
    %wait E_00000228c9b80d90;
    %load/vec4 v00000228c9c016e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_00000228c9aeb580;
    %jmp t_0;
    .scope S_00000228c9aeb580;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000228c9c00a60_0, 0, 32;
T_5.2 ;
    %load/vec4 v00000228c9c00a60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000228c9c00a60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000228c9b917b0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000228c9c00a60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000228c9c00a60_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_00000228c9aeb3f0;
t_0 %join;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000228c9c01780_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v00000228c9c01820_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v00000228c9b91710_0;
    %load/vec4 v00000228c9c01820_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000228c9b917b0, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000228c9aeb3f0;
T_6 ;
Ewait_2 .event/or E_00000228c9b80b90, E_0x0;
    %wait Ewait_2;
    %load/vec4 v00000228c9c01000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v00000228c9c01000_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000228c9b917b0, 4;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v00000228c9c007e0_0, 0, 32;
    %load/vec4 v00000228c9c01140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %load/vec4 v00000228c9c01140_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000228c9b917b0, 4;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %store/vec4 v00000228c9b92570_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000228c9b59400;
T_7 ;
Ewait_3 .event/or E_00000228c9b87e90, E_0x0;
    %wait Ewait_3;
    %fork t_3, S_00000228c9b06270;
    %jmp t_2;
    .scope S_00000228c9b06270;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000228c9c00920_0, 0, 32;
    %load/vec4 v00000228c9c01960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000228c9c00920_0, 0, 32;
    %jmp T_7.11;
T_7.0 ;
    %load/vec4 v00000228c9c009c0_0;
    %load/vec4 v00000228c9c01be0_0;
    %add;
    %store/vec4 v00000228c9c00920_0, 0, 32;
    %jmp T_7.11;
T_7.1 ;
    %load/vec4 v00000228c9c009c0_0;
    %load/vec4 v00000228c9c01be0_0;
    %sub;
    %store/vec4 v00000228c9c00920_0, 0, 32;
    %jmp T_7.11;
T_7.2 ;
    %load/vec4 v00000228c9c009c0_0;
    %load/vec4 v00000228c9c01be0_0;
    %xor;
    %store/vec4 v00000228c9c00920_0, 0, 32;
    %jmp T_7.11;
T_7.3 ;
    %load/vec4 v00000228c9c009c0_0;
    %load/vec4 v00000228c9c01be0_0;
    %or;
    %store/vec4 v00000228c9c00920_0, 0, 32;
    %jmp T_7.11;
T_7.4 ;
    %load/vec4 v00000228c9c009c0_0;
    %load/vec4 v00000228c9c01be0_0;
    %and;
    %store/vec4 v00000228c9c00920_0, 0, 32;
    %jmp T_7.11;
T_7.5 ;
    %load/vec4 v00000228c9c009c0_0;
    %load/vec4 v00000228c9c00b00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000228c9c00920_0, 0, 32;
    %jmp T_7.11;
T_7.6 ;
    %load/vec4 v00000228c9c009c0_0;
    %load/vec4 v00000228c9c00b00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000228c9c00920_0, 0, 32;
    %jmp T_7.11;
T_7.7 ;
    %load/vec4 v00000228c9c009c0_0;
    %load/vec4 v00000228c9c00b00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v00000228c9c00920_0, 0, 32;
    %jmp T_7.11;
T_7.8 ;
    %load/vec4 v00000228c9c009c0_0;
    %load/vec4 v00000228c9c01be0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %store/vec4 v00000228c9c00920_0, 0, 32;
    %jmp T_7.11;
T_7.9 ;
    %load/vec4 v00000228c9c024a0_0;
    %load/vec4 v00000228c9c00b00_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %store/vec4 v00000228c9c00920_0, 0, 32;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %end;
    .scope S_00000228c9b59400;
t_2 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000228c9b59400;
T_8 ;
Ewait_4 .event/or E_00000228c9b851d0, E_0x0;
    %wait Ewait_4;
    %fork t_5, S_00000228c9b06400;
    %jmp t_4;
    .scope S_00000228c9b06400;
t_5 ;
    %load/vec4 v00000228c9c01960_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000228c9c00d80_0, 0, 1;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v00000228c9c024a0_0;
    %load/vec4 v00000228c9c00b00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000228c9c00d80_0, 0, 1;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v00000228c9c024a0_0;
    %load/vec4 v00000228c9c00b00_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v00000228c9c00d80_0, 0, 1;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v00000228c9c009c0_0;
    %load/vec4 v00000228c9c01be0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v00000228c9c00d80_0, 0, 1;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v00000228c9c01be0_0;
    %load/vec4 v00000228c9c009c0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v00000228c9c00d80_0, 0, 1;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v00000228c9c024a0_0;
    %load/vec4 v00000228c9c00b00_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v00000228c9c00d80_0, 0, 1;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v00000228c9c00b00_0;
    %load/vec4 v00000228c9c024a0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v00000228c9c00d80_0, 0, 1;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %end;
    .scope S_00000228c9b59400;
t_4 %join;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000228c9af6be0;
T_9 ;
    %wait E_00000228c9b80d90;
    %load/vec4 v00000228c9c01fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000228c9c02540_0, 0, 32;
T_9.2 ;
    %load/vec4 v00000228c9c02540_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.3, 5;
    %load/vec4 v00000228c9c022c0_0;
    %load/vec4 v00000228c9c02540_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v00000228c9c00ec0_0;
    %load/vec4 v00000228c9c02540_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v00000228c9c02360_0;
    %pad/u 18;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v00000228c9c02540_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v00000228c9c01320, 5, 6;
T_9.4 ;
    %load/vec4 v00000228c9c02540_0;
    %addi 1, 0, 32;
    %store/vec4 v00000228c9c02540_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %load/vec4 v00000228c9c02360_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v00000228c9c01320, 4;
    %assign/vec4 v00000228c9c00ce0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000228c9af6be0;
T_10 ;
    %wait E_00000228c9b80d90;
    %load/vec4 v00000228c9c01b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000228c9c02540_0, 0, 32;
T_10.2 ;
    %load/vec4 v00000228c9c02540_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_10.3, 5;
    %load/vec4 v00000228c9c01460_0;
    %load/vec4 v00000228c9c02540_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v00000228c9c01640_0;
    %load/vec4 v00000228c9c02540_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v00000228c9c01500_0;
    %pad/u 18;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v00000228c9c02540_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v00000228c9c01320, 5, 6;
T_10.4 ;
    %load/vec4 v00000228c9c02540_0;
    %addi 1, 0, 32;
    %store/vec4 v00000228c9c02540_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %load/vec4 v00000228c9c01500_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v00000228c9c01320, 4;
    %assign/vec4 v00000228c9c02400_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000228c9af6a50;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000228c9c01280_0, 0, 32;
    %end;
    .thread T_11, $init;
    .scope S_00000228c9af6a50;
T_12 ;
Ewait_5 .event/or E_00000228c9b80f90, E_0x0;
    %wait Ewait_5;
    %load/vec4 v00000228c9c02040_0;
    %parti/s 16, 2, 3;
    %store/vec4 v00000228c9c011e0_0, 0, 16;
    %load/vec4 v00000228c9c013c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000228c9c015a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000228c9c01280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000228c9c01280_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000228c9c01a00_0, 0, 4;
    %jmp T_12.6;
T_12.0 ;
    %load/vec4 v00000228c9c02180_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000228c9c02180_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000228c9c02180_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000228c9c02180_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000228c9c015a0_0, 0, 32;
    %load/vec4 v00000228c9c00e20_0;
    %load/vec4 v00000228c9c02040_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000228c9c01280_0, 0, 32;
    %load/vec4 v00000228c9c01280_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v00000228c9c01280_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000228c9c01280_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v00000228c9c025e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000228c9c02040_0;
    %parti/s 2, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %pad/u 4;
    %store/vec4 v00000228c9c01a00_0, 0, 4;
    %jmp T_12.6;
T_12.1 ;
    %load/vec4 v00000228c9c02180_0;
    %parti/s 16, 0, 2;
    %load/vec4 v00000228c9c02180_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000228c9c015a0_0, 0, 32;
    %load/vec4 v00000228c9c00e20_0;
    %load/vec4 v00000228c9c02040_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %muli 16, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000228c9c01280_0, 0, 32;
    %load/vec4 v00000228c9c01280_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v00000228c9c01280_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000228c9c01280_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v00000228c9c025e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000228c9c025e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000228c9c02040_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %pad/u 4;
    %store/vec4 v00000228c9c01a00_0, 0, 4;
    %jmp T_12.6;
T_12.2 ;
    %load/vec4 v00000228c9c02180_0;
    %store/vec4 v00000228c9c015a0_0, 0, 32;
    %load/vec4 v00000228c9c00e20_0;
    %store/vec4 v00000228c9c01280_0, 0, 32;
    %load/vec4 v00000228c9c025e0_0;
    %load/vec4 v00000228c9c025e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000228c9c025e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000228c9c025e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000228c9c01a00_0, 0, 4;
    %jmp T_12.6;
T_12.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000228c9c015a0_0, 0, 32;
    %load/vec4 v00000228c9c00e20_0;
    %load/vec4 v00000228c9c02040_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000228c9c01280_0, 0, 32;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000228c9c01280_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000228c9c01280_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000228c9c01a00_0, 0, 4;
    %jmp T_12.6;
T_12.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000228c9c015a0_0, 0, 32;
    %load/vec4 v00000228c9c00e20_0;
    %load/vec4 v00000228c9c02040_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %muli 16, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000228c9c01280_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000228c9c01280_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000228c9c01280_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000228c9c01a00_0, 0, 4;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000228c9b59270;
T_13 ;
Ewait_6 .event/or E_00000228c9b880d0, E_0x0;
    %wait Ewait_6;
    %fork t_7, S_00000228c9c5aa90;
    %jmp t_6;
    .scope S_00000228c9c5aa90;
t_7 ;
    %load/vec4 v00000228c9c5e5a0_0;
    %addi 4, 0, 32;
    %store/vec4 v00000228c9c5e500_0, 0, 32;
    %load/vec4 v00000228c9c676c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000228c9c68e80_0;
    %store/vec4 v00000228c9c68d40_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000228c9c68200_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_13.2, 8;
    %load/vec4 v00000228c9c5e500_0;
    %jmp/1 T_13.3, 8;
T_13.2 ; End of true expr.
    %load/vec4 v00000228c9c68200_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_13.4, 9;
    %load/vec4 v00000228c9c68c00_0;
    %jmp/1 T_13.5, 9;
T_13.4 ; End of true expr.
    %load/vec4 v00000228c9c68200_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 10, 4;
    %jmp/0 T_13.6, 10;
    %load/vec4 v00000228c9c685c0_0;
    %jmp/1 T_13.7, 10;
T_13.6 ; End of true expr.
    %load/vec4 v00000228c9c5e500_0;
    %jmp/0 T_13.7, 10;
 ; End of false expr.
    %blend;
T_13.7;
    %jmp/0 T_13.5, 9;
 ; End of false expr.
    %blend;
T_13.5;
    %jmp/0 T_13.3, 8;
 ; End of false expr.
    %blend;
T_13.3;
    %store/vec4 v00000228c9c68d40_0, 0, 32;
T_13.1 ;
    %load/vec4 v00000228c9c5cc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %load/vec4 v00000228c9c5c590_0;
    %store/vec4 v00000228c9c68d40_0, 0, 32;
T_13.8 ;
    %end;
    .scope S_00000228c9b59270;
t_6 %join;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000228c9b59270;
T_14 ;
    %wait E_00000228c9b83ed0;
    %fork t_9, S_00000228c9c5ac20;
    %jmp t_8;
    .scope S_00000228c9c5ac20;
t_9 ;
    %load/vec4 v00000228c9c67da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000228c9c5e5a0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000228c9c67bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v00000228c9c68d40_0;
    %assign/vec4 v00000228c9c5e5a0_0, 0;
T_14.2 ;
T_14.1 ;
    %end;
    .scope S_00000228c9b59270;
t_8 %join;
    %jmp T_14;
    .thread T_14;
    .scope S_00000228c9b59270;
T_15 ;
    %wait E_00000228c9b83ed0;
    %fork t_11, S_00000228c9b05ac0;
    %jmp t_10;
    .scope S_00000228c9b05ac0;
t_11 ;
    %load/vec4 v00000228c9c5cc70_0;
    %flag_set/vec4 8;
    %jmp/1 T_15.2, 8;
    %load/vec4 v00000228c9c67da0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_15.2;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000228c9c5c630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000228c9c5cbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228c9c5cd10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000228c9c5dc40_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000228c9c67bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.3, 8;
    %load/vec4 v00000228c9c5e5a0_0;
    %assign/vec4 v00000228c9c5c630_0, 0;
    %load/vec4 v00000228c9c691a0_0;
    %assign/vec4 v00000228c9c5cbd0_0, 0;
    %load/vec4 v00000228c9c676c0_0;
    %assign/vec4 v00000228c9c5cd10_0, 0;
    %load/vec4 v00000228c9c68e80_0;
    %assign/vec4 v00000228c9c5dc40_0, 0;
T_15.3 ;
T_15.1 ;
    %end;
    .scope S_00000228c9b59270;
t_10 %join;
    %jmp T_15;
    .thread T_15;
    .scope S_00000228c9b59270;
T_16 ;
Ewait_7 .event/or E_00000228c9b84290, E_0x0;
    %wait Ewait_7;
    %load/vec4 v00000228c9c5cbd0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v00000228c9c673a0_0, 0, 7;
    %load/vec4 v00000228c9c5cbd0_0;
    %parti/s 7, 25, 6;
    %store/vec4 v00000228c9c69060_0, 0, 7;
    %load/vec4 v00000228c9c5cbd0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v00000228c9c68980_0, 0, 3;
    %load/vec4 v00000228c9c5cbd0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v00000228c9c67d00_0, 0, 5;
    %load/vec4 v00000228c9c5cbd0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v00000228c9c67e40_0, 0, 5;
    %load/vec4 v00000228c9c5cbd0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v00000228c9c67ee0_0, 0, 5;
    %load/vec4 v00000228c9c5cbd0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000228c9c5cbd0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000228c9c67c60_0, 0, 32;
    %load/vec4 v00000228c9c5cbd0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000228c9c5cbd0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000228c9c5cbd0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000228c9c68ac0_0, 0, 32;
    %load/vec4 v00000228c9c5cbd0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v00000228c9c5cbd0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000228c9c5cbd0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000228c9c5cbd0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000228c9c5cbd0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000228c9c68480_0, 0, 32;
    %load/vec4 v00000228c9c5cbd0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v00000228c9c68ca0_0, 0, 32;
    %load/vec4 v00000228c9c5cbd0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v00000228c9c5cbd0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000228c9c5cbd0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000228c9c5cbd0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000228c9c5cbd0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000228c9c68a20_0, 0, 32;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000228c9b59270;
T_17 ;
    %wait E_00000228c9b83ed0;
    %fork t_13, S_00000228c9b05930;
    %jmp t_12;
    .scope S_00000228c9b05930;
t_13 ;
    %load/vec4 v00000228c9c67bc0_0;
    %flag_set/vec4 8;
    %jmp/1 T_17.3, 8;
    %load/vec4 v00000228c9c5cc70_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_17.3;
    %jmp/1 T_17.2, 8;
    %load/vec4 v00000228c9c67da0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_17.2;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v00000228c9c5ba50_0;
    %assign/vec4 v00000228c9c5ba50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000228c9c5bff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000228c9c5be10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000228c9c5c8b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000228c9c5c770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000228c9c5cef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000228c9c5beb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000228c9c5baf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000228c9c5bc30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000228c9c5c270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228c9c5bcd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000228c9c5bd70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000228c9c5ca90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000228c9c5d030_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000228c9c5c310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228c9c5c090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228c9c5ce50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228c9c5c130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228c9c5cb30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228c9c5c450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228c9c5c1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228c9c5c6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228c9c5cf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228c9c5c3b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000228c9c5c4f0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v00000228c9c5c630_0;
    %assign/vec4 v00000228c9c5ba50_0, 0;
    %load/vec4 v00000228c9c5cbd0_0;
    %assign/vec4 v00000228c9c5bff0_0, 0;
    %load/vec4 v00000228c9c67c60_0;
    %assign/vec4 v00000228c9c5be10_0, 0;
    %load/vec4 v00000228c9c68ac0_0;
    %assign/vec4 v00000228c9c5c8b0_0, 0;
    %load/vec4 v00000228c9c68480_0;
    %assign/vec4 v00000228c9c5c770_0, 0;
    %load/vec4 v00000228c9c68ca0_0;
    %assign/vec4 v00000228c9c5cef0_0, 0;
    %load/vec4 v00000228c9c68a20_0;
    %assign/vec4 v00000228c9c5beb0_0, 0;
    %load/vec4 v00000228c9c688e0_0;
    %assign/vec4 v00000228c9c5baf0_0, 0;
    %load/vec4 v00000228c9c69100_0;
    %assign/vec4 v00000228c9c5bc30_0, 0;
    %load/vec4 v00000228c9c5b9b0_0;
    %assign/vec4 v00000228c9c5c270_0, 0;
    %load/vec4 v00000228c9c5b730_0;
    %assign/vec4 v00000228c9c5bcd0_0, 0;
    %load/vec4 v00000228c9c68160_0;
    %assign/vec4 v00000228c9c5ca90_0, 0;
    %load/vec4 v00000228c9c67f80_0;
    %assign/vec4 v00000228c9c5d030_0, 0;
    %load/vec4 v00000228c9c68020_0;
    %assign/vec4 v00000228c9c5c310_0, 0;
    %load/vec4 v00000228c9c67760_0;
    %assign/vec4 v00000228c9c5c090_0, 0;
    %load/vec4 v00000228c9c5ee60_0;
    %assign/vec4 v00000228c9c5ce50_0, 0;
    %load/vec4 v00000228c9c68980_0;
    %assign/vec4 v00000228c9c5bd70_0, 0;
    %load/vec4 v00000228c9c68b60_0;
    %assign/vec4 v00000228c9c5c130_0, 0;
    %load/vec4 v00000228c9c67300_0;
    %assign/vec4 v00000228c9c5cb30_0, 0;
    %load/vec4 v00000228c9c67940_0;
    %assign/vec4 v00000228c9c5c450_0, 0;
    %load/vec4 v00000228c9c680c0_0;
    %assign/vec4 v00000228c9c5c1d0_0, 0;
    %load/vec4 v00000228c9c679e0_0;
    %assign/vec4 v00000228c9c5c6d0_0, 0;
    %load/vec4 v00000228c9c67800_0;
    %assign/vec4 v00000228c9c5cf90_0, 0;
    %load/vec4 v00000228c9c5cd10_0;
    %assign/vec4 v00000228c9c5c3b0_0, 0;
    %load/vec4 v00000228c9c5dc40_0;
    %assign/vec4 v00000228c9c5c4f0_0, 0;
T_17.1 ;
    %end;
    .scope S_00000228c9b59270;
t_12 %join;
    %jmp T_17;
    .thread T_17;
    .scope S_00000228c9b59270;
T_18 ;
Ewait_8 .event/or E_00000228c9b84250, E_0x0;
    %wait Ewait_8;
    %load/vec4 v00000228c9c67b20_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_18.0, 8;
    %load/vec4 v00000228c9c5ef00_0;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %load/vec4 v00000228c9c67b20_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_18.2, 9;
    %load/vec4 v00000228c9c68fc0_0;
    %jmp/1 T_18.3, 9;
T_18.2 ; End of true expr.
    %load/vec4 v00000228c9c5baf0_0;
    %jmp/0 T_18.3, 9;
 ; End of false expr.
    %blend;
T_18.3;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %store/vec4 v00000228c9c67a80_0, 0, 32;
    %load/vec4 v00000228c9c5bcd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.4, 8;
    %load/vec4 v00000228c9c5be10_0;
    %jmp/1 T_18.5, 8;
T_18.4 ; End of true expr.
    %load/vec4 v00000228c9c5c6d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_18.6, 9;
    %load/vec4 v00000228c9c5c8b0_0;
    %jmp/1 T_18.7, 9;
T_18.6 ; End of true expr.
    %load/vec4 v00000228c9c682a0_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 10, 4;
    %jmp/0 T_18.8, 10;
    %load/vec4 v00000228c9c5ef00_0;
    %jmp/1 T_18.9, 10;
T_18.8 ; End of true expr.
    %load/vec4 v00000228c9c682a0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 11, 4;
    %jmp/0 T_18.10, 11;
    %load/vec4 v00000228c9c68fc0_0;
    %jmp/1 T_18.11, 11;
T_18.10 ; End of true expr.
    %load/vec4 v00000228c9c5bc30_0;
    %jmp/0 T_18.11, 11;
 ; End of false expr.
    %blend;
T_18.11;
    %jmp/0 T_18.9, 10;
 ; End of false expr.
    %blend;
T_18.9;
    %jmp/0 T_18.7, 9;
 ; End of false expr.
    %blend;
T_18.7;
    %jmp/0 T_18.5, 8;
 ; End of false expr.
    %blend;
T_18.5;
    %store/vec4 v00000228c9c68de0_0, 0, 32;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000228c9b59270;
T_19 ;
Ewait_9 .event/or E_00000228c9b841d0, E_0x0;
    %wait Ewait_9;
    %load/vec4 v00000228c9c5ba50_0;
    %load/vec4 v00000228c9c5c770_0;
    %add;
    %store/vec4 v00000228c9c67440_0, 0, 32;
    %load/vec4 v00000228c9c5ba50_0;
    %load/vec4 v00000228c9c5beb0_0;
    %add;
    %store/vec4 v00000228c9c68c00_0, 0, 32;
    %load/vec4 v00000228c9c67a80_0;
    %load/vec4 v00000228c9c5be10_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v00000228c9c685c0_0, 0, 32;
    %load/vec4 v00000228c9c5ba50_0;
    %load/vec4 v00000228c9c5cef0_0;
    %add;
    %store/vec4 v00000228c9c67620_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000228c9c5cc70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000228c9c5c590_0, 0, 32;
    %load/vec4 v00000228c9c5c090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v00000228c9c5c3b0_0;
    %load/vec4 v00000228c9c68340_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_19.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000228c9c5cc70_0, 0, 1;
    %load/vec4 v00000228c9c68340_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.3, 8;
    %load/vec4 v00000228c9c67440_0;
    %jmp/1 T_19.4, 8;
T_19.3 ; End of true expr.
    %load/vec4 v00000228c9c5ba50_0;
    %addi 4, 0, 32;
    %jmp/0 T_19.4, 8;
 ; End of false expr.
    %blend;
T_19.4;
    %store/vec4 v00000228c9c5c590_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v00000228c9c5c130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000228c9c5cc70_0, 0, 1;
    %load/vec4 v00000228c9c68c00_0;
    %store/vec4 v00000228c9c5c590_0, 0, 32;
    %jmp T_19.6;
T_19.5 ;
    %load/vec4 v00000228c9c5cb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000228c9c5cc70_0, 0, 1;
    %load/vec4 v00000228c9c685c0_0;
    %store/vec4 v00000228c9c5c590_0, 0, 32;
T_19.7 ;
T_19.6 ;
T_19.1 ;
    %load/vec4 v00000228c9c5c130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.9, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000228c9c68200_0, 0, 2;
    %jmp T_19.10;
T_19.9 ;
    %load/vec4 v00000228c9c5cb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.11, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000228c9c68200_0, 0, 2;
    %jmp T_19.12;
T_19.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000228c9c68200_0, 0, 2;
T_19.12 ;
T_19.10 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000228c9b59270;
T_20 ;
    %wait E_00000228c9b83ed0;
    %fork t_15, S_00000228c9b5bb10;
    %jmp t_14;
    .scope S_00000228c9b5bb10;
t_15 ;
    %load/vec4 v00000228c9c67da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000228c9c5dec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000228c9c5f0e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000228c9c5e000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000228c9c5ea00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000228c9c5eaa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000228c9c5ef00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228c9c5d4c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000228c9c5ebe0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000228c9c5ec80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000228c9c5d420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228c9c5f180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228c9c5f040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228c9c5e6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228c9c5e780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228c9c5d2e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000228c9c5e8c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000228c9c5e640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228c9c5e0a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000228c9c5df60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228c9c5eb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228c9c5d380_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000228c9c5ba50_0;
    %assign/vec4 v00000228c9c5dec0_0, 0;
    %load/vec4 v00000228c9c5bff0_0;
    %assign/vec4 v00000228c9c5f0e0_0, 0;
    %load/vec4 v00000228c9c5be10_0;
    %assign/vec4 v00000228c9c5e000_0, 0;
    %load/vec4 v00000228c9c5baf0_0;
    %assign/vec4 v00000228c9c5ea00_0, 0;
    %load/vec4 v00000228c9c5bc30_0;
    %assign/vec4 v00000228c9c5eaa0_0, 0;
    %load/vec4 v00000228c9c68f20_0;
    %assign/vec4 v00000228c9c5ef00_0, 0;
    %load/vec4 v00000228c9c68340_0;
    %assign/vec4 v00000228c9c5d4c0_0, 0;
    %load/vec4 v00000228c9c5ca90_0;
    %assign/vec4 v00000228c9c5ebe0_0, 0;
    %load/vec4 v00000228c9c5d030_0;
    %assign/vec4 v00000228c9c5ec80_0, 0;
    %load/vec4 v00000228c9c5c310_0;
    %assign/vec4 v00000228c9c5d420_0, 0;
    %load/vec4 v00000228c9c5c090_0;
    %assign/vec4 v00000228c9c5f180_0, 0;
    %load/vec4 v00000228c9c5ce50_0;
    %assign/vec4 v00000228c9c5f040_0, 0;
    %load/vec4 v00000228c9c5c130_0;
    %assign/vec4 v00000228c9c5e6e0_0, 0;
    %load/vec4 v00000228c9c5cb30_0;
    %assign/vec4 v00000228c9c5e780_0, 0;
    %load/vec4 v00000228c9c5c450_0;
    %assign/vec4 v00000228c9c5d2e0_0, 0;
    %load/vec4 v00000228c9c67620_0;
    %assign/vec4 v00000228c9c5e8c0_0, 0;
    %load/vec4 v00000228c9c5cef0_0;
    %assign/vec4 v00000228c9c5e640_0, 0;
    %load/vec4 v00000228c9c5c1d0_0;
    %assign/vec4 v00000228c9c5e0a0_0, 0;
    %load/vec4 v00000228c9c5bd70_0;
    %assign/vec4 v00000228c9c5df60_0, 0;
    %load/vec4 v00000228c9c5cf90_0;
    %assign/vec4 v00000228c9c5eb40_0, 0;
    %load/vec4 v00000228c9c5c6d0_0;
    %assign/vec4 v00000228c9c5d380_0, 0;
T_20.1 ;
    %end;
    .scope S_00000228c9b59270;
t_14 %join;
    %jmp T_20;
    .thread T_20;
    .scope S_00000228c9b59270;
T_21 ;
    %wait E_00000228c9b83ed0;
    %fork t_17, S_00000228c9af8d70;
    %jmp t_16;
    .scope S_00000228c9af8d70;
t_17 ;
    %load/vec4 v00000228c9c67da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000228c9c5e820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000228c9c5d880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000228c9c5e280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000228c9c5dba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000228c9c5d600_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000228c9c5efa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228c9c5e960_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000228c9c5dd80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000228c9c5e460_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000228c9c5da60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228c9c5dce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228c9c5edc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228c9c5e140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228c9c5db00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228c9c5d9c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000228c9c5ed20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000228c9c5d7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228c9c5e320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000228c9c5e1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228c9c5e3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228c9c5d920_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000228c9c5dec0_0;
    %assign/vec4 v00000228c9c5e820_0, 0;
    %load/vec4 v00000228c9c5f0e0_0;
    %assign/vec4 v00000228c9c5d880_0, 0;
    %load/vec4 v00000228c9c5e000_0;
    %assign/vec4 v00000228c9c5e280_0, 0;
    %load/vec4 v00000228c9c5ea00_0;
    %assign/vec4 v00000228c9c5dba0_0, 0;
    %load/vec4 v00000228c9c5eaa0_0;
    %assign/vec4 v00000228c9c5d600_0, 0;
    %load/vec4 v00000228c9c5ef00_0;
    %assign/vec4 v00000228c9c5efa0_0, 0;
    %load/vec4 v00000228c9c5d4c0_0;
    %assign/vec4 v00000228c9c5e960_0, 0;
    %load/vec4 v00000228c9c5ebe0_0;
    %assign/vec4 v00000228c9c5dd80_0, 0;
    %load/vec4 v00000228c9c5ec80_0;
    %assign/vec4 v00000228c9c5e460_0, 0;
    %load/vec4 v00000228c9c5d420_0;
    %assign/vec4 v00000228c9c5da60_0, 0;
    %load/vec4 v00000228c9c5f180_0;
    %assign/vec4 v00000228c9c5dce0_0, 0;
    %load/vec4 v00000228c9c5f040_0;
    %assign/vec4 v00000228c9c5edc0_0, 0;
    %load/vec4 v00000228c9c5e6e0_0;
    %assign/vec4 v00000228c9c5e140_0, 0;
    %load/vec4 v00000228c9c5e780_0;
    %assign/vec4 v00000228c9c5db00_0, 0;
    %load/vec4 v00000228c9c5d2e0_0;
    %assign/vec4 v00000228c9c5d9c0_0, 0;
    %load/vec4 v00000228c9c5e8c0_0;
    %assign/vec4 v00000228c9c5ed20_0, 0;
    %load/vec4 v00000228c9c5e640_0;
    %assign/vec4 v00000228c9c5d7e0_0, 0;
    %load/vec4 v00000228c9c5e0a0_0;
    %assign/vec4 v00000228c9c5e320_0, 0;
    %load/vec4 v00000228c9c68700_0;
    %assign/vec4 v00000228c9c5e1e0_0, 0;
    %load/vec4 v00000228c9c5eb40_0;
    %assign/vec4 v00000228c9c5e3c0_0, 0;
    %load/vec4 v00000228c9c5d380_0;
    %assign/vec4 v00000228c9c5d920_0, 0;
T_21.1 ;
    %end;
    .scope S_00000228c9b59270;
t_16 %join;
    %jmp T_21;
    .thread T_21;
    .scope S_00000228c9b59270;
T_22 ;
Ewait_10 .event/or E_00000228c9b83d50, E_0x0;
    %wait Ewait_10;
    %load/vec4 v00000228c9c5e140_0;
    %load/vec4 v00000228c9c5db00_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_22.0, 8;
    %load/vec4 v00000228c9c5e820_0;
    %addi 4, 0, 32;
    %jmp/1 T_22.1, 8;
T_22.0 ; End of true expr.
    %load/vec4 v00000228c9c5d9c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_22.2, 9;
    %load/vec4 v00000228c9c5ed20_0;
    %jmp/1 T_22.3, 9;
T_22.2 ; End of true expr.
    %load/vec4 v00000228c9c5e320_0;
    %flag_set/vec4 10;
    %jmp/0 T_22.4, 10;
    %load/vec4 v00000228c9c5d7e0_0;
    %jmp/1 T_22.5, 10;
T_22.4 ; End of true expr.
    %load/vec4 v00000228c9c5e3c0_0;
    %flag_set/vec4 11;
    %jmp/0 T_22.6, 11;
    %load/vec4 v00000228c9c5e1e0_0;
    %jmp/1 T_22.7, 11;
T_22.6 ; End of true expr.
    %load/vec4 v00000228c9c5efa0_0;
    %jmp/0 T_22.7, 11;
 ; End of false expr.
    %blend;
T_22.7;
    %jmp/0 T_22.5, 10;
 ; End of false expr.
    %blend;
T_22.5;
    %jmp/0 T_22.3, 9;
 ; End of false expr.
    %blend;
T_22.3;
    %jmp/0 T_22.1, 8;
 ; End of false expr.
    %blend;
T_22.1;
    %store/vec4 v00000228c9c68fc0_0, 0, 32;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_00000228c9b59270;
T_23 ;
Ewait_11 .event/or E_00000228c9b837d0, E_0x0;
    %wait Ewait_11;
    %load/vec4 v00000228c9c5d030_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_23.3, 4;
    %load/vec4 v00000228c9c5d030_0;
    %load/vec4 v00000228c9c5ebe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.2, 9;
    %load/vec4 v00000228c9c5f040_0;
    %and;
T_23.2;
    %flag_set/vec4 8;
    %jmp/0 T_23.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %load/vec4 v00000228c9c5d030_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_23.7, 4;
    %load/vec4 v00000228c9c5d030_0;
    %load/vec4 v00000228c9c5dd80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.7;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_23.6, 10;
    %load/vec4 v00000228c9c5edc0_0;
    %and;
T_23.6;
    %flag_set/vec4 9;
    %jmp/0 T_23.4, 9;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_23.5, 9;
T_23.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_23.5, 9;
 ; End of false expr.
    %blend;
T_23.5;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %store/vec4 v00000228c9c67b20_0, 0, 2;
    %load/vec4 v00000228c9c5c310_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_23.11, 4;
    %load/vec4 v00000228c9c5c310_0;
    %load/vec4 v00000228c9c5ebe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.10, 9;
    %load/vec4 v00000228c9c5f040_0;
    %and;
T_23.10;
    %flag_set/vec4 8;
    %jmp/0 T_23.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_23.9, 8;
T_23.8 ; End of true expr.
    %load/vec4 v00000228c9c5c310_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_23.15, 4;
    %load/vec4 v00000228c9c5c310_0;
    %load/vec4 v00000228c9c5dd80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.15;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_23.14, 10;
    %load/vec4 v00000228c9c5edc0_0;
    %and;
T_23.14;
    %flag_set/vec4 9;
    %jmp/0 T_23.12, 9;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_23.13, 9;
T_23.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_23.13, 9;
 ; End of false expr.
    %blend;
T_23.13;
    %jmp/0 T_23.9, 8;
 ; End of false expr.
    %blend;
T_23.9;
    %store/vec4 v00000228c9c682a0_0, 0, 2;
    %load/vec4 v00000228c9c5d420_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_23.19, 4;
    %load/vec4 v00000228c9c5d420_0;
    %load/vec4 v00000228c9c5dd80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.18, 9;
    %load/vec4 v00000228c9c5edc0_0;
    %and;
T_23.18;
    %flag_set/vec4 8;
    %jmp/0 T_23.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.17, 8;
T_23.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.17, 8;
 ; End of false expr.
    %blend;
T_23.17;
    %store/vec4 v00000228c9c687a0_0, 0, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_00000228c9b65540;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000228c9c68520_0, 0, 1;
T_24.0 ;
    %delay 5000, 0;
    %load/vec4 v00000228c9c68520_0;
    %inv;
    %store/vec4 v00000228c9c68520_0, 0, 1;
    %jmp T_24.0;
    %end;
    .thread T_24;
    .scope S_00000228c9b65540;
T_25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000228c9c68660_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000228c9c68660_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_00000228c9b65540;
T_26 ;
    %delay 1000000, 0;
    %vpi_call/w 4 29 "$finish" {0 0 0};
    %end;
    .thread T_26;
    .scope S_00000228c9b65540;
T_27 ;
    %vpi_call/w 4 34 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call/w 4 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000228c9b59270 {0 0 0};
    %end;
    .thread T_27;
    .scope S_00000228c9b65540;
T_28 ;
    %wait E_00000228c9b80d90;
    %load/vec4 v00000228c9c68660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %vpi_func 4 41 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call/w 4 41 "$display", "\012Cycle %0t | PC=%h", S<0,vec4,u64>, v00000228c9c5e5a0_0 {1 0 0};
    %vpi_call/w 4 42 "$display", "data write reg=%h", v00000228c9c68fc0_0 {0 0 0};
    %vpi_call/w 4 43 "$display", "instruction=%h", v00000228c9c691a0_0 {0 0 0};
    %vpi_call/w 4 44 "$display", "MW_inst=%h", v00000228c9c5d880_0 {0 0 0};
    %vpi_call/w 4 45 "$display", "load_use_hazard=%b", v00000228c9c67bc0_0 {0 0 0};
    %vpi_call/w 4 46 "$display", "dataout=%h", v00000228c9c68700_0 {0 0 0};
    %vpi_call/w 4 47 "$display", "XMinst=%h", v00000228c9c5f0e0_0 {0 0 0};
    %vpi_call/w 4 48 "$display", "XM_isStore=%b", v00000228c9c5d380_0 {0 0 0};
    %vpi_call/w 4 49 "$display", "XM_isLoad=%b", v00000228c9c5eb40_0 {0 0 0};
    %vpi_call/w 4 50 "$display", "XM_ALUResult=%h", v00000228c9c5ef00_0 {0 0 0};
    %vpi_call/w 4 51 "$display", "datain=%h", v00000228c9c674e0_0 {0 0 0};
    %vpi_call/w 4 52 "$display", "XM func3=%b", v00000228c9c5df60_0 {0 0 0};
    %vpi_call/w 4 61 "$display", "operandA=%h", v00000228c9c67a80_0 {0 0 0};
    %vpi_call/w 4 62 "$display", "operandB=%h", v00000228c9c68de0_0 {0 0 0};
    %vpi_call/w 4 63 "$display", "aluop=%b", v00000228c9c5c270_0 {0 0 0};
    %vpi_call/w 4 64 "$display", "ALUout=%h", v00000228c9c68f20_0 {0 0 0};
    %vpi_call/w 4 65 "$display", "dx isStore=%b", v00000228c9c5c6d0_0 {0 0 0};
    %vpi_call/w 4 66 "$display", "DX_immS=%h", v00000228c9c5c8b0_0 {0 0 0};
    %vpi_call/w 4 74 "$display", "x0  = %h", &A<v00000228c9b917b0, 0> {0 0 0};
    %vpi_call/w 4 75 "$display", "x1  = %h", &A<v00000228c9b917b0, 1> {0 0 0};
    %vpi_call/w 4 76 "$display", "x2  = %h", &A<v00000228c9b917b0, 2> {0 0 0};
    %vpi_call/w 4 77 "$display", "x3  = %h", &A<v00000228c9b917b0, 3> {0 0 0};
    %vpi_call/w 4 78 "$display", "x4  = %h", &A<v00000228c9b917b0, 4> {0 0 0};
    %vpi_call/w 4 79 "$display", "x5  = %h", &A<v00000228c9b917b0, 5> {0 0 0};
    %vpi_call/w 4 80 "$display", "x6  = %h", &A<v00000228c9b917b0, 6> {0 0 0};
    %vpi_call/w 4 81 "$display", "x7  = %h", &A<v00000228c9b917b0, 7> {0 0 0};
    %vpi_call/w 4 82 "$display", "x8  = %h", &A<v00000228c9b917b0, 8> {0 0 0};
    %vpi_call/w 4 83 "$display", "x9  = %h", &A<v00000228c9b917b0, 9> {0 0 0};
    %vpi_call/w 4 84 "$display", "x10 = %h", &A<v00000228c9b917b0, 10> {0 0 0};
    %vpi_call/w 4 85 "$display", "x11 = %h", &A<v00000228c9b917b0, 11> {0 0 0};
    %vpi_call/w 4 106 "$display", "---------------------------------------------" {0 0 0};
T_28.0 ;
    %jmp T_28;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "decoder32.sv";
    "tb_processor.sv";
    "processor.sv";
    "alu.sv";
    "ROM.sv";
    "RAM_wrapper.sv";
    "RAM.sv";
    "regfile.sv";
    "bp.sv";
    "control.sv";
    "setsourcedest.sv";
