Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Aug  2 16:08:22 2020
| Host         : DESKTOP-NRBLB6L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Gyro_Demo_timing_summary_routed.rpt -pb Gyro_Demo_timing_summary_routed.pb -rpx Gyro_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : Gyro_Demo
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 42 register/latch pins with no clock driven by root clock pin: I_qspi_clk (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Driver_Gyro0/Clk_Division0/Clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Driver_Gyro0/Clk_Division1/Clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Driver_Gyro0/Flag_State_Init_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[9]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[2]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[3]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[2]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[3]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[4]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[5]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[6]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[7]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[8]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: u_Gyro2ram/HDMI_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 230 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 345 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.847        0.000                      0                  506        0.047        0.000                      0                  506       -0.155       -0.155                       1                   359  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_100MHz                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0      {0.000 5.000}        10.000          100.000         
    CLKFBIN               {0.000 5.000}        10.000          100.000         
    PixelClkIO            {0.000 5.000}        10.000          100.000         
    SerialClkIO           {0.000 1.000}        2.000           500.000         
    rgb2dvi/U0/SerialClk  {0.000 1.000}        2.000           500.000         
  clk_out2_clk_wiz_0      {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0      {0.000 5.000}        10.000          100.000         
sys_clk_pin               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1    {0.000 5.000}        10.000          100.000         
    CLKFBIN_1             {0.000 5.000}        10.000          100.000         
    PixelClkIO_1          {0.000 5.000}        10.000          100.000         
    SerialClkIO_1         {0.000 1.000}        2.000           500.000         
  clk_out2_clk_wiz_0_1    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          3.847        0.000                      0                  462        0.122        0.000                      0                  462        3.000        0.000                       0                   329  
    CLKFBIN                                                                                                                                                               8.751        0.000                       0                     2  
    PixelClkIO                                                                                                                                                            7.845        0.000                       0                    10  
    SerialClkIO                                                                                                                                                          -0.155       -0.155                       1                    10  
  clk_out2_clk_wiz_0         98.602        0.000                      0                    2        0.320        0.000                      0                    2       49.500        0.000                       0                     4  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        3.848        0.000                      0                  462        0.122        0.000                      0                  462        3.000        0.000                       0                   329  
    CLKFBIN_1                                                                                                                                                             8.751        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                          7.845        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                        -0.155       -0.155                       1                    10  
  clk_out2_clk_wiz_0_1       98.606        0.000                      0                    2        0.320        0.000                      0                    2       49.500        0.000                       0                     4  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          3.847        0.000                      0                  462        0.047        0.000                      0                  462  
clk_out1_clk_wiz_0    PixelClkIO                  5.279        0.000                      0                   38        0.159        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO                  5.279        0.000                      0                   38        0.159        0.000                      0                   38  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         98.602        0.000                      0                    2        0.209        0.000                      0                    2  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        3.847        0.000                      0                  462        0.047        0.000                      0                  462  
clk_out1_clk_wiz_0    PixelClkIO_1                5.279        0.000                      0                   38        0.159        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO_1                5.279        0.000                      0                   38        0.159        0.000                      0                   38  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       98.602        0.000                      0                    2        0.209        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          8.321        0.000                      0                    4        0.503        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          8.321        0.000                      0                    4        0.428        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        8.321        0.000                      0                    4        0.428        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        8.322        0.000                      0                    4        0.503        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.847ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_X_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 1.014ns (16.532%)  route 5.120ns (83.468%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 8.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.621    -0.798    Driver_HDMI0/clk_out1
    SLICE_X28Y11         FDRE                                         r  Driver_HDMI0/Set_X_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 r  Driver_HDMI0/Set_X_reg[1]/Q
                         net (fo=4, routed)           1.171     0.891    Driver_HDMI0/Set_X[1]
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  Driver_HDMI0/rgb2dvi_i_25/O
                         net (fo=25, routed)          1.997     3.012    Driver_HDMI0/rgb2dvi_i_25_n_1
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.136 r  Driver_HDMI0/rgb2dvi_i_19/O
                         net (fo=6, routed)           1.293     4.429    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.553 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.659     5.212    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.336 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     5.336    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X32Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.565     8.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X32Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.570     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.031     9.183    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                          -5.336    
  -------------------------------------------------------------------
                         slack                                  3.847    

Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_Y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 1.138ns (18.691%)  route 4.950ns (81.309%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.620    -0.799    Driver_HDMI0/clk_out1
    SLICE_X26Y11         FDRE                                         r  Driver_HDMI0/Set_Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.281 f  Driver_HDMI0/Set_Y_reg[7]/Q
                         net (fo=2, routed)           0.645     0.364    Driver_HDMI0/Set_Y[7]
    SLICE_X27Y10         LUT4 (Prop_lut4_I0_O)        0.124     0.488 r  Driver_HDMI0/rgb2dvi_i_31/O
                         net (fo=1, routed)           0.403     0.891    Driver_HDMI0/rgb2dvi_i_31_n_1
    SLICE_X27Y10         LUT6 (Prop_lut6_I1_O)        0.124     1.015 r  Driver_HDMI0/rgb2dvi_i_27/O
                         net (fo=25, routed)          2.269     3.285    Driver_HDMI0/rgb2dvi_i_27_n_1
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.124     3.409 r  Driver_HDMI0/rgb2dvi_i_10/O
                         net (fo=6, routed)           1.033     4.442    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[6]
    SLICE_X32Y33         LUT6 (Prop_lut6_I1_O)        0.124     4.566 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.600     5.166    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.290 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     5.290    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[2]
    SLICE_X32Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.571     8.662    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.570     9.232    
                         clock uncertainty           -0.074     9.158    
    SLICE_X32Y32         FDRE (Setup_fdre_C_D)        0.031     9.189    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.189    
                         arrival time                          -5.290    
  -------------------------------------------------------------------
                         slack                                  3.899    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_X_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 1.014ns (16.745%)  route 5.041ns (83.255%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.621    -0.798    Driver_HDMI0/clk_out1
    SLICE_X28Y11         FDRE                                         r  Driver_HDMI0/Set_X_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 r  Driver_HDMI0/Set_X_reg[1]/Q
                         net (fo=4, routed)           1.171     0.891    Driver_HDMI0/Set_X[1]
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  Driver_HDMI0/rgb2dvi_i_25/O
                         net (fo=25, routed)          1.997     3.012    Driver_HDMI0/rgb2dvi_i_25_n_1
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.136 r  Driver_HDMI0/rgb2dvi_i_19/O
                         net (fo=6, routed)           1.293     4.429    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.553 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.581     5.134    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.258 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     5.258    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1_n_0
    SLICE_X32Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.564     8.655    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X32Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.570     9.225    
                         clock uncertainty           -0.074     9.151    
    SLICE_X32Y26         FDRE (Setup_fdre_C_D)        0.031     9.182    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  3.924    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_X_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 1.374ns (22.797%)  route 4.653ns (77.203%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.619    -0.800    Driver_HDMI0/clk_out1
    SLICE_X28Y13         FDRE                                         r  Driver_HDMI0/Set_X_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  Driver_HDMI0/Set_X_reg[10]/Q
                         net (fo=3, routed)           0.625     0.343    Driver_HDMI0/Set_X[10]
    SLICE_X30Y13         LUT4 (Prop_lut4_I3_O)        0.124     0.467 r  Driver_HDMI0/rgb2dvi_i_30/O
                         net (fo=1, routed)           0.670     1.137    Driver_HDMI0/rgb2dvi_i_30_n_1
    SLICE_X30Y13         LUT6 (Prop_lut6_I1_O)        0.124     1.261 r  Driver_HDMI0/rgb2dvi_i_26/O
                         net (fo=25, routed)          1.922     3.184    Driver_HDMI0/rgb2dvi_i_26_n_1
    SLICE_X32Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.308 r  Driver_HDMI0/rgb2dvi_i_16/O
                         net (fo=4, routed)           0.808     4.116    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[0]
    SLICE_X32Y33         LUT5 (Prop_lut5_I0_O)        0.152     4.268 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.628     4.895    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I2_O)        0.332     5.227 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     5.227    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[1]
    SLICE_X32Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.571     8.662    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.570     9.232    
                         clock uncertainty           -0.074     9.158    
    SLICE_X32Y32         FDRE (Setup_fdre_C_D)        0.031     9.189    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.189    
                         arrival time                          -5.227    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_X_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 1.014ns (17.008%)  route 4.948ns (82.992%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 8.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.621    -0.798    Driver_HDMI0/clk_out1
    SLICE_X28Y11         FDRE                                         r  Driver_HDMI0/Set_X_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 r  Driver_HDMI0/Set_X_reg[1]/Q
                         net (fo=4, routed)           1.171     0.891    Driver_HDMI0/Set_X[1]
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  Driver_HDMI0/rgb2dvi_i_25/O
                         net (fo=25, routed)          1.997     3.012    Driver_HDMI0/rgb2dvi_i_25_n_1
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.136 r  Driver_HDMI0/rgb2dvi_i_19/O
                         net (fo=6, routed)           1.137     4.273    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X32Y27         LUT6 (Prop_lut6_I1_O)        0.124     4.397 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_2/O
                         net (fo=1, routed)           0.643     5.040    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_2_n_0
    SLICE_X33Y27         LUT3 (Prop_lut3_I1_O)        0.124     5.164 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     5.164    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.565     8.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X33Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.570     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X33Y27         FDRE (Setup_fdre_C_D)        0.029     9.181    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                  4.017    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_Y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.926ns  (logic 1.138ns (19.204%)  route 4.788ns (80.796%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.620    -0.799    Driver_HDMI0/clk_out1
    SLICE_X26Y11         FDRE                                         r  Driver_HDMI0/Set_Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.281 f  Driver_HDMI0/Set_Y_reg[7]/Q
                         net (fo=2, routed)           0.645     0.364    Driver_HDMI0/Set_Y[7]
    SLICE_X27Y10         LUT4 (Prop_lut4_I0_O)        0.124     0.488 r  Driver_HDMI0/rgb2dvi_i_31/O
                         net (fo=1, routed)           0.403     0.891    Driver_HDMI0/rgb2dvi_i_31_n_1
    SLICE_X27Y10         LUT6 (Prop_lut6_I1_O)        0.124     1.015 r  Driver_HDMI0/rgb2dvi_i_27/O
                         net (fo=25, routed)          2.269     3.285    Driver_HDMI0/rgb2dvi_i_27_n_1
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.124     3.409 r  Driver_HDMI0/rgb2dvi_i_10/O
                         net (fo=6, routed)           1.033     4.442    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[6]
    SLICE_X32Y33         LUT6 (Prop_lut6_I1_O)        0.124     4.566 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.438     5.003    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.127 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     5.127    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[3]
    SLICE_X32Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.571     8.662    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.570     9.232    
                         clock uncertainty           -0.074     9.158    
    SLICE_X32Y32         FDRE (Setup_fdre_C_D)        0.032     9.190    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.190    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 1.630ns (27.970%)  route 4.198ns (72.030%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.656    -0.763    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.119 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.391     1.509    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X32Y14         LUT6 (Prop_lut6_I1_O)        0.124     1.633 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.955     2.588    Driver_HDMI0/douta[0]
    SLICE_X32Y18         LUT5 (Prop_lut5_I4_O)        0.124     2.712 r  Driver_HDMI0/rgb2dvi_i_8/O
                         net (fo=4, routed)           0.990     3.702    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.152     3.854 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.862     4.716    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I1_O)        0.348     5.064 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     5.064    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1_n_0
    SLICE_X34Y21         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.567     8.658    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y21         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.570     9.228    
                         clock uncertainty           -0.074     9.154    
    SLICE_X34Y21         FDRE (Setup_fdre_C_D)        0.079     9.233    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                          -5.064    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 1.630ns (28.920%)  route 4.006ns (71.080%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 8.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.656    -0.763    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.119 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.391     1.509    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X32Y14         LUT6 (Prop_lut6_I1_O)        0.124     1.633 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.955     2.588    Driver_HDMI0/douta[0]
    SLICE_X32Y18         LUT5 (Prop_lut5_I4_O)        0.124     2.712 r  Driver_HDMI0/rgb2dvi_i_8/O
                         net (fo=4, routed)           0.990     3.702    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.152     3.854 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.671     4.525    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X34Y22         LUT3 (Prop_lut3_I2_O)        0.348     4.873 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     4.873    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1_n_0
    SLICE_X34Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.565     8.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.570     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X34Y22         FDRE (Setup_fdre_C_D)        0.077     9.229    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                  4.356    

Slack (MET) :             4.363ns  (required time - arrival time)
  Source:                 Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 1.630ns (28.935%)  route 4.003ns (71.065%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 8.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.656    -0.763    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.119 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.391     1.509    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X32Y14         LUT6 (Prop_lut6_I1_O)        0.124     1.633 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.955     2.588    Driver_HDMI0/douta[0]
    SLICE_X32Y18         LUT5 (Prop_lut5_I4_O)        0.124     2.712 r  Driver_HDMI0/rgb2dvi_i_8/O
                         net (fo=4, routed)           0.990     3.702    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.152     3.854 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.668     4.522    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I1_O)        0.348     4.870 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     4.870    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X34Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.565     8.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.570     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X34Y22         FDRE (Setup_fdre_C_D)        0.081     9.233    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                          -4.870    
  -------------------------------------------------------------------
                         slack                                  4.363    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_X_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 0.890ns (16.070%)  route 4.648ns (83.930%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 8.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.621    -0.798    Driver_HDMI0/clk_out1
    SLICE_X28Y11         FDRE                                         r  Driver_HDMI0/Set_X_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 r  Driver_HDMI0/Set_X_reg[1]/Q
                         net (fo=4, routed)           1.171     0.891    Driver_HDMI0/Set_X[1]
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  Driver_HDMI0/rgb2dvi_i_25/O
                         net (fo=25, routed)          1.997     3.012    Driver_HDMI0/rgb2dvi_i_25_n_1
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.136 r  Driver_HDMI0/rgb2dvi_i_19/O
                         net (fo=6, routed)           1.480     4.616    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X32Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.740 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1/O
                         net (fo=1, routed)           0.000     4.740    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1_n_0
    SLICE_X32Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.565     8.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X32Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism              0.570     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.029     9.181    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                  4.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.141    -0.414 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.358    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.234    -0.555    
    SLICE_X1Y47          FDPE (Hold_fdpe_C_D)         0.075    -0.480    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.570    -0.556    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.350    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.839    -0.790    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism              0.234    -0.556    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.075    -0.481    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.915%)  route 0.114ns (38.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/Q
                         net (fo=1, routed)           0.114    -0.285    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[4]
    SLICE_X38Y31         LUT5 (Prop_lut5_I3_O)        0.045    -0.240 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[4]
    SLICE_X38Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.855    -0.774    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism              0.269    -0.505    
    SLICE_X38Y31         FDSE (Hold_fdse_C_D)         0.121    -0.384    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.589    -0.537    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.164    -0.373 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.317    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.859    -0.770    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.233    -0.537    
    SLICE_X38Y36         FDPE (Hold_fdpe_C_D)         0.060    -0.477    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.582%)  route 0.111ns (37.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X33Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/Q
                         net (fo=2, routed)           0.111    -0.291    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[1]
    SLICE_X34Y27         LUT6 (Prop_lut6_I4_O)        0.045    -0.246 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.246    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X34Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.850    -0.779    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.249    -0.530    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.120    -0.410    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.660%)  route 0.127ns (47.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.565    -0.561    Driver_IIC0/clk_out1
    SLICE_X12Y44         FDRE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.127    -0.294    Driver_IIC0/iic_wr_en_r0
    SLICE_X13Y44         FDRE                                         r  Driver_IIC0/iic_wr_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X13Y44         FDRE                                         r  Driver_IIC0/iic_wr_en_r1_reg/C
                         clock pessimism              0.246    -0.548    
    SLICE_X13Y44         FDRE (Hold_fdre_C_D)         0.075    -0.473    Driver_IIC0/iic_wr_en_r1_reg
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.125%)  route 0.151ns (44.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.151    -0.248    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X38Y31         LUT5 (Prop_lut5_I3_O)        0.045    -0.203 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.203    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1__1_n_0
    SLICE_X38Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.855    -0.774    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.269    -0.505    
    SLICE_X38Y31         FDRE (Hold_fdre_C_D)         0.121    -0.384    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.131%)  route 0.129ns (47.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.589    -0.537    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y13         FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.129    -0.267    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X33Y13         FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.858    -0.771    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y13         FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.247    -0.524    
    SLICE_X33Y13         FDRE (Hold_fdre_C_D)         0.070    -0.454    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.910%)  route 0.153ns (45.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X33Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           0.153    -0.247    rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in0_in
    SLICE_X34Y31         LUT3 (Prop_lut3_I2_O)        0.045    -0.202 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in9_in
    SLICE_X34Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.854    -0.775    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism              0.249    -0.526    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.121    -0.405    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.712%)  route 0.143ns (50.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.589    -0.537    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y13         FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.143    -0.254    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X33Y13         FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.858    -0.771    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y13         FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.247    -0.524    
    SLICE_X33Y13         FDRE (Hold_fdre_C_D)         0.066    -0.458    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y0      u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7      Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y48     Driver_Gyro0/Clk_Division0/Clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y43     Driver_Gyro0/Clk_Division0/Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y43     Driver_Gyro0/Clk_Division0/Count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y44     Driver_Gyro0/Clk_Division0/Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y44     Driver_Gyro0/Clk_Division0/Count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y44     Driver_Gyro0/Clk_Division0/Count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y44     Driver_Gyro0/Clk_Division0/Count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y45     Driver_Gyro0/Clk_Division0/Count_reg[16]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y41     Driver_Gyro0/Clk_Division0/Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y41     Driver_Gyro0/Clk_Division0/Count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y32     Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y32     Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y41     Driver_Gyro0/Clk_Division0/Count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y41     Driver_Gyro0/Clk_Division0/Count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y42     Driver_Gyro0/Clk_Division0/Count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y42     Driver_Gyro0/Clk_Division0/Count_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.155ns,  Total Violation       -0.155ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.000       -0.155     BUFGCTRL_X0Y1   rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.000       0.751      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.000       158.000    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       98.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.602ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.580ns (44.049%)  route 0.737ns (55.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 98.608 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.636    -0.783    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456    -0.327 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=23, routed)          0.737     0.410    Driver_Gyro0/Current_State[1]
    SLICE_X9Y47          LUT5 (Prop_lut5_I3_O)        0.124     0.534 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.000     0.534    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_1
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.517    98.608    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism              0.609    99.217    
                         clock uncertainty           -0.111    99.107    
    SLICE_X9Y47          FDRE (Setup_fdre_C_D)        0.029    99.136    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                         99.136    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                 98.602    

Slack (MET) :             98.748ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.608ns (51.180%)  route 0.580ns (48.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 98.608 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.636    -0.783    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456    -0.327 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=21, routed)          0.580     0.253    Driver_Gyro0/Current_State[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I2_O)        0.152     0.405 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.000     0.405    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_1
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.517    98.608    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism              0.609    99.217    
                         clock uncertainty           -0.111    99.107    
    SLICE_X9Y47          FDRE (Setup_fdre_C_D)        0.047    99.154    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                         99.154    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                 98.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.184ns (43.401%)  route 0.240ns (56.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.567    -0.559    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=21, routed)          0.240    -0.178    Driver_Gyro0/Current_State[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I2_O)        0.043    -0.135 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_1
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.837    -0.792    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism              0.233    -0.559    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.104    -0.455    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.873%)  route 0.238ns (56.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.567    -0.559    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=21, routed)          0.238    -0.180    Driver_Gyro0/Current_State[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I2_O)        0.045    -0.135 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_1
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.837    -0.792    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism              0.233    -0.559    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.091    -0.468    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.333    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y5    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X9Y47      Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X9Y47      Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y47      Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y47      Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y47      Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y47      Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y47      Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y47      Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y47      Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y47      Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_X_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 1.014ns (16.532%)  route 5.120ns (83.468%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 8.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.621    -0.798    Driver_HDMI0/clk_out1
    SLICE_X28Y11         FDRE                                         r  Driver_HDMI0/Set_X_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 r  Driver_HDMI0/Set_X_reg[1]/Q
                         net (fo=4, routed)           1.171     0.891    Driver_HDMI0/Set_X[1]
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  Driver_HDMI0/rgb2dvi_i_25/O
                         net (fo=25, routed)          1.997     3.012    Driver_HDMI0/rgb2dvi_i_25_n_1
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.136 r  Driver_HDMI0/rgb2dvi_i_19/O
                         net (fo=6, routed)           1.293     4.429    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.553 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.659     5.212    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.336 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     5.336    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X32Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.565     8.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X32Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.570     9.226    
                         clock uncertainty           -0.074     9.153    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.031     9.184    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.184    
                         arrival time                          -5.336    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_Y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 1.138ns (18.691%)  route 4.950ns (81.309%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.620    -0.799    Driver_HDMI0/clk_out1
    SLICE_X26Y11         FDRE                                         r  Driver_HDMI0/Set_Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.281 f  Driver_HDMI0/Set_Y_reg[7]/Q
                         net (fo=2, routed)           0.645     0.364    Driver_HDMI0/Set_Y[7]
    SLICE_X27Y10         LUT4 (Prop_lut4_I0_O)        0.124     0.488 r  Driver_HDMI0/rgb2dvi_i_31/O
                         net (fo=1, routed)           0.403     0.891    Driver_HDMI0/rgb2dvi_i_31_n_1
    SLICE_X27Y10         LUT6 (Prop_lut6_I1_O)        0.124     1.015 r  Driver_HDMI0/rgb2dvi_i_27/O
                         net (fo=25, routed)          2.269     3.285    Driver_HDMI0/rgb2dvi_i_27_n_1
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.124     3.409 r  Driver_HDMI0/rgb2dvi_i_10/O
                         net (fo=6, routed)           1.033     4.442    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[6]
    SLICE_X32Y33         LUT6 (Prop_lut6_I1_O)        0.124     4.566 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.600     5.166    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.290 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     5.290    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[2]
    SLICE_X32Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.571     8.662    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.570     9.232    
                         clock uncertainty           -0.074     9.159    
    SLICE_X32Y32         FDRE (Setup_fdre_C_D)        0.031     9.190    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.190    
                         arrival time                          -5.290    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_X_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 1.014ns (16.745%)  route 5.041ns (83.255%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.621    -0.798    Driver_HDMI0/clk_out1
    SLICE_X28Y11         FDRE                                         r  Driver_HDMI0/Set_X_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 r  Driver_HDMI0/Set_X_reg[1]/Q
                         net (fo=4, routed)           1.171     0.891    Driver_HDMI0/Set_X[1]
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  Driver_HDMI0/rgb2dvi_i_25/O
                         net (fo=25, routed)          1.997     3.012    Driver_HDMI0/rgb2dvi_i_25_n_1
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.136 r  Driver_HDMI0/rgb2dvi_i_19/O
                         net (fo=6, routed)           1.293     4.429    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.553 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.581     5.134    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.258 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     5.258    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1_n_0
    SLICE_X32Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.564     8.655    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X32Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.570     9.225    
                         clock uncertainty           -0.074     9.152    
    SLICE_X32Y26         FDRE (Setup_fdre_C_D)        0.031     9.183    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.962ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_X_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 1.374ns (22.797%)  route 4.653ns (77.203%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.619    -0.800    Driver_HDMI0/clk_out1
    SLICE_X28Y13         FDRE                                         r  Driver_HDMI0/Set_X_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  Driver_HDMI0/Set_X_reg[10]/Q
                         net (fo=3, routed)           0.625     0.343    Driver_HDMI0/Set_X[10]
    SLICE_X30Y13         LUT4 (Prop_lut4_I3_O)        0.124     0.467 r  Driver_HDMI0/rgb2dvi_i_30/O
                         net (fo=1, routed)           0.670     1.137    Driver_HDMI0/rgb2dvi_i_30_n_1
    SLICE_X30Y13         LUT6 (Prop_lut6_I1_O)        0.124     1.261 r  Driver_HDMI0/rgb2dvi_i_26/O
                         net (fo=25, routed)          1.922     3.184    Driver_HDMI0/rgb2dvi_i_26_n_1
    SLICE_X32Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.308 r  Driver_HDMI0/rgb2dvi_i_16/O
                         net (fo=4, routed)           0.808     4.116    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[0]
    SLICE_X32Y33         LUT5 (Prop_lut5_I0_O)        0.152     4.268 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.628     4.895    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I2_O)        0.332     5.227 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     5.227    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[1]
    SLICE_X32Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.571     8.662    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.570     9.232    
                         clock uncertainty           -0.074     9.159    
    SLICE_X32Y32         FDRE (Setup_fdre_C_D)        0.031     9.190    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.190    
                         arrival time                          -5.227    
  -------------------------------------------------------------------
                         slack                                  3.962    

Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_X_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 1.014ns (17.008%)  route 4.948ns (82.992%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 8.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.621    -0.798    Driver_HDMI0/clk_out1
    SLICE_X28Y11         FDRE                                         r  Driver_HDMI0/Set_X_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 r  Driver_HDMI0/Set_X_reg[1]/Q
                         net (fo=4, routed)           1.171     0.891    Driver_HDMI0/Set_X[1]
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  Driver_HDMI0/rgb2dvi_i_25/O
                         net (fo=25, routed)          1.997     3.012    Driver_HDMI0/rgb2dvi_i_25_n_1
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.136 r  Driver_HDMI0/rgb2dvi_i_19/O
                         net (fo=6, routed)           1.137     4.273    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X32Y27         LUT6 (Prop_lut6_I1_O)        0.124     4.397 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_2/O
                         net (fo=1, routed)           0.643     5.040    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_2_n_0
    SLICE_X33Y27         LUT3 (Prop_lut3_I1_O)        0.124     5.164 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     5.164    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.565     8.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X33Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.570     9.226    
                         clock uncertainty           -0.074     9.153    
    SLICE_X33Y27         FDRE (Setup_fdre_C_D)        0.029     9.182    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_Y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.926ns  (logic 1.138ns (19.204%)  route 4.788ns (80.796%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.620    -0.799    Driver_HDMI0/clk_out1
    SLICE_X26Y11         FDRE                                         r  Driver_HDMI0/Set_Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.281 f  Driver_HDMI0/Set_Y_reg[7]/Q
                         net (fo=2, routed)           0.645     0.364    Driver_HDMI0/Set_Y[7]
    SLICE_X27Y10         LUT4 (Prop_lut4_I0_O)        0.124     0.488 r  Driver_HDMI0/rgb2dvi_i_31/O
                         net (fo=1, routed)           0.403     0.891    Driver_HDMI0/rgb2dvi_i_31_n_1
    SLICE_X27Y10         LUT6 (Prop_lut6_I1_O)        0.124     1.015 r  Driver_HDMI0/rgb2dvi_i_27/O
                         net (fo=25, routed)          2.269     3.285    Driver_HDMI0/rgb2dvi_i_27_n_1
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.124     3.409 r  Driver_HDMI0/rgb2dvi_i_10/O
                         net (fo=6, routed)           1.033     4.442    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[6]
    SLICE_X32Y33         LUT6 (Prop_lut6_I1_O)        0.124     4.566 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.438     5.003    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.127 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     5.127    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[3]
    SLICE_X32Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.571     8.662    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.570     9.232    
                         clock uncertainty           -0.074     9.159    
    SLICE_X32Y32         FDRE (Setup_fdre_C_D)        0.032     9.191    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.191    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 1.630ns (27.970%)  route 4.198ns (72.030%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.656    -0.763    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.119 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.391     1.509    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X32Y14         LUT6 (Prop_lut6_I1_O)        0.124     1.633 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.955     2.588    Driver_HDMI0/douta[0]
    SLICE_X32Y18         LUT5 (Prop_lut5_I4_O)        0.124     2.712 r  Driver_HDMI0/rgb2dvi_i_8/O
                         net (fo=4, routed)           0.990     3.702    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.152     3.854 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.862     4.716    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I1_O)        0.348     5.064 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     5.064    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1_n_0
    SLICE_X34Y21         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.567     8.658    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y21         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.570     9.228    
                         clock uncertainty           -0.074     9.155    
    SLICE_X34Y21         FDRE (Setup_fdre_C_D)        0.079     9.234    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.234    
                         arrival time                          -5.064    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.357ns  (required time - arrival time)
  Source:                 Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 1.630ns (28.920%)  route 4.006ns (71.080%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 8.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.656    -0.763    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.119 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.391     1.509    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X32Y14         LUT6 (Prop_lut6_I1_O)        0.124     1.633 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.955     2.588    Driver_HDMI0/douta[0]
    SLICE_X32Y18         LUT5 (Prop_lut5_I4_O)        0.124     2.712 r  Driver_HDMI0/rgb2dvi_i_8/O
                         net (fo=4, routed)           0.990     3.702    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.152     3.854 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.671     4.525    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X34Y22         LUT3 (Prop_lut3_I2_O)        0.348     4.873 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     4.873    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1_n_0
    SLICE_X34Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.565     8.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.570     9.226    
                         clock uncertainty           -0.074     9.153    
    SLICE_X34Y22         FDRE (Setup_fdre_C_D)        0.077     9.230    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.230    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                  4.357    

Slack (MET) :             4.364ns  (required time - arrival time)
  Source:                 Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 1.630ns (28.935%)  route 4.003ns (71.065%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 8.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.656    -0.763    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.119 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.391     1.509    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X32Y14         LUT6 (Prop_lut6_I1_O)        0.124     1.633 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.955     2.588    Driver_HDMI0/douta[0]
    SLICE_X32Y18         LUT5 (Prop_lut5_I4_O)        0.124     2.712 r  Driver_HDMI0/rgb2dvi_i_8/O
                         net (fo=4, routed)           0.990     3.702    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.152     3.854 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.668     4.522    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I1_O)        0.348     4.870 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     4.870    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X34Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.565     8.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.570     9.226    
                         clock uncertainty           -0.074     9.153    
    SLICE_X34Y22         FDRE (Setup_fdre_C_D)        0.081     9.234    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.234    
                         arrival time                          -4.870    
  -------------------------------------------------------------------
                         slack                                  4.364    

Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_X_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 0.890ns (16.070%)  route 4.648ns (83.930%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 8.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.621    -0.798    Driver_HDMI0/clk_out1
    SLICE_X28Y11         FDRE                                         r  Driver_HDMI0/Set_X_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 r  Driver_HDMI0/Set_X_reg[1]/Q
                         net (fo=4, routed)           1.171     0.891    Driver_HDMI0/Set_X[1]
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  Driver_HDMI0/rgb2dvi_i_25/O
                         net (fo=25, routed)          1.997     3.012    Driver_HDMI0/rgb2dvi_i_25_n_1
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.136 r  Driver_HDMI0/rgb2dvi_i_19/O
                         net (fo=6, routed)           1.480     4.616    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X32Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.740 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1/O
                         net (fo=1, routed)           0.000     4.740    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1_n_0
    SLICE_X32Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.565     8.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X32Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism              0.570     9.226    
                         clock uncertainty           -0.074     9.153    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.029     9.182    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                  4.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.141    -0.414 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.358    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.234    -0.555    
    SLICE_X1Y47          FDPE (Hold_fdpe_C_D)         0.075    -0.480    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.570    -0.556    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.350    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.839    -0.790    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism              0.234    -0.556    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.075    -0.481    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.915%)  route 0.114ns (38.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/Q
                         net (fo=1, routed)           0.114    -0.285    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[4]
    SLICE_X38Y31         LUT5 (Prop_lut5_I3_O)        0.045    -0.240 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[4]
    SLICE_X38Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.855    -0.774    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism              0.269    -0.505    
    SLICE_X38Y31         FDSE (Hold_fdse_C_D)         0.121    -0.384    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.589    -0.537    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.164    -0.373 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.317    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.859    -0.770    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.233    -0.537    
    SLICE_X38Y36         FDPE (Hold_fdpe_C_D)         0.060    -0.477    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.582%)  route 0.111ns (37.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X33Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/Q
                         net (fo=2, routed)           0.111    -0.291    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[1]
    SLICE_X34Y27         LUT6 (Prop_lut6_I4_O)        0.045    -0.246 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.246    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X34Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.850    -0.779    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.249    -0.530    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.120    -0.410    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.660%)  route 0.127ns (47.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.565    -0.561    Driver_IIC0/clk_out1
    SLICE_X12Y44         FDRE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.127    -0.294    Driver_IIC0/iic_wr_en_r0
    SLICE_X13Y44         FDRE                                         r  Driver_IIC0/iic_wr_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X13Y44         FDRE                                         r  Driver_IIC0/iic_wr_en_r1_reg/C
                         clock pessimism              0.246    -0.548    
    SLICE_X13Y44         FDRE (Hold_fdre_C_D)         0.075    -0.473    Driver_IIC0/iic_wr_en_r1_reg
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.125%)  route 0.151ns (44.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.151    -0.248    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X38Y31         LUT5 (Prop_lut5_I3_O)        0.045    -0.203 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.203    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1__1_n_0
    SLICE_X38Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.855    -0.774    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.269    -0.505    
    SLICE_X38Y31         FDRE (Hold_fdre_C_D)         0.121    -0.384    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.131%)  route 0.129ns (47.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.589    -0.537    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y13         FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.129    -0.267    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X33Y13         FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.858    -0.771    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y13         FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.247    -0.524    
    SLICE_X33Y13         FDRE (Hold_fdre_C_D)         0.070    -0.454    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.910%)  route 0.153ns (45.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X33Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           0.153    -0.247    rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in0_in
    SLICE_X34Y31         LUT3 (Prop_lut3_I2_O)        0.045    -0.202 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in9_in
    SLICE_X34Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.854    -0.775    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism              0.249    -0.526    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.121    -0.405    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.712%)  route 0.143ns (50.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.589    -0.537    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y13         FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.143    -0.254    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X33Y13         FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.858    -0.771    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y13         FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.247    -0.524    
    SLICE_X33Y13         FDRE (Hold_fdre_C_D)         0.066    -0.458    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y0      u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7      Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y48     Driver_Gyro0/Clk_Division0/Clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y43     Driver_Gyro0/Clk_Division0/Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y43     Driver_Gyro0/Clk_Division0/Count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y44     Driver_Gyro0/Clk_Division0/Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y44     Driver_Gyro0/Clk_Division0/Count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y44     Driver_Gyro0/Clk_Division0/Count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y44     Driver_Gyro0/Clk_Division0/Count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y45     Driver_Gyro0/Clk_Division0/Count_reg[16]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y41     Driver_Gyro0/Clk_Division0/Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y41     Driver_Gyro0/Clk_Division0/Count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y32     Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y32     Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y41     Driver_Gyro0/Clk_Division0/Count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y41     Driver_Gyro0/Clk_Division0/Count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y42     Driver_Gyro0/Clk_Division0/Count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y42     Driver_Gyro0/Clk_Division0/Count_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.155ns,  Total Violation       -0.155ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.000       -0.155     BUFGCTRL_X0Y1   rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.000       0.751      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.000       158.000    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       98.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.606ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.580ns (44.049%)  route 0.737ns (55.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 98.608 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.636    -0.783    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456    -0.327 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=23, routed)          0.737     0.410    Driver_Gyro0/Current_State[1]
    SLICE_X9Y47          LUT5 (Prop_lut5_I3_O)        0.124     0.534 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.000     0.534    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_1
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.517    98.608    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism              0.609    99.217    
                         clock uncertainty           -0.106    99.111    
    SLICE_X9Y47          FDRE (Setup_fdre_C_D)        0.029    99.140    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                         99.140    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                 98.606    

Slack (MET) :             98.753ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.608ns (51.180%)  route 0.580ns (48.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 98.608 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.636    -0.783    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456    -0.327 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=21, routed)          0.580     0.253    Driver_Gyro0/Current_State[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I2_O)        0.152     0.405 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.000     0.405    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_1
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.517    98.608    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism              0.609    99.217    
                         clock uncertainty           -0.106    99.111    
    SLICE_X9Y47          FDRE (Setup_fdre_C_D)        0.047    99.158    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                         99.158    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                 98.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.184ns (43.401%)  route 0.240ns (56.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.567    -0.559    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=21, routed)          0.240    -0.178    Driver_Gyro0/Current_State[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I2_O)        0.043    -0.135 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_1
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.837    -0.792    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism              0.233    -0.559    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.104    -0.455    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.873%)  route 0.238ns (56.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.567    -0.559    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=21, routed)          0.238    -0.180    Driver_Gyro0/Current_State[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I2_O)        0.045    -0.135 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_1
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.837    -0.792    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism              0.233    -0.559    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.091    -0.468    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.333    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y5    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X9Y47      Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X9Y47      Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y47      Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y47      Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y47      Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y47      Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y47      Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y47      Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y47      Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y47      Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.847ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_X_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 1.014ns (16.532%)  route 5.120ns (83.468%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 8.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.621    -0.798    Driver_HDMI0/clk_out1
    SLICE_X28Y11         FDRE                                         r  Driver_HDMI0/Set_X_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 r  Driver_HDMI0/Set_X_reg[1]/Q
                         net (fo=4, routed)           1.171     0.891    Driver_HDMI0/Set_X[1]
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  Driver_HDMI0/rgb2dvi_i_25/O
                         net (fo=25, routed)          1.997     3.012    Driver_HDMI0/rgb2dvi_i_25_n_1
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.136 r  Driver_HDMI0/rgb2dvi_i_19/O
                         net (fo=6, routed)           1.293     4.429    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.553 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.659     5.212    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.336 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     5.336    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X32Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.565     8.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X32Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.570     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.031     9.183    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                          -5.336    
  -------------------------------------------------------------------
                         slack                                  3.847    

Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_Y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 1.138ns (18.691%)  route 4.950ns (81.309%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.620    -0.799    Driver_HDMI0/clk_out1
    SLICE_X26Y11         FDRE                                         r  Driver_HDMI0/Set_Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.281 f  Driver_HDMI0/Set_Y_reg[7]/Q
                         net (fo=2, routed)           0.645     0.364    Driver_HDMI0/Set_Y[7]
    SLICE_X27Y10         LUT4 (Prop_lut4_I0_O)        0.124     0.488 r  Driver_HDMI0/rgb2dvi_i_31/O
                         net (fo=1, routed)           0.403     0.891    Driver_HDMI0/rgb2dvi_i_31_n_1
    SLICE_X27Y10         LUT6 (Prop_lut6_I1_O)        0.124     1.015 r  Driver_HDMI0/rgb2dvi_i_27/O
                         net (fo=25, routed)          2.269     3.285    Driver_HDMI0/rgb2dvi_i_27_n_1
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.124     3.409 r  Driver_HDMI0/rgb2dvi_i_10/O
                         net (fo=6, routed)           1.033     4.442    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[6]
    SLICE_X32Y33         LUT6 (Prop_lut6_I1_O)        0.124     4.566 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.600     5.166    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.290 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     5.290    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[2]
    SLICE_X32Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.571     8.662    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.570     9.232    
                         clock uncertainty           -0.074     9.158    
    SLICE_X32Y32         FDRE (Setup_fdre_C_D)        0.031     9.189    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.189    
                         arrival time                          -5.290    
  -------------------------------------------------------------------
                         slack                                  3.899    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_X_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 1.014ns (16.745%)  route 5.041ns (83.255%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.621    -0.798    Driver_HDMI0/clk_out1
    SLICE_X28Y11         FDRE                                         r  Driver_HDMI0/Set_X_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 r  Driver_HDMI0/Set_X_reg[1]/Q
                         net (fo=4, routed)           1.171     0.891    Driver_HDMI0/Set_X[1]
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  Driver_HDMI0/rgb2dvi_i_25/O
                         net (fo=25, routed)          1.997     3.012    Driver_HDMI0/rgb2dvi_i_25_n_1
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.136 r  Driver_HDMI0/rgb2dvi_i_19/O
                         net (fo=6, routed)           1.293     4.429    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.553 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.581     5.134    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.258 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     5.258    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1_n_0
    SLICE_X32Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.564     8.655    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X32Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.570     9.225    
                         clock uncertainty           -0.074     9.151    
    SLICE_X32Y26         FDRE (Setup_fdre_C_D)        0.031     9.182    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  3.924    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_X_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 1.374ns (22.797%)  route 4.653ns (77.203%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.619    -0.800    Driver_HDMI0/clk_out1
    SLICE_X28Y13         FDRE                                         r  Driver_HDMI0/Set_X_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  Driver_HDMI0/Set_X_reg[10]/Q
                         net (fo=3, routed)           0.625     0.343    Driver_HDMI0/Set_X[10]
    SLICE_X30Y13         LUT4 (Prop_lut4_I3_O)        0.124     0.467 r  Driver_HDMI0/rgb2dvi_i_30/O
                         net (fo=1, routed)           0.670     1.137    Driver_HDMI0/rgb2dvi_i_30_n_1
    SLICE_X30Y13         LUT6 (Prop_lut6_I1_O)        0.124     1.261 r  Driver_HDMI0/rgb2dvi_i_26/O
                         net (fo=25, routed)          1.922     3.184    Driver_HDMI0/rgb2dvi_i_26_n_1
    SLICE_X32Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.308 r  Driver_HDMI0/rgb2dvi_i_16/O
                         net (fo=4, routed)           0.808     4.116    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[0]
    SLICE_X32Y33         LUT5 (Prop_lut5_I0_O)        0.152     4.268 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.628     4.895    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I2_O)        0.332     5.227 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     5.227    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[1]
    SLICE_X32Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.571     8.662    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.570     9.232    
                         clock uncertainty           -0.074     9.158    
    SLICE_X32Y32         FDRE (Setup_fdre_C_D)        0.031     9.189    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.189    
                         arrival time                          -5.227    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_X_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 1.014ns (17.008%)  route 4.948ns (82.992%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 8.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.621    -0.798    Driver_HDMI0/clk_out1
    SLICE_X28Y11         FDRE                                         r  Driver_HDMI0/Set_X_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 r  Driver_HDMI0/Set_X_reg[1]/Q
                         net (fo=4, routed)           1.171     0.891    Driver_HDMI0/Set_X[1]
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  Driver_HDMI0/rgb2dvi_i_25/O
                         net (fo=25, routed)          1.997     3.012    Driver_HDMI0/rgb2dvi_i_25_n_1
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.136 r  Driver_HDMI0/rgb2dvi_i_19/O
                         net (fo=6, routed)           1.137     4.273    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X32Y27         LUT6 (Prop_lut6_I1_O)        0.124     4.397 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_2/O
                         net (fo=1, routed)           0.643     5.040    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_2_n_0
    SLICE_X33Y27         LUT3 (Prop_lut3_I1_O)        0.124     5.164 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     5.164    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.565     8.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X33Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.570     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X33Y27         FDRE (Setup_fdre_C_D)        0.029     9.181    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                  4.017    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_Y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.926ns  (logic 1.138ns (19.204%)  route 4.788ns (80.796%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.620    -0.799    Driver_HDMI0/clk_out1
    SLICE_X26Y11         FDRE                                         r  Driver_HDMI0/Set_Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.281 f  Driver_HDMI0/Set_Y_reg[7]/Q
                         net (fo=2, routed)           0.645     0.364    Driver_HDMI0/Set_Y[7]
    SLICE_X27Y10         LUT4 (Prop_lut4_I0_O)        0.124     0.488 r  Driver_HDMI0/rgb2dvi_i_31/O
                         net (fo=1, routed)           0.403     0.891    Driver_HDMI0/rgb2dvi_i_31_n_1
    SLICE_X27Y10         LUT6 (Prop_lut6_I1_O)        0.124     1.015 r  Driver_HDMI0/rgb2dvi_i_27/O
                         net (fo=25, routed)          2.269     3.285    Driver_HDMI0/rgb2dvi_i_27_n_1
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.124     3.409 r  Driver_HDMI0/rgb2dvi_i_10/O
                         net (fo=6, routed)           1.033     4.442    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[6]
    SLICE_X32Y33         LUT6 (Prop_lut6_I1_O)        0.124     4.566 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.438     5.003    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.127 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     5.127    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[3]
    SLICE_X32Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.571     8.662    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.570     9.232    
                         clock uncertainty           -0.074     9.158    
    SLICE_X32Y32         FDRE (Setup_fdre_C_D)        0.032     9.190    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.190    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 1.630ns (27.970%)  route 4.198ns (72.030%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.656    -0.763    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.119 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.391     1.509    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X32Y14         LUT6 (Prop_lut6_I1_O)        0.124     1.633 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.955     2.588    Driver_HDMI0/douta[0]
    SLICE_X32Y18         LUT5 (Prop_lut5_I4_O)        0.124     2.712 r  Driver_HDMI0/rgb2dvi_i_8/O
                         net (fo=4, routed)           0.990     3.702    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.152     3.854 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.862     4.716    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I1_O)        0.348     5.064 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     5.064    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1_n_0
    SLICE_X34Y21         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.567     8.658    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y21         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.570     9.228    
                         clock uncertainty           -0.074     9.154    
    SLICE_X34Y21         FDRE (Setup_fdre_C_D)        0.079     9.233    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                          -5.064    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 1.630ns (28.920%)  route 4.006ns (71.080%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 8.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.656    -0.763    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.119 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.391     1.509    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X32Y14         LUT6 (Prop_lut6_I1_O)        0.124     1.633 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.955     2.588    Driver_HDMI0/douta[0]
    SLICE_X32Y18         LUT5 (Prop_lut5_I4_O)        0.124     2.712 r  Driver_HDMI0/rgb2dvi_i_8/O
                         net (fo=4, routed)           0.990     3.702    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.152     3.854 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.671     4.525    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X34Y22         LUT3 (Prop_lut3_I2_O)        0.348     4.873 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     4.873    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1_n_0
    SLICE_X34Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.565     8.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.570     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X34Y22         FDRE (Setup_fdre_C_D)        0.077     9.229    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                  4.356    

Slack (MET) :             4.363ns  (required time - arrival time)
  Source:                 Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 1.630ns (28.935%)  route 4.003ns (71.065%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 8.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.656    -0.763    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.119 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.391     1.509    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X32Y14         LUT6 (Prop_lut6_I1_O)        0.124     1.633 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.955     2.588    Driver_HDMI0/douta[0]
    SLICE_X32Y18         LUT5 (Prop_lut5_I4_O)        0.124     2.712 r  Driver_HDMI0/rgb2dvi_i_8/O
                         net (fo=4, routed)           0.990     3.702    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.152     3.854 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.668     4.522    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I1_O)        0.348     4.870 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     4.870    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X34Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.565     8.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.570     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X34Y22         FDRE (Setup_fdre_C_D)        0.081     9.233    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                          -4.870    
  -------------------------------------------------------------------
                         slack                                  4.363    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_X_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 0.890ns (16.070%)  route 4.648ns (83.930%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 8.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.621    -0.798    Driver_HDMI0/clk_out1
    SLICE_X28Y11         FDRE                                         r  Driver_HDMI0/Set_X_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 r  Driver_HDMI0/Set_X_reg[1]/Q
                         net (fo=4, routed)           1.171     0.891    Driver_HDMI0/Set_X[1]
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  Driver_HDMI0/rgb2dvi_i_25/O
                         net (fo=25, routed)          1.997     3.012    Driver_HDMI0/rgb2dvi_i_25_n_1
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.136 r  Driver_HDMI0/rgb2dvi_i_19/O
                         net (fo=6, routed)           1.480     4.616    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X32Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.740 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1/O
                         net (fo=1, routed)           0.000     4.740    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1_n_0
    SLICE_X32Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.565     8.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X32Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism              0.570     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.029     9.181    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                  4.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.141    -0.414 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.358    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.234    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X1Y47          FDPE (Hold_fdpe_C_D)         0.075    -0.406    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.570    -0.556    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.350    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.839    -0.790    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism              0.234    -0.556    
                         clock uncertainty            0.074    -0.482    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.075    -0.407    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.915%)  route 0.114ns (38.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/Q
                         net (fo=1, routed)           0.114    -0.285    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[4]
    SLICE_X38Y31         LUT5 (Prop_lut5_I3_O)        0.045    -0.240 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[4]
    SLICE_X38Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.855    -0.774    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism              0.269    -0.505    
                         clock uncertainty            0.074    -0.431    
    SLICE_X38Y31         FDSE (Hold_fdse_C_D)         0.121    -0.310    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.589    -0.537    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.164    -0.373 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.317    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.859    -0.770    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.233    -0.537    
                         clock uncertainty            0.074    -0.463    
    SLICE_X38Y36         FDPE (Hold_fdpe_C_D)         0.060    -0.403    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.582%)  route 0.111ns (37.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X33Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/Q
                         net (fo=2, routed)           0.111    -0.291    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[1]
    SLICE_X34Y27         LUT6 (Prop_lut6_I4_O)        0.045    -0.246 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.246    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X34Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.850    -0.779    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.249    -0.530    
                         clock uncertainty            0.074    -0.456    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.120    -0.336    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.660%)  route 0.127ns (47.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.565    -0.561    Driver_IIC0/clk_out1
    SLICE_X12Y44         FDRE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.127    -0.294    Driver_IIC0/iic_wr_en_r0
    SLICE_X13Y44         FDRE                                         r  Driver_IIC0/iic_wr_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X13Y44         FDRE                                         r  Driver_IIC0/iic_wr_en_r1_reg/C
                         clock pessimism              0.246    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X13Y44         FDRE (Hold_fdre_C_D)         0.075    -0.399    Driver_IIC0/iic_wr_en_r1_reg
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.125%)  route 0.151ns (44.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.151    -0.248    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X38Y31         LUT5 (Prop_lut5_I3_O)        0.045    -0.203 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.203    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1__1_n_0
    SLICE_X38Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.855    -0.774    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.269    -0.505    
                         clock uncertainty            0.074    -0.431    
    SLICE_X38Y31         FDRE (Hold_fdre_C_D)         0.121    -0.310    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.131%)  route 0.129ns (47.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.589    -0.537    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y13         FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.129    -0.267    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X33Y13         FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.858    -0.771    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y13         FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.247    -0.524    
                         clock uncertainty            0.074    -0.450    
    SLICE_X33Y13         FDRE (Hold_fdre_C_D)         0.070    -0.380    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.910%)  route 0.153ns (45.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X33Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           0.153    -0.247    rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in0_in
    SLICE_X34Y31         LUT3 (Prop_lut3_I2_O)        0.045    -0.202 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in9_in
    SLICE_X34Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.854    -0.775    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism              0.249    -0.526    
                         clock uncertainty            0.074    -0.452    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.121    -0.331    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.712%)  route 0.143ns (50.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.589    -0.537    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y13         FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.143    -0.254    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X33Y13         FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.858    -0.771    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y13         FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.247    -0.524    
                         clock uncertainty            0.074    -0.450    
    SLICE_X33Y13         FDRE (Hold_fdre_C_D)         0.066    -0.384    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.130    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        5.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 0.478ns (7.353%)  route 6.023ns (92.647%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 11.801 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.023     5.778    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    11.801    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490    12.291    
                         clock uncertainty           -0.214    12.077    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.057    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         11.057    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.352ns  (logic 0.478ns (7.526%)  route 5.874ns (92.474%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 11.801 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.874     5.629    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    11.801    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490    12.291    
                         clock uncertainty           -0.214    12.077    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.057    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.057    
                         arrival time                          -5.629    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 0.478ns (7.584%)  route 5.825ns (92.416%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 11.803 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.825     5.580    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    11.803    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490    12.293    
                         clock uncertainty           -0.214    12.079    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.059    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         11.059    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 0.478ns (7.720%)  route 5.713ns (92.280%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 11.803 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.713     5.469    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    11.803    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490    12.293    
                         clock uncertainty           -0.214    12.079    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.059    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.059    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.142ns  (logic 0.478ns (7.782%)  route 5.664ns (92.218%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 11.804 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.664     5.420    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    11.804    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490    12.294    
                         clock uncertainty           -0.214    12.080    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.060    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         11.060    
                         arrival time                          -5.420    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 0.478ns (8.156%)  route 5.382ns (91.844%))
  Logic Levels:           0  
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 11.808 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.382     5.138    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    11.808    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490    12.298    
                         clock uncertainty           -0.214    12.084    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.064    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.064    
                         arrival time                          -5.138    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 0.478ns (8.180%)  route 5.366ns (91.820%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 11.804 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.366     5.121    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    11.804    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490    12.294    
                         clock uncertainty           -0.214    12.080    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.060    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.060    
                         arrival time                          -5.121    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 0.478ns (8.211%)  route 5.343ns (91.789%))
  Logic Levels:           0  
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 11.808 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.343     5.098    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    11.808    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490    12.298    
                         clock uncertainty           -0.214    12.084    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.064    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         11.064    
                         arrival time                          -5.098    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             6.529ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 0.456ns (8.063%)  route 5.199ns (91.937%))
  Logic Levels:           0  
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 11.804 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.689    -0.730    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDSE (Prop_fdse_C_Q)         0.456    -0.274 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           5.199     4.926    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    11.804    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490    12.294    
                         clock uncertainty           -0.214    12.080    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    11.455    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.455    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  6.529    

Slack (MET) :             6.652ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 0.456ns (8.243%)  route 5.076ns (91.757%))
  Logic Levels:           0  
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 11.804 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.689    -0.730    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           5.076     4.802    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    11.804    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490    12.294    
                         clock uncertainty           -0.214    12.080    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.455    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.455    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                  6.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.418ns (10.973%)  route 3.391ns (89.027%))
  Logic Levels:           0  
  Clock Path Skew:        3.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -4.606 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    -3.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.909 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.566    -1.343    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDSE (Prop_fdse_C_Q)         0.418    -0.925 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.391     2.466    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.572    -0.847    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.759 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     0.858    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.954 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693     2.646    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.490     2.156    
                         clock uncertainty            0.214     2.371    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.063     2.308    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.128ns (6.274%)  route 1.912ns (93.726%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           1.912     1.499    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.214     1.336    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.035     1.301    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.148ns (5.650%)  route 2.471ns (94.350%))
  Logic Levels:           0  
  Clock Path Skew:        1.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.589    -0.537    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.148    -0.389 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.471     2.082    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.214     1.338    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     1.844    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.148ns (5.638%)  route 2.477ns (94.362%))
  Logic Levels:           0  
  Clock Path Skew:        1.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.589    -0.537    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.148    -0.389 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.477     2.088    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.214     1.338    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     1.844    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.148ns (5.605%)  route 2.493ns (94.395%))
  Logic Levels:           0  
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.589    -0.537    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.148    -0.389 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.493     2.103    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.214     1.336    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     1.842    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.164ns (7.582%)  route 1.999ns (92.418%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           1.999     1.623    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.214     1.338    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.357    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.141ns (6.459%)  route 2.042ns (93.541%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDSE (Prop_fdse_C_Q)         0.141    -0.401 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.042     1.641    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.214     1.336    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.355    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.141ns (6.454%)  route 2.044ns (93.546%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.141    -0.402 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.044     1.641    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.214     1.334    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.353    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.164ns (7.480%)  route 2.028ns (92.520%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.028     1.652    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.214     1.338    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     1.357    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.164ns (7.470%)  route 2.031ns (92.530%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDSE (Prop_fdse_C_Q)         0.164    -0.378 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.031     1.653    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.214     1.336    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.355    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.298    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        5.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 0.478ns (7.353%)  route 6.023ns (92.647%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 11.801 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.023     5.778    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    11.801    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490    12.291    
                         clock uncertainty           -0.214    12.077    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.057    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         11.057    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.352ns  (logic 0.478ns (7.526%)  route 5.874ns (92.474%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 11.801 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.874     5.629    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    11.801    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490    12.291    
                         clock uncertainty           -0.214    12.077    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.057    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.057    
                         arrival time                          -5.629    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 0.478ns (7.584%)  route 5.825ns (92.416%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 11.803 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.825     5.580    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    11.803    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490    12.293    
                         clock uncertainty           -0.214    12.079    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.059    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         11.059    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 0.478ns (7.720%)  route 5.713ns (92.280%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 11.803 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.713     5.469    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    11.803    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490    12.293    
                         clock uncertainty           -0.214    12.079    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.059    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.059    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.142ns  (logic 0.478ns (7.782%)  route 5.664ns (92.218%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 11.804 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.664     5.420    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    11.804    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490    12.294    
                         clock uncertainty           -0.214    12.080    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.060    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         11.060    
                         arrival time                          -5.420    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 0.478ns (8.156%)  route 5.382ns (91.844%))
  Logic Levels:           0  
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 11.808 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.382     5.138    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    11.808    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490    12.298    
                         clock uncertainty           -0.214    12.084    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.064    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.064    
                         arrival time                          -5.138    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 0.478ns (8.180%)  route 5.366ns (91.820%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 11.804 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.366     5.121    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    11.804    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490    12.294    
                         clock uncertainty           -0.214    12.080    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.060    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.060    
                         arrival time                          -5.121    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 0.478ns (8.211%)  route 5.343ns (91.789%))
  Logic Levels:           0  
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 11.808 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.343     5.098    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    11.808    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490    12.298    
                         clock uncertainty           -0.214    12.084    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.064    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         11.064    
                         arrival time                          -5.098    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             6.529ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 0.456ns (8.063%)  route 5.199ns (91.937%))
  Logic Levels:           0  
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 11.804 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.689    -0.730    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDSE (Prop_fdse_C_Q)         0.456    -0.274 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           5.199     4.926    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    11.804    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490    12.294    
                         clock uncertainty           -0.214    12.080    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    11.455    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.455    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  6.529    

Slack (MET) :             6.653ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 0.456ns (8.243%)  route 5.076ns (91.757%))
  Logic Levels:           0  
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 11.804 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.689    -0.730    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           5.076     4.802    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    11.804    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490    12.294    
                         clock uncertainty           -0.214    12.080    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.455    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.455    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                  6.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.418ns (10.973%)  route 3.391ns (89.027%))
  Logic Levels:           0  
  Clock Path Skew:        3.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -4.606 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    -3.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.909 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.566    -1.343    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDSE (Prop_fdse_C_Q)         0.418    -0.925 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.391     2.466    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.572    -0.847    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.759 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     0.858    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.954 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693     2.646    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.490     2.156    
                         clock uncertainty            0.214     2.370    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.063     2.307    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.128ns (6.274%)  route 1.912ns (93.726%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           1.912     1.499    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.214     1.336    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.035     1.301    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.148ns (5.650%)  route 2.471ns (94.350%))
  Logic Levels:           0  
  Clock Path Skew:        1.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.589    -0.537    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.148    -0.389 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.471     2.082    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.214     1.338    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     1.844    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.148ns (5.638%)  route 2.477ns (94.362%))
  Logic Levels:           0  
  Clock Path Skew:        1.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.589    -0.537    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.148    -0.389 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.477     2.088    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.214     1.338    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     1.844    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.148ns (5.605%)  route 2.493ns (94.395%))
  Logic Levels:           0  
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.589    -0.537    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.148    -0.389 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.493     2.103    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.214     1.336    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     1.842    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.164ns (7.582%)  route 1.999ns (92.418%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           1.999     1.623    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.214     1.338    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.357    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.141ns (6.459%)  route 2.042ns (93.541%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDSE (Prop_fdse_C_Q)         0.141    -0.401 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.042     1.641    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.214     1.336    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.355    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.141ns (6.454%)  route 2.044ns (93.546%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.141    -0.402 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.044     1.641    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.214     1.334    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.353    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.164ns (7.480%)  route 2.028ns (92.520%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.028     1.652    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.214     1.338    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     1.357    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.164ns (7.470%)  route 2.031ns (92.530%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDSE (Prop_fdse_C_Q)         0.164    -0.378 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.031     1.653    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.214     1.336    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.355    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.298    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       98.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.602ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.580ns (44.049%)  route 0.737ns (55.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 98.608 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.636    -0.783    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456    -0.327 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=23, routed)          0.737     0.410    Driver_Gyro0/Current_State[1]
    SLICE_X9Y47          LUT5 (Prop_lut5_I3_O)        0.124     0.534 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.000     0.534    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_1
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.517    98.608    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism              0.609    99.217    
                         clock uncertainty           -0.111    99.107    
    SLICE_X9Y47          FDRE (Setup_fdre_C_D)        0.029    99.136    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                         99.136    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                 98.602    

Slack (MET) :             98.748ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.608ns (51.180%)  route 0.580ns (48.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 98.608 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.636    -0.783    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456    -0.327 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=21, routed)          0.580     0.253    Driver_Gyro0/Current_State[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I2_O)        0.152     0.405 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.000     0.405    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_1
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.517    98.608    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism              0.609    99.217    
                         clock uncertainty           -0.111    99.107    
    SLICE_X9Y47          FDRE (Setup_fdre_C_D)        0.047    99.154    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                         99.154    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                 98.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.184ns (43.401%)  route 0.240ns (56.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.567    -0.559    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=21, routed)          0.240    -0.178    Driver_Gyro0/Current_State[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I2_O)        0.043    -0.135 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_1
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.837    -0.792    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism              0.233    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.104    -0.345    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.873%)  route 0.238ns (56.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.567    -0.559    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=21, routed)          0.238    -0.180    Driver_Gyro0/Current_State[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I2_O)        0.045    -0.135 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_1
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.837    -0.792    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism              0.233    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.091    -0.358    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.222    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.847ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_X_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 1.014ns (16.532%)  route 5.120ns (83.468%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 8.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.621    -0.798    Driver_HDMI0/clk_out1
    SLICE_X28Y11         FDRE                                         r  Driver_HDMI0/Set_X_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 r  Driver_HDMI0/Set_X_reg[1]/Q
                         net (fo=4, routed)           1.171     0.891    Driver_HDMI0/Set_X[1]
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  Driver_HDMI0/rgb2dvi_i_25/O
                         net (fo=25, routed)          1.997     3.012    Driver_HDMI0/rgb2dvi_i_25_n_1
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.136 r  Driver_HDMI0/rgb2dvi_i_19/O
                         net (fo=6, routed)           1.293     4.429    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.553 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.659     5.212    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.336 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     5.336    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X32Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.565     8.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X32Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.570     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.031     9.183    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                          -5.336    
  -------------------------------------------------------------------
                         slack                                  3.847    

Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_Y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 1.138ns (18.691%)  route 4.950ns (81.309%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.620    -0.799    Driver_HDMI0/clk_out1
    SLICE_X26Y11         FDRE                                         r  Driver_HDMI0/Set_Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.281 f  Driver_HDMI0/Set_Y_reg[7]/Q
                         net (fo=2, routed)           0.645     0.364    Driver_HDMI0/Set_Y[7]
    SLICE_X27Y10         LUT4 (Prop_lut4_I0_O)        0.124     0.488 r  Driver_HDMI0/rgb2dvi_i_31/O
                         net (fo=1, routed)           0.403     0.891    Driver_HDMI0/rgb2dvi_i_31_n_1
    SLICE_X27Y10         LUT6 (Prop_lut6_I1_O)        0.124     1.015 r  Driver_HDMI0/rgb2dvi_i_27/O
                         net (fo=25, routed)          2.269     3.285    Driver_HDMI0/rgb2dvi_i_27_n_1
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.124     3.409 r  Driver_HDMI0/rgb2dvi_i_10/O
                         net (fo=6, routed)           1.033     4.442    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[6]
    SLICE_X32Y33         LUT6 (Prop_lut6_I1_O)        0.124     4.566 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.600     5.166    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.290 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     5.290    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[2]
    SLICE_X32Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.571     8.662    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.570     9.232    
                         clock uncertainty           -0.074     9.158    
    SLICE_X32Y32         FDRE (Setup_fdre_C_D)        0.031     9.189    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.189    
                         arrival time                          -5.290    
  -------------------------------------------------------------------
                         slack                                  3.899    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_X_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 1.014ns (16.745%)  route 5.041ns (83.255%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.621    -0.798    Driver_HDMI0/clk_out1
    SLICE_X28Y11         FDRE                                         r  Driver_HDMI0/Set_X_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 r  Driver_HDMI0/Set_X_reg[1]/Q
                         net (fo=4, routed)           1.171     0.891    Driver_HDMI0/Set_X[1]
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  Driver_HDMI0/rgb2dvi_i_25/O
                         net (fo=25, routed)          1.997     3.012    Driver_HDMI0/rgb2dvi_i_25_n_1
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.136 r  Driver_HDMI0/rgb2dvi_i_19/O
                         net (fo=6, routed)           1.293     4.429    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.553 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.581     5.134    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.258 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     5.258    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1_n_0
    SLICE_X32Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.564     8.655    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X32Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.570     9.225    
                         clock uncertainty           -0.074     9.151    
    SLICE_X32Y26         FDRE (Setup_fdre_C_D)        0.031     9.182    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  3.924    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_X_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 1.374ns (22.797%)  route 4.653ns (77.203%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.619    -0.800    Driver_HDMI0/clk_out1
    SLICE_X28Y13         FDRE                                         r  Driver_HDMI0/Set_X_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  Driver_HDMI0/Set_X_reg[10]/Q
                         net (fo=3, routed)           0.625     0.343    Driver_HDMI0/Set_X[10]
    SLICE_X30Y13         LUT4 (Prop_lut4_I3_O)        0.124     0.467 r  Driver_HDMI0/rgb2dvi_i_30/O
                         net (fo=1, routed)           0.670     1.137    Driver_HDMI0/rgb2dvi_i_30_n_1
    SLICE_X30Y13         LUT6 (Prop_lut6_I1_O)        0.124     1.261 r  Driver_HDMI0/rgb2dvi_i_26/O
                         net (fo=25, routed)          1.922     3.184    Driver_HDMI0/rgb2dvi_i_26_n_1
    SLICE_X32Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.308 r  Driver_HDMI0/rgb2dvi_i_16/O
                         net (fo=4, routed)           0.808     4.116    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[0]
    SLICE_X32Y33         LUT5 (Prop_lut5_I0_O)        0.152     4.268 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.628     4.895    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I2_O)        0.332     5.227 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     5.227    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[1]
    SLICE_X32Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.571     8.662    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.570     9.232    
                         clock uncertainty           -0.074     9.158    
    SLICE_X32Y32         FDRE (Setup_fdre_C_D)        0.031     9.189    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.189    
                         arrival time                          -5.227    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_X_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 1.014ns (17.008%)  route 4.948ns (82.992%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 8.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.621    -0.798    Driver_HDMI0/clk_out1
    SLICE_X28Y11         FDRE                                         r  Driver_HDMI0/Set_X_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 r  Driver_HDMI0/Set_X_reg[1]/Q
                         net (fo=4, routed)           1.171     0.891    Driver_HDMI0/Set_X[1]
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  Driver_HDMI0/rgb2dvi_i_25/O
                         net (fo=25, routed)          1.997     3.012    Driver_HDMI0/rgb2dvi_i_25_n_1
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.136 r  Driver_HDMI0/rgb2dvi_i_19/O
                         net (fo=6, routed)           1.137     4.273    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X32Y27         LUT6 (Prop_lut6_I1_O)        0.124     4.397 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_2/O
                         net (fo=1, routed)           0.643     5.040    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_2_n_0
    SLICE_X33Y27         LUT3 (Prop_lut3_I1_O)        0.124     5.164 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     5.164    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.565     8.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X33Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.570     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X33Y27         FDRE (Setup_fdre_C_D)        0.029     9.181    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                  4.017    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_Y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.926ns  (logic 1.138ns (19.204%)  route 4.788ns (80.796%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.620    -0.799    Driver_HDMI0/clk_out1
    SLICE_X26Y11         FDRE                                         r  Driver_HDMI0/Set_Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.281 f  Driver_HDMI0/Set_Y_reg[7]/Q
                         net (fo=2, routed)           0.645     0.364    Driver_HDMI0/Set_Y[7]
    SLICE_X27Y10         LUT4 (Prop_lut4_I0_O)        0.124     0.488 r  Driver_HDMI0/rgb2dvi_i_31/O
                         net (fo=1, routed)           0.403     0.891    Driver_HDMI0/rgb2dvi_i_31_n_1
    SLICE_X27Y10         LUT6 (Prop_lut6_I1_O)        0.124     1.015 r  Driver_HDMI0/rgb2dvi_i_27/O
                         net (fo=25, routed)          2.269     3.285    Driver_HDMI0/rgb2dvi_i_27_n_1
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.124     3.409 r  Driver_HDMI0/rgb2dvi_i_10/O
                         net (fo=6, routed)           1.033     4.442    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[6]
    SLICE_X32Y33         LUT6 (Prop_lut6_I1_O)        0.124     4.566 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.438     5.003    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.127 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     5.127    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[3]
    SLICE_X32Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.571     8.662    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.570     9.232    
                         clock uncertainty           -0.074     9.158    
    SLICE_X32Y32         FDRE (Setup_fdre_C_D)        0.032     9.190    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.190    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 1.630ns (27.970%)  route 4.198ns (72.030%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.656    -0.763    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.119 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.391     1.509    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X32Y14         LUT6 (Prop_lut6_I1_O)        0.124     1.633 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.955     2.588    Driver_HDMI0/douta[0]
    SLICE_X32Y18         LUT5 (Prop_lut5_I4_O)        0.124     2.712 r  Driver_HDMI0/rgb2dvi_i_8/O
                         net (fo=4, routed)           0.990     3.702    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.152     3.854 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.862     4.716    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I1_O)        0.348     5.064 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     5.064    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1_n_0
    SLICE_X34Y21         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.567     8.658    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y21         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.570     9.228    
                         clock uncertainty           -0.074     9.154    
    SLICE_X34Y21         FDRE (Setup_fdre_C_D)        0.079     9.233    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                          -5.064    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 1.630ns (28.920%)  route 4.006ns (71.080%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 8.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.656    -0.763    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.119 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.391     1.509    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X32Y14         LUT6 (Prop_lut6_I1_O)        0.124     1.633 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.955     2.588    Driver_HDMI0/douta[0]
    SLICE_X32Y18         LUT5 (Prop_lut5_I4_O)        0.124     2.712 r  Driver_HDMI0/rgb2dvi_i_8/O
                         net (fo=4, routed)           0.990     3.702    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.152     3.854 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.671     4.525    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X34Y22         LUT3 (Prop_lut3_I2_O)        0.348     4.873 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     4.873    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1_n_0
    SLICE_X34Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.565     8.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.570     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X34Y22         FDRE (Setup_fdre_C_D)        0.077     9.229    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                  4.356    

Slack (MET) :             4.363ns  (required time - arrival time)
  Source:                 Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 1.630ns (28.935%)  route 4.003ns (71.065%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 8.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.656    -0.763    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.119 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.391     1.509    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X32Y14         LUT6 (Prop_lut6_I1_O)        0.124     1.633 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.955     2.588    Driver_HDMI0/douta[0]
    SLICE_X32Y18         LUT5 (Prop_lut5_I4_O)        0.124     2.712 r  Driver_HDMI0/rgb2dvi_i_8/O
                         net (fo=4, routed)           0.990     3.702    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.152     3.854 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.668     4.522    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I1_O)        0.348     4.870 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     4.870    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X34Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.565     8.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.570     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X34Y22         FDRE (Setup_fdre_C_D)        0.081     9.233    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                          -4.870    
  -------------------------------------------------------------------
                         slack                                  4.363    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_X_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 0.890ns (16.070%)  route 4.648ns (83.930%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 8.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.621    -0.798    Driver_HDMI0/clk_out1
    SLICE_X28Y11         FDRE                                         r  Driver_HDMI0/Set_X_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 r  Driver_HDMI0/Set_X_reg[1]/Q
                         net (fo=4, routed)           1.171     0.891    Driver_HDMI0/Set_X[1]
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  Driver_HDMI0/rgb2dvi_i_25/O
                         net (fo=25, routed)          1.997     3.012    Driver_HDMI0/rgb2dvi_i_25_n_1
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.136 r  Driver_HDMI0/rgb2dvi_i_19/O
                         net (fo=6, routed)           1.480     4.616    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X32Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.740 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1/O
                         net (fo=1, routed)           0.000     4.740    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1_n_0
    SLICE_X32Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.565     8.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X32Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism              0.570     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.029     9.181    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                  4.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.141    -0.414 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.358    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.234    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X1Y47          FDPE (Hold_fdpe_C_D)         0.075    -0.406    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.570    -0.556    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.350    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.839    -0.790    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism              0.234    -0.556    
                         clock uncertainty            0.074    -0.482    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.075    -0.407    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.915%)  route 0.114ns (38.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/Q
                         net (fo=1, routed)           0.114    -0.285    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[4]
    SLICE_X38Y31         LUT5 (Prop_lut5_I3_O)        0.045    -0.240 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[4]
    SLICE_X38Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.855    -0.774    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism              0.269    -0.505    
                         clock uncertainty            0.074    -0.431    
    SLICE_X38Y31         FDSE (Hold_fdse_C_D)         0.121    -0.310    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.589    -0.537    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.164    -0.373 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.317    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.859    -0.770    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.233    -0.537    
                         clock uncertainty            0.074    -0.463    
    SLICE_X38Y36         FDPE (Hold_fdpe_C_D)         0.060    -0.403    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.582%)  route 0.111ns (37.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X33Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/Q
                         net (fo=2, routed)           0.111    -0.291    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[1]
    SLICE_X34Y27         LUT6 (Prop_lut6_I4_O)        0.045    -0.246 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.246    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X34Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.850    -0.779    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.249    -0.530    
                         clock uncertainty            0.074    -0.456    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.120    -0.336    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.660%)  route 0.127ns (47.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.565    -0.561    Driver_IIC0/clk_out1
    SLICE_X12Y44         FDRE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.127    -0.294    Driver_IIC0/iic_wr_en_r0
    SLICE_X13Y44         FDRE                                         r  Driver_IIC0/iic_wr_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X13Y44         FDRE                                         r  Driver_IIC0/iic_wr_en_r1_reg/C
                         clock pessimism              0.246    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X13Y44         FDRE (Hold_fdre_C_D)         0.075    -0.399    Driver_IIC0/iic_wr_en_r1_reg
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.125%)  route 0.151ns (44.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.151    -0.248    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X38Y31         LUT5 (Prop_lut5_I3_O)        0.045    -0.203 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.203    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1__1_n_0
    SLICE_X38Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.855    -0.774    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.269    -0.505    
                         clock uncertainty            0.074    -0.431    
    SLICE_X38Y31         FDRE (Hold_fdre_C_D)         0.121    -0.310    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.131%)  route 0.129ns (47.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.589    -0.537    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y13         FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.129    -0.267    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X33Y13         FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.858    -0.771    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y13         FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.247    -0.524    
                         clock uncertainty            0.074    -0.450    
    SLICE_X33Y13         FDRE (Hold_fdre_C_D)         0.070    -0.380    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.910%)  route 0.153ns (45.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X33Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           0.153    -0.247    rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in0_in
    SLICE_X34Y31         LUT3 (Prop_lut3_I2_O)        0.045    -0.202 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in9_in
    SLICE_X34Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.854    -0.775    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism              0.249    -0.526    
                         clock uncertainty            0.074    -0.452    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.121    -0.331    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.712%)  route 0.143ns (50.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.589    -0.537    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y13         FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.143    -0.254    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X33Y13         FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.858    -0.771    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y13         FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.247    -0.524    
                         clock uncertainty            0.074    -0.450    
    SLICE_X33Y13         FDRE (Hold_fdre_C_D)         0.066    -0.384    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.130    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        5.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 0.478ns (7.353%)  route 6.023ns (92.647%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 11.801 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.023     5.778    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    11.801    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490    12.291    
                         clock uncertainty           -0.214    12.077    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.057    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         11.057    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.352ns  (logic 0.478ns (7.526%)  route 5.874ns (92.474%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 11.801 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.874     5.629    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    11.801    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490    12.291    
                         clock uncertainty           -0.214    12.077    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.057    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.057    
                         arrival time                          -5.629    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 0.478ns (7.584%)  route 5.825ns (92.416%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 11.803 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.825     5.580    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    11.803    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490    12.293    
                         clock uncertainty           -0.214    12.079    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.059    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         11.059    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 0.478ns (7.720%)  route 5.713ns (92.280%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 11.803 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.713     5.469    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    11.803    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490    12.293    
                         clock uncertainty           -0.214    12.079    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.059    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.059    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.142ns  (logic 0.478ns (7.782%)  route 5.664ns (92.218%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 11.804 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.664     5.420    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    11.804    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490    12.294    
                         clock uncertainty           -0.214    12.080    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.060    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         11.060    
                         arrival time                          -5.420    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 0.478ns (8.156%)  route 5.382ns (91.844%))
  Logic Levels:           0  
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 11.808 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.382     5.138    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    11.808    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490    12.298    
                         clock uncertainty           -0.214    12.084    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.064    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.064    
                         arrival time                          -5.138    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 0.478ns (8.180%)  route 5.366ns (91.820%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 11.804 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.366     5.121    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    11.804    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490    12.294    
                         clock uncertainty           -0.214    12.080    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.060    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.060    
                         arrival time                          -5.121    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 0.478ns (8.211%)  route 5.343ns (91.789%))
  Logic Levels:           0  
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 11.808 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.343     5.098    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    11.808    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490    12.298    
                         clock uncertainty           -0.214    12.084    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.064    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         11.064    
                         arrival time                          -5.098    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             6.529ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 0.456ns (8.063%)  route 5.199ns (91.937%))
  Logic Levels:           0  
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 11.804 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.689    -0.730    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDSE (Prop_fdse_C_Q)         0.456    -0.274 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           5.199     4.926    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    11.804    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490    12.294    
                         clock uncertainty           -0.214    12.080    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    11.455    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.455    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  6.529    

Slack (MET) :             6.652ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 0.456ns (8.243%)  route 5.076ns (91.757%))
  Logic Levels:           0  
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 11.804 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.689    -0.730    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           5.076     4.802    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    11.804    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490    12.294    
                         clock uncertainty           -0.214    12.080    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.455    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.455    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                  6.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.418ns (10.973%)  route 3.391ns (89.027%))
  Logic Levels:           0  
  Clock Path Skew:        3.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -4.606 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    -3.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.909 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.566    -1.343    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDSE (Prop_fdse_C_Q)         0.418    -0.925 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.391     2.466    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.572    -0.847    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.759 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     0.858    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.954 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693     2.646    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.490     2.156    
                         clock uncertainty            0.214     2.371    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.063     2.308    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.128ns (6.274%)  route 1.912ns (93.726%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           1.912     1.499    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.214     1.336    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.035     1.301    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.148ns (5.650%)  route 2.471ns (94.350%))
  Logic Levels:           0  
  Clock Path Skew:        1.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.589    -0.537    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.148    -0.389 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.471     2.082    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.214     1.338    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     1.844    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.148ns (5.638%)  route 2.477ns (94.362%))
  Logic Levels:           0  
  Clock Path Skew:        1.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.589    -0.537    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.148    -0.389 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.477     2.088    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.214     1.338    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     1.844    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.148ns (5.605%)  route 2.493ns (94.395%))
  Logic Levels:           0  
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.589    -0.537    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.148    -0.389 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.493     2.103    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.214     1.336    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     1.842    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.164ns (7.582%)  route 1.999ns (92.418%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           1.999     1.623    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.214     1.338    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.357    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.141ns (6.459%)  route 2.042ns (93.541%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDSE (Prop_fdse_C_Q)         0.141    -0.401 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.042     1.641    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.214     1.336    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.355    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.141ns (6.454%)  route 2.044ns (93.546%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.141    -0.402 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.044     1.641    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.214     1.334    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.353    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.164ns (7.480%)  route 2.028ns (92.520%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.028     1.652    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.214     1.338    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     1.357    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.164ns (7.470%)  route 2.031ns (92.530%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDSE (Prop_fdse_C_Q)         0.164    -0.378 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.031     1.653    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.214     1.336    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.355    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.298    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        5.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 0.478ns (7.353%)  route 6.023ns (92.647%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 11.801 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.023     5.778    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    11.801    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490    12.291    
                         clock uncertainty           -0.214    12.077    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.057    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         11.057    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.352ns  (logic 0.478ns (7.526%)  route 5.874ns (92.474%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 11.801 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.874     5.629    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    11.801    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490    12.291    
                         clock uncertainty           -0.214    12.077    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.057    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.057    
                         arrival time                          -5.629    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 0.478ns (7.584%)  route 5.825ns (92.416%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 11.803 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.825     5.580    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    11.803    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490    12.293    
                         clock uncertainty           -0.214    12.079    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.059    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         11.059    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 0.478ns (7.720%)  route 5.713ns (92.280%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 11.803 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.713     5.469    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    11.803    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490    12.293    
                         clock uncertainty           -0.214    12.079    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.059    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.059    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.142ns  (logic 0.478ns (7.782%)  route 5.664ns (92.218%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 11.804 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.664     5.420    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    11.804    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490    12.294    
                         clock uncertainty           -0.214    12.080    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.060    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         11.060    
                         arrival time                          -5.420    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 0.478ns (8.156%)  route 5.382ns (91.844%))
  Logic Levels:           0  
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 11.808 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.382     5.138    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    11.808    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490    12.298    
                         clock uncertainty           -0.214    12.084    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.064    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.064    
                         arrival time                          -5.138    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 0.478ns (8.180%)  route 5.366ns (91.820%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 11.804 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.366     5.121    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    11.804    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490    12.294    
                         clock uncertainty           -0.214    12.080    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.060    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.060    
                         arrival time                          -5.121    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 0.478ns (8.211%)  route 5.343ns (91.789%))
  Logic Levels:           0  
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 11.808 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.343     5.098    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    11.808    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490    12.298    
                         clock uncertainty           -0.214    12.084    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.064    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         11.064    
                         arrival time                          -5.098    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             6.529ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 0.456ns (8.063%)  route 5.199ns (91.937%))
  Logic Levels:           0  
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 11.804 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.689    -0.730    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDSE (Prop_fdse_C_Q)         0.456    -0.274 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           5.199     4.926    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    11.804    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490    12.294    
                         clock uncertainty           -0.214    12.080    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    11.455    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.455    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  6.529    

Slack (MET) :             6.653ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 0.456ns (8.243%)  route 5.076ns (91.757%))
  Logic Levels:           0  
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 11.804 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.689    -0.730    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           5.076     4.802    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.452     8.543    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.626 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    10.164    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.255 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    11.804    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490    12.294    
                         clock uncertainty           -0.214    12.080    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.455    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.455    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                  6.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.418ns (10.973%)  route 3.391ns (89.027%))
  Logic Levels:           0  
  Clock Path Skew:        3.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -4.606 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    -3.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.909 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.566    -1.343    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDSE (Prop_fdse_C_Q)         0.418    -0.925 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.391     2.466    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.572    -0.847    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.759 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     0.858    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.954 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693     2.646    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.490     2.156    
                         clock uncertainty            0.214     2.370    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.063     2.307    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.128ns (6.274%)  route 1.912ns (93.726%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           1.912     1.499    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.214     1.336    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.035     1.301    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.148ns (5.650%)  route 2.471ns (94.350%))
  Logic Levels:           0  
  Clock Path Skew:        1.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.589    -0.537    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.148    -0.389 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.471     2.082    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.214     1.338    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     1.844    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.148ns (5.638%)  route 2.477ns (94.362%))
  Logic Levels:           0  
  Clock Path Skew:        1.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.589    -0.537    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.148    -0.389 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.477     2.088    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.214     1.338    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     1.844    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.148ns (5.605%)  route 2.493ns (94.395%))
  Logic Levels:           0  
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.589    -0.537    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.148    -0.389 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.493     2.103    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.214     1.336    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     1.842    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.164ns (7.582%)  route 1.999ns (92.418%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           1.999     1.623    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.214     1.338    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.357    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.141ns (6.459%)  route 2.042ns (93.541%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDSE (Prop_fdse_C_Q)         0.141    -0.401 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.042     1.641    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.214     1.336    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.355    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.141ns (6.454%)  route 2.044ns (93.546%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.141    -0.402 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.044     1.641    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.214     1.334    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.353    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.164ns (7.480%)  route 2.028ns (92.520%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.028     1.652    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.214     1.338    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     1.357    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.164ns (7.470%)  route 2.031ns (92.530%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDSE (Prop_fdse_C_Q)         0.164    -0.378 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.031     1.653    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.214     1.336    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.355    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.298    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       98.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.602ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.580ns (44.049%)  route 0.737ns (55.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 98.608 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.636    -0.783    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456    -0.327 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=23, routed)          0.737     0.410    Driver_Gyro0/Current_State[1]
    SLICE_X9Y47          LUT5 (Prop_lut5_I3_O)        0.124     0.534 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.000     0.534    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_1
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.517    98.608    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism              0.609    99.217    
                         clock uncertainty           -0.111    99.107    
    SLICE_X9Y47          FDRE (Setup_fdre_C_D)        0.029    99.136    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                         99.136    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                 98.602    

Slack (MET) :             98.748ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.608ns (51.180%)  route 0.580ns (48.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 98.608 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.636    -0.783    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456    -0.327 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=21, routed)          0.580     0.253    Driver_Gyro0/Current_State[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I2_O)        0.152     0.405 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.000     0.405    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_1
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.517    98.608    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism              0.609    99.217    
                         clock uncertainty           -0.111    99.107    
    SLICE_X9Y47          FDRE (Setup_fdre_C_D)        0.047    99.154    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                         99.154    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                 98.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.184ns (43.401%)  route 0.240ns (56.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.567    -0.559    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=21, routed)          0.240    -0.178    Driver_Gyro0/Current_State[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I2_O)        0.043    -0.135 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_1
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.837    -0.792    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism              0.233    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.104    -0.345    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.873%)  route 0.238ns (56.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.567    -0.559    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=21, routed)          0.238    -0.180    Driver_Gyro0/Current_State[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I2_O)        0.045    -0.135 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_1
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.837    -0.792    Driver_Gyro0/clk_out2
    SLICE_X9Y47          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism              0.233    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.091    -0.358    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.222    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.520     8.611    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.588     9.199    
                         clock uncertainty           -0.074     9.125    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     8.591    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.520     8.611    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.588     9.199    
                         clock uncertainty           -0.074     9.125    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     8.591    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.520     8.611    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.588     9.199    
                         clock uncertainty           -0.074     9.125    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     8.591    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.520     8.611    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.588     9.199    
                         clock uncertainty           -0.074     9.125    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     8.591    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  8.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.520     8.611    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.588     9.199    
                         clock uncertainty           -0.074     9.125    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     8.591    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.520     8.611    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.588     9.199    
                         clock uncertainty           -0.074     9.125    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     8.591    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.520     8.611    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.588     9.199    
                         clock uncertainty           -0.074     9.125    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     8.591    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.520     8.611    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.588     9.199    
                         clock uncertainty           -0.074     9.125    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     8.591    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  8.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.074    -0.468    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.617    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.074    -0.468    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.617    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.074    -0.468    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.617    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.074    -0.468    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.617    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.428    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.520     8.611    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.588     9.199    
                         clock uncertainty           -0.074     9.125    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     8.591    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.520     8.611    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.588     9.199    
                         clock uncertainty           -0.074     9.125    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     8.591    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.520     8.611    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.588     9.199    
                         clock uncertainty           -0.074     9.125    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     8.591    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.520     8.611    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.588     9.199    
                         clock uncertainty           -0.074     9.125    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     8.591    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  8.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.074    -0.468    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.617    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.074    -0.468    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.617    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.074    -0.468    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.617    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.074    -0.468    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.617    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.428    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.322ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.520     8.611    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.588     9.199    
                         clock uncertainty           -0.074     9.126    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     8.592    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  8.322    

Slack (MET) :             8.322ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.520     8.611    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.588     9.199    
                         clock uncertainty           -0.074     9.126    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     8.592    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  8.322    

Slack (MET) :             8.322ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.520     8.611    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.588     9.199    
                         clock uncertainty           -0.074     9.126    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     8.592    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  8.322    

Slack (MET) :             8.322ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         1.520     8.611    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.588     9.199    
                         clock uncertainty           -0.074     9.126    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     8.592    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  8.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=328, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    





