Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Dec 17 14:21:44 2019
| Host         : laptopJBO running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_ps_pl_wrapper_timing_summary_routed.rpt -pb design_ps_pl_wrapper_timing_summary_routed.pb -rpx design_ps_pl_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_ps_pl_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.438        0.000                      0                15498        0.024        0.000                      0                15498        3.020        0.000                       0                  5632  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 5.000}        10.000          100.000         
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.438        0.000                      0                15493        0.024        0.000                      0                15493        3.750        0.000                       0                  5626  
sys_clk_pin         5.071        0.000                      0                    5        0.357        0.000                      0                    5        3.020        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state_reg[s_ready_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 0.952ns (15.147%)  route 5.333ns (84.853%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.700     2.994    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/aclk
    SLICE_X31Y99         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state_reg[s_ready_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state_reg[s_ready_i]/Q
                         net (fo=30, routed)          3.744     7.194    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/m_sc_recv[0]
    SLICE_X62Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.318 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_i_9/O
                         net (fo=3, routed)           0.634     7.952    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_2_0
    SLICE_X66Y83         LUT5 (Prop_lut5_I4_O)        0.124     8.076 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_7/O
                         net (fo=1, routed)           0.661     8.737    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_7_n_0
    SLICE_X66Y83         LUT6 (Prop_lut6_I3_O)        0.124     8.861 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_2/O
                         net (fo=1, routed)           0.294     9.155    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_2_n_0
    SLICE_X64Y83         LUT5 (Prop_lut5_I0_O)        0.124     9.279 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_1/O
                         net (fo=1, routed)           0.000     9.279    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1_n_3
    SLICE_X64Y83         FDSE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.534    12.713    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X64Y83         FDSE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/C
                         clock pessimism              0.129    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X64Y83         FDSE (Setup_fdse_C_D)        0.029    12.717    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 2.087ns (36.023%)  route 3.707ns (63.977%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.714     3.008    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/aclk
    SLICE_X61Y93         FDSE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDSE (Prop_fdse_C_Q)         0.456     3.464 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          1.162     4.626    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]
    SLICE_X62Y92         SRL16E (Prop_srl16e_A0_Q)    0.152     4.778 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][5]_srl16/Q
                         net (fo=3, routed)           0.432     5.211    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/b_awlen_i[5]
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.348     5.559 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_6/O
                         net (fo=1, routed)           0.714     6.273    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_6_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.397 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.397    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0_n_9
    SLICE_X63Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.967 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_push1_carry/CO[2]
                         net (fo=1, routed)           0.317     7.283    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]_0[0]
    SLICE_X62Y91         LUT4 (Prop_lut4_I2_O)        0.313     7.596 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16_i_1__0/O
                         net (fo=9, routed)           0.519     8.115    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push
    SLICE_X63Y91         LUT2 (Prop_lut2_I1_O)        0.124     8.239 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_cnt[8]_i_1/O
                         net (fo=9, routed)           0.562     8.802    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X65Y92         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.540    12.719    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X65Y92         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism              0.229    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X65Y92         FDRE (Setup_fdre_C_R)       -0.429    12.365    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 2.087ns (36.023%)  route 3.707ns (63.977%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.714     3.008    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/aclk
    SLICE_X61Y93         FDSE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDSE (Prop_fdse_C_Q)         0.456     3.464 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          1.162     4.626    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]
    SLICE_X62Y92         SRL16E (Prop_srl16e_A0_Q)    0.152     4.778 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][5]_srl16/Q
                         net (fo=3, routed)           0.432     5.211    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/b_awlen_i[5]
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.348     5.559 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_6/O
                         net (fo=1, routed)           0.714     6.273    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_6_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.397 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.397    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0_n_9
    SLICE_X63Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.967 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_push1_carry/CO[2]
                         net (fo=1, routed)           0.317     7.283    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]_0[0]
    SLICE_X62Y91         LUT4 (Prop_lut4_I2_O)        0.313     7.596 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16_i_1__0/O
                         net (fo=9, routed)           0.519     8.115    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push
    SLICE_X63Y91         LUT2 (Prop_lut2_I1_O)        0.124     8.239 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_cnt[8]_i_1/O
                         net (fo=9, routed)           0.562     8.802    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X65Y92         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.540    12.719    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X65Y92         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
                         clock pessimism              0.229    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X65Y92         FDRE (Setup_fdre_C_R)       -0.429    12.365    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 2.087ns (36.023%)  route 3.707ns (63.977%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.714     3.008    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/aclk
    SLICE_X61Y93         FDSE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDSE (Prop_fdse_C_Q)         0.456     3.464 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          1.162     4.626    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]
    SLICE_X62Y92         SRL16E (Prop_srl16e_A0_Q)    0.152     4.778 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][5]_srl16/Q
                         net (fo=3, routed)           0.432     5.211    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/b_awlen_i[5]
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.348     5.559 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_6/O
                         net (fo=1, routed)           0.714     6.273    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_6_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.397 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.397    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0_n_9
    SLICE_X63Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.967 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_push1_carry/CO[2]
                         net (fo=1, routed)           0.317     7.283    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]_0[0]
    SLICE_X62Y91         LUT4 (Prop_lut4_I2_O)        0.313     7.596 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16_i_1__0/O
                         net (fo=9, routed)           0.519     8.115    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push
    SLICE_X63Y91         LUT2 (Prop_lut2_I1_O)        0.124     8.239 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_cnt[8]_i_1/O
                         net (fo=9, routed)           0.562     8.802    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X65Y92         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.540    12.719    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X65Y92         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/C
                         clock pessimism              0.229    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X65Y92         FDRE (Setup_fdre_C_R)       -0.429    12.365    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 2.087ns (36.023%)  route 3.707ns (63.977%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.714     3.008    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/aclk
    SLICE_X61Y93         FDSE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDSE (Prop_fdse_C_Q)         0.456     3.464 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          1.162     4.626    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]
    SLICE_X62Y92         SRL16E (Prop_srl16e_A0_Q)    0.152     4.778 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][5]_srl16/Q
                         net (fo=3, routed)           0.432     5.211    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/b_awlen_i[5]
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.348     5.559 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_6/O
                         net (fo=1, routed)           0.714     6.273    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_6_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.397 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.397    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0_n_9
    SLICE_X63Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.967 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_push1_carry/CO[2]
                         net (fo=1, routed)           0.317     7.283    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]_0[0]
    SLICE_X62Y91         LUT4 (Prop_lut4_I2_O)        0.313     7.596 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16_i_1__0/O
                         net (fo=9, routed)           0.519     8.115    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push
    SLICE_X63Y91         LUT2 (Prop_lut2_I1_O)        0.124     8.239 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_cnt[8]_i_1/O
                         net (fo=9, routed)           0.562     8.802    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X65Y92         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.540    12.719    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X65Y92         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[8]/C
                         clock pessimism              0.229    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X65Y92         FDRE (Setup_fdre_C_R)       -0.429    12.365    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bresp_fifo_0/cnt_read_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 2.112ns (36.558%)  route 3.665ns (63.442%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.714     3.008    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/aclk
    SLICE_X61Y93         FDSE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDSE (Prop_fdse_C_Q)         0.456     3.464 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          1.162     4.626    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]
    SLICE_X62Y92         SRL16E (Prop_srl16e_A0_Q)    0.152     4.778 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][5]_srl16/Q
                         net (fo=3, routed)           0.432     5.211    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/b_awlen_i[5]
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.348     5.559 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_6/O
                         net (fo=1, routed)           0.714     6.273    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_6_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.397 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.397    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0_n_9
    SLICE_X63Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.967 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_push1_carry/CO[2]
                         net (fo=1, routed)           0.317     7.283    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]_0[0]
    SLICE_X62Y91         LUT4 (Prop_lut4_I2_O)        0.313     7.596 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16_i_1__0/O
                         net (fo=9, routed)           0.519     8.115    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push
    SLICE_X63Y91         LUT2 (Prop_lut2_I1_O)        0.149     8.264 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read[3]_i_1/O
                         net (fo=4, routed)           0.521     8.785    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bresp_fifo_0/E[0]
    SLICE_X64Y89         FDSE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bresp_fifo_0/cnt_read_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.539    12.718    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bresp_fifo_0/aclk
    SLICE_X64Y89         FDSE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bresp_fifo_0/cnt_read_reg[0]/C
                         clock pessimism              0.229    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X64Y89         FDSE (Setup_fdse_C_CE)      -0.413    12.380    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bresp_fifo_0/cnt_read_reg[0]
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 2.523ns (40.667%)  route 3.681ns (59.333%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.713     3.007    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/aclk
    SLICE_X61Y91         FDSE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDSE (Prop_fdse_C_Q)         0.419     3.426 f  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[2]/Q
                         net (fo=20, routed)          1.089     4.515    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[2]
    SLICE_X61Y93         LUT4 (Prop_lut4_I0_O)        0.327     4.842 f  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/s_axi_wready_INST_0_i_2/O
                         net (fo=18, routed)          0.577     5.419    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[2]_1
    SLICE_X61Y94         LUT6 (Prop_lut6_I2_O)        0.332     5.751 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/s_axi_wready_INST_0/O
                         net (fo=19, routed)          0.654     6.404    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/count_reg[0]
    SLICE_X61Y95         LUT5 (Prop_lut5_I3_O)        0.124     6.528 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_5/O
                         net (fo=5, routed)           0.567     7.095    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/next
    SLICE_X63Y95         LUT2 (Prop_lut2_I1_O)        0.124     7.219 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[5]_i_3/O
                         net (fo=1, routed)           0.000     7.219    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/WR.aw_channel_0/axaddr_incr[2]
    SLICE_X63Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.751 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.751    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[5]_i_2_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.085 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[9]_i_2/O[1]
                         net (fo=1, routed)           0.795     8.880    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]_0[4]
    SLICE_X64Y95         LUT3 (Prop_lut3_I0_O)        0.331     9.211 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.211    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X64Y95         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.541    12.720    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X64Y95         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.229    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X64Y95         FDRE (Setup_fdre_C_D)        0.075    12.870    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.870    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/gen_thread_loop[3].active_cnt_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 0.890ns (14.609%)  route 5.202ns (85.391%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.707     3.001    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X58Y85         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.518     3.519 f  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]/Q
                         net (fo=20, routed)          2.768     6.287    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/m_axi_bid[0]
    SLICE_X39Y110        LUT5 (Prop_lut5_I3_O)        0.124     6.411 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/gen_thread_loop[3].thread_valid[3]_i_2/O
                         net (fo=7, routed)           1.179     7.590    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_thread_loop[3].thread_valid_reg[3]
    SLICE_X44Y112        LUT6 (Prop_lut6_I0_O)        0.124     7.714 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_thread_loop[3].active_cnt[3][4]_i_2/O
                         net (fo=6, routed)           0.687     8.401    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]
    SLICE_X42Y112        LUT3 (Prop_lut3_I0_O)        0.124     8.525 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_thread_loop[3].active_cnt[3][0]_i_1/O
                         net (fo=1, routed)           0.568     9.093    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg_n_23
    SLICE_X42Y112        FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/gen_thread_loop[3].active_cnt_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.649    12.828    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/aclk
    SLICE_X42Y112        FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/gen_thread_loop[3].active_cnt_reg[3][0]/C
                         clock pessimism              0.129    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X42Y112        FDRE (Setup_fdre_C_D)       -0.031    12.772    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/gen_thread_loop[3].active_cnt_reg[3][0]
  -------------------------------------------------------------------
                         required time                         12.772    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.117ns  (logic 2.493ns (40.754%)  route 3.624ns (59.246%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.713     3.007    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/aclk
    SLICE_X61Y91         FDSE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDSE (Prop_fdse_C_Q)         0.419     3.426 f  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[2]/Q
                         net (fo=20, routed)          1.089     4.515    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[2]
    SLICE_X61Y93         LUT4 (Prop_lut4_I0_O)        0.327     4.842 f  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/s_axi_wready_INST_0_i_2/O
                         net (fo=18, routed)          0.577     5.419    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[2]_1
    SLICE_X61Y94         LUT6 (Prop_lut6_I2_O)        0.332     5.751 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/s_axi_wready_INST_0/O
                         net (fo=19, routed)          0.654     6.404    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/count_reg[0]
    SLICE_X61Y95         LUT5 (Prop_lut5_I3_O)        0.124     6.528 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_5/O
                         net (fo=5, routed)           0.567     7.095    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/next
    SLICE_X63Y95         LUT2 (Prop_lut2_I1_O)        0.124     7.219 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[5]_i_3/O
                         net (fo=1, routed)           0.000     7.219    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/WR.aw_channel_0/axaddr_incr[2]
    SLICE_X63Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.751 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.751    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[5]_i_2_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.865 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[9]_i_2_n_0
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.087 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[10]_i_3/O[0]
                         net (fo=1, routed)           0.738     8.825    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]_0[7]
    SLICE_X64Y95         LUT3 (Prop_lut3_I0_O)        0.299     9.124 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_2/O
                         net (fo=1, routed)           0.000     9.124    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X64Y95         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.541    12.720    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X64Y95         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.229    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X64Y95         FDRE (Setup_fdre_C_D)        0.029    12.824    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  3.700    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 2.087ns (37.066%)  route 3.544ns (62.934%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.714     3.008    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/aclk
    SLICE_X61Y93         FDSE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDSE (Prop_fdse_C_Q)         0.456     3.464 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          1.162     4.626    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]
    SLICE_X62Y92         SRL16E (Prop_srl16e_A0_Q)    0.152     4.778 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][5]_srl16/Q
                         net (fo=3, routed)           0.432     5.211    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/b_awlen_i[5]
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.348     5.559 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_6/O
                         net (fo=1, routed)           0.714     6.273    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_6_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.397 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.397    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0_n_9
    SLICE_X63Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.967 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_push1_carry/CO[2]
                         net (fo=1, routed)           0.317     7.283    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]_0[0]
    SLICE_X62Y91         LUT4 (Prop_lut4_I2_O)        0.313     7.596 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16_i_1__0/O
                         net (fo=9, routed)           0.519     8.115    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push
    SLICE_X63Y91         LUT2 (Prop_lut2_I1_O)        0.124     8.239 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_cnt[8]_i_1/O
                         net (fo=9, routed)           0.399     8.639    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X63Y91         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.539    12.718    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X63Y91         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism              0.264    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X63Y91         FDRE (Setup_fdre_C_R)       -0.429    12.399    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  3.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_reg_reg[0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.161%)  route 0.216ns (56.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.542     0.878    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y77         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.164     1.042 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[97]/Q
                         net (fo=2, routed)           0.216     1.258    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/s_axi_arid[0]
    SLICE_X46Y76         SRL16E                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_reg_reg[0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.809     1.175    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/aclk
    SLICE_X46Y76         SRL16E                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_reg_reg[0]_srl16/CLK
                         clock pessimism             -0.035     1.140    
    SLICE_X46Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.234    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_reg_reg[0]_srl16
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.573     0.909    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X63Y82         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.145     1.195    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X62Y82         RAMD32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.840     1.206    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X62Y82         RAMD32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.284     0.922    
    SLICE_X62Y82         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.162    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.573     0.909    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X63Y82         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.145     1.195    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X62Y82         RAMD32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.840     1.206    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X62Y82         RAMD32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.284     0.922    
    SLICE_X62Y82         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.162    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.573     0.909    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X63Y82         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.145     1.195    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X62Y82         RAMD32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.840     1.206    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X62Y82         RAMD32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.284     0.922    
    SLICE_X62Y82         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.162    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.573     0.909    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X63Y82         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.145     1.195    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X62Y82         RAMD32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.840     1.206    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X62Y82         RAMD32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.284     0.922    
    SLICE_X62Y82         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.162    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.573     0.909    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X63Y82         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.145     1.195    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X62Y82         RAMD32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.840     1.206    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X62Y82         RAMD32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.284     0.922    
    SLICE_X62Y82         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.162    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.573     0.909    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X63Y82         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.145     1.195    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X62Y82         RAMD32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.840     1.206    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X62Y82         RAMD32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.284     0.922    
    SLICE_X62Y82         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.162    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.573     0.909    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X63Y82         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.145     1.195    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X62Y82         RAMS32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.840     1.206    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X62Y82         RAMS32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.284     0.922    
    SLICE_X62Y82         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.162    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.573     0.909    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X63Y82         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.145     1.195    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X62Y82         RAMS32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.840     1.206    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X62Y82         RAMS32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.284     0.922    
    SLICE_X62Y82         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.162    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][97]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.184%)  route 0.236ns (64.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.546     0.882    design_ps_pl_i/PS_BRAM/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X45Y77         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][97]/Q
                         net (fo=2, routed)           0.236     1.245    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/DIA1
    SLICE_X50Y77         RAMD32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.807     1.173    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/WCLK
    SLICE_X50Y77         RAMD32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
                         clock pessimism             -0.035     1.138    
    SLICE_X50Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.066     1.204    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       design_ps_pl_i/PS_BRAM/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y17    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y16    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y79    design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y79    design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y79    design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y79    design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y79    design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y79    design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y78    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y78    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y77    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y77    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y77    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y77    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y102   design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y102   design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y102   design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y102   design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y102   design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y102   design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.456ns (17.363%)  route 2.170ns (82.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 12.029 - 8.000 ) 
    Source Clock Delay      (SCD):    4.316ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=6, routed)           2.865     4.316    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X56Y81         FDRE                                         r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.456     4.772 r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=2, routed)           2.170     6.942    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X3Y16         RAMB36E1                                     r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=6, routed)           2.649    12.029    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.378    12.408    
                         clock uncertainty           -0.035    12.372    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    12.013    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.013    
                         arrival time                          -6.942    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.456ns (22.715%)  route 1.551ns (77.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 11.964 - 8.000 ) 
    Source Clock Delay      (SCD):    4.316ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=6, routed)           2.865     4.316    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X56Y81         FDRE                                         r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.456     4.772 r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=2, routed)           1.551     6.323    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/POR_B
    RAMB36_X3Y17         RAMB36E1                                     r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=6, routed)           2.584    11.964    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.378    12.343    
                         clock uncertainty           -0.035    12.307    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    11.948    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.948    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.419ns (21.260%)  route 1.552ns (78.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    4.316ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=6, routed)           2.865     4.316    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X56Y81         FDRE                                         r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.419     4.735 r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           1.552     6.287    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X54Y81         SRL16E                                       r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=6, routed)           2.701    12.081    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X54Y81         SRL16E                                       r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.378    12.459    
                         clock uncertainty           -0.035    12.424    
    SLICE_X54Y81         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.219    12.205    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.773ns (48.905%)  route 0.808ns (51.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.827ns = ( 11.827 - 8.000 ) 
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=6, routed)           3.162     4.612    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X54Y81         FDRE                                         r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.478     5.090 r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/Q
                         net (fo=1, routed)           0.808     5.898    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.295     6.193 r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000     6.193    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_i_1_n_0
    SLICE_X56Y81         FDRE                                         r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=6, routed)           2.446    11.827    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X56Y81         FDRE                                         r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.378    12.205    
                         clock uncertainty           -0.035    12.169    
    SLICE_X56Y81         FDRE (Setup_fdre_C_D)        0.029    12.198    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                         12.198    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 1.617ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=6, routed)           3.162     4.612    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X54Y81         SRL16E                                       r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     6.229 r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     6.229    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X54Y81         FDRE                                         r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=6, routed)           2.701    12.081    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X54Y81         FDRE                                         r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
                         clock pessimism              0.531    12.612    
                         clock uncertainty           -0.035    12.577    
    SLICE_X54Y81         FDRE (Setup_fdre_C_D)        0.118    12.695    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                          -6.229    
  -------------------------------------------------------------------
                         slack                                  6.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=6, routed)           1.372     1.590    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X54Y81         SRL16E                                       r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     2.078 r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     2.078    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X54Y81         FDRE                                         r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=6, routed)           1.588     1.994    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X54Y81         FDRE                                         r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
                         clock pessimism             -0.404     1.590    
    SLICE_X54Y81         FDRE (Hold_fdre_C_D)         0.131     1.721    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.128ns (17.808%)  route 0.591ns (82.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=6, routed)           1.242     1.461    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X56Y81         FDRE                                         r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.128     1.589 r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.591     2.180    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X54Y81         SRL16E                                       r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=6, routed)           1.588     1.994    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X54Y81         SRL16E                                       r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.334     1.660    
    SLICE_X54Y81         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.723    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.227ns (41.176%)  route 0.324ns (58.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=6, routed)           1.242     1.461    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X56Y81         FDRE                                         r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.128     1.589 r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.324     1.913    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X56Y81         LUT2 (Prop_lut2_I0_O)        0.099     2.012 r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000     2.012    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_i_1_n_0
    SLICE_X56Y81         FDRE                                         r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=6, routed)           1.441     1.848    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X56Y81         FDRE                                         r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism             -0.387     1.461    
    SLICE_X56Y81         FDRE (Hold_fdre_C_D)         0.091     1.552    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.141ns (16.387%)  route 0.719ns (83.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=6, routed)           1.242     1.461    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X56Y81         FDRE                                         r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=2, routed)           0.719     2.321    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/POR_B
    RAMB36_X3Y17         RAMB36E1                                     r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=6, routed)           1.548     1.954    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.334     1.621    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                      0.189     1.810    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.141ns (12.826%)  route 0.958ns (87.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=6, routed)           1.242     1.461    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X56Y81         FDRE                                         r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=2, routed)           0.958     2.560    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X3Y16         RAMB36E1                                     r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=6, routed)           1.596     2.002    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.334     1.669    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                      0.189     1.858    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.703    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y17  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y16  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X56Y81  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X56Y81  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X54Y81  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X54Y81  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X54Y81  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X54Y81  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X56Y81  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X56Y81  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X56Y81  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X56Y81  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X54Y81  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X54Y81  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X54Y81  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X56Y81  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X56Y81  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X56Y81  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X56Y81  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X54Y81  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X54Y81  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C



