# vsim -pli "C:\Users\harki\Downloads\DESim\modelsim.vpi" -Lf 220model -Lf altera_mf_ver -Lf verilog -t 1ns -c -do "run -all" tb 
# Start time: 13:27:22 on Nov 20,2025
# Loading work.tb
# Loading work.top
# Loading work.PS2_Controller
# Loading work.Altera_UP_PS2_Data_In
# Loading work.Altera_UP_PS2_Command_Out
# Loading work.keyboard
# Loading work.expected_key
# Loading work.timer
# ** Error (suppressible): (vsim-3053) ../tb/tb.v(52): Illegal output or inout port connection for port 'PS2_CLK'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/T1 File: ../top.v
# ** Error (suppressible): (vsim-3053) ../tb/tb.v(52): Illegal output or inout port connection for port 'PS2_DAT'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/T1 File: ../top.v
# Error loading design
# End time: 13:27:22 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
