#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Mar 23 15:40:41 2018
# Process ID: 8516
# Current directory: C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.runs/impl_1
# Command line: vivado.exe -log wavetablebd_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source wavetablebd_wrapper.tcl -notrace
# Log file: C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.runs/impl_1/wavetablebd_wrapper.vdi
# Journal file: C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source wavetablebd_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx2/Vivado/2015.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx2/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx2/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx2/Vivado/2015.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/sources_1/bd/wavetablebd/ip/wavetablebd_wavetable_0_1/src/Basys3_Master-1.xdc] for cell 'wavetablebd_i/wavetable_0/inst'
Finished Parsing XDC File [c:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/sources_1/bd/wavetablebd/ip/wavetablebd_wavetable_0_1/src/Basys3_Master-1.xdc] for cell 'wavetablebd_i/wavetable_0/inst'
Parsing XDC File [c:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/sources_1/bd/wavetablebd/ip/wavetablebd_pwm_0_0/src/Basys3_Master-1.xdc] for cell 'wavetablebd_i/pwm_0/inst'
Finished Parsing XDC File [c:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/sources_1/bd/wavetablebd/ip/wavetablebd_pwm_0_0/src/Basys3_Master-1.xdc] for cell 'wavetablebd_i/pwm_0/inst'
Parsing XDC File [c:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/sources_1/bd/wavetablebd/ip/wavetablebd_clk_wiz_0_0/wavetablebd_clk_wiz_0_0_board.xdc] for cell 'wavetablebd_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/sources_1/bd/wavetablebd/ip/wavetablebd_clk_wiz_0_0/wavetablebd_clk_wiz_0_0_board.xdc] for cell 'wavetablebd_i/clk_wiz_0/inst'
Parsing XDC File [c:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/sources_1/bd/wavetablebd/ip/wavetablebd_clk_wiz_0_0/wavetablebd_clk_wiz_0_0.xdc] for cell 'wavetablebd_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/sources_1/bd/wavetablebd/ip/wavetablebd_clk_wiz_0_0/wavetablebd_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/sources_1/bd/wavetablebd/ip/wavetablebd_clk_wiz_0_0/wavetablebd_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 916.008 ; gain = 464.766
Finished Parsing XDC File [c:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/sources_1/bd/wavetablebd/ip/wavetablebd_clk_wiz_0_0/wavetablebd_clk_wiz_0_0.xdc] for cell 'wavetablebd_i/clk_wiz_0/inst'
Parsing XDC File [C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/constrs_1/imports/Lab4/Basys3_Master-1.xdc]
WARNING: [Vivado 12-584] No ports matched 'sout'. [C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/constrs_1/imports/Lab4/Basys3_Master-1.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/constrs_1/imports/Lab4/Basys3_Master-1.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sout'. [C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/constrs_1/imports/Lab4/Basys3_Master-1.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/constrs_1/imports/Lab4/Basys3_Master-1.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gain'. [C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/constrs_1/imports/Lab4/Basys3_Master-1.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/constrs_1/imports/Lab4/Basys3_Master-1.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gain'. [C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/constrs_1/imports/Lab4/Basys3_Master-1.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/constrs_1/imports/Lab4/Basys3_Master-1.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'shutdown_l'. [C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/constrs_1/imports/Lab4/Basys3_Master-1.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/constrs_1/imports/Lab4/Basys3_Master-1.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'shutdown_l'. [C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/constrs_1/imports/Lab4/Basys3_Master-1.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/constrs_1/imports/Lab4/Basys3_Master-1.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/constrs_1/imports/Lab4/Basys3_Master-1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 916.078 ; gain = 709.547
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 916.078 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 2d2085bff

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a2e8174d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 920.980 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 1a2e8174d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 920.980 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 386 unconnected nets.
INFO: [Opt 31-140] Inserted 18 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 397 unconnected cells.
Phase 3 Sweep | Checksum: 15833ccac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.313 . Memory (MB): peak = 920.980 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 920.980 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 15833ccac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.313 . Memory (MB): peak = 920.980 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15833ccac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 920.980 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 10 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 920.980 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.runs/impl_1/wavetablebd_wrapper_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 920.980 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 920.980 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 914da9da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 920.980 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 914da9da

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.924 . Memory (MB): peak = 920.980 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 914da9da

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.924 . Memory (MB): peak = 920.980 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 914da9da

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.934 . Memory (MB): peak = 920.980 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d7eb5e70

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.934 . Memory (MB): peak = 920.980 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1185a5f8e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.934 . Memory (MB): peak = 920.980 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 19c902b66

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.954 . Memory (MB): peak = 920.980 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 19c902b66

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.954 . Memory (MB): peak = 920.980 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 19c902b66

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.954 . Memory (MB): peak = 920.980 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 19c902b66

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.954 . Memory (MB): peak = 920.980 ; gain = 0.000

Phase 2 Final Placement Cleanup
Phase 2 Final Placement Cleanup | Checksum: 19c902b66

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.954 . Memory (MB): peak = 920.980 ; gain = 0.000
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: d7eb5e70

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.954 . Memory (MB): peak = 920.980 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 10 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.060 . Memory (MB): peak = 920.980 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 920.980 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 920.980 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 920.980 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 914da9da ConstDB: 0 ShapeSum: 469db496 RouteDB: 0

Phase 1 Build RT Design
#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Mar 23 15:45:08 2018
# Process ID: 14892
# Current directory: C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.runs/impl_1
# Command line: vivado.exe -log wavetablebd_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source wavetablebd_wrapper.tcl -notrace
# Log file: C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.runs/impl_1/wavetablebd_wrapper.vdi
# Journal file: C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source wavetablebd_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx2/Vivado/2015.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx2/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx2/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx2/Vivado/2015.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/sources_1/bd/wavetablebd/ip/wavetablebd_wavetable_0_1/src/Basys3_Master-1.xdc] for cell 'wavetablebd_i/wavetable_0/inst'
Finished Parsing XDC File [c:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/sources_1/bd/wavetablebd/ip/wavetablebd_wavetable_0_1/src/Basys3_Master-1.xdc] for cell 'wavetablebd_i/wavetable_0/inst'
Parsing XDC File [c:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/sources_1/bd/wavetablebd/ip/wavetablebd_pwm_0_0/src/Basys3_Master-1.xdc] for cell 'wavetablebd_i/pwm_0/inst'
Finished Parsing XDC File [c:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/sources_1/bd/wavetablebd/ip/wavetablebd_pwm_0_0/src/Basys3_Master-1.xdc] for cell 'wavetablebd_i/pwm_0/inst'
Parsing XDC File [c:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/sources_1/bd/wavetablebd/ip/wavetablebd_clk_wiz_0_0/wavetablebd_clk_wiz_0_0_board.xdc] for cell 'wavetablebd_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/sources_1/bd/wavetablebd/ip/wavetablebd_clk_wiz_0_0/wavetablebd_clk_wiz_0_0_board.xdc] for cell 'wavetablebd_i/clk_wiz_0/inst'
Parsing XDC File [c:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/sources_1/bd/wavetablebd/ip/wavetablebd_clk_wiz_0_0/wavetablebd_clk_wiz_0_0.xdc] for cell 'wavetablebd_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/sources_1/bd/wavetablebd/ip/wavetablebd_clk_wiz_0_0/wavetablebd_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/sources_1/bd/wavetablebd/ip/wavetablebd_clk_wiz_0_0/wavetablebd_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 915.863 ; gain = 464.727
Finished Parsing XDC File [c:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/sources_1/bd/wavetablebd/ip/wavetablebd_clk_wiz_0_0/wavetablebd_clk_wiz_0_0.xdc] for cell 'wavetablebd_i/clk_wiz_0/inst'
Parsing XDC File [C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/constrs_1/imports/Lab4/Basys3_Master-1.xdc]
Finished Parsing XDC File [C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/constrs_1/imports/Lab4/Basys3_Master-1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 915.980 ; gain = 710.313
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.170 . Memory (MB): peak = 915.980 ; gain = 0.000

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1b4ee0806
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ef70e212

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.240 . Memory (MB): peak = 920.910 ; gain = 4.930

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 1ef70e212

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.260 . Memory (MB): peak = 920.910 ; gain = 4.930

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 92 unconnected nets.
INFO: [Opt 31-11] Eliminated 40 unconnected cells.
Phase 3 Sweep | Checksum: 1b61a8ebb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.530 . Memory (MB): peak = 920.910 ; gain = 4.930

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 920.910 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b61a8ebb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.540 . Memory (MB): peak = 920.910 ; gain = 4.930
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 920.910 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.runs/impl_1/wavetablebd_wrapper_drc_opted.rpt.
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 920.910 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 920.910 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: c3be1bd9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 920.910 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: c3be1bd9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 920.910 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: c3be1bd9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 920.910 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 5baefc44

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 920.910 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a41ea8dc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 920.910 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 13aab9431

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 920.910 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 1379620a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 920.910 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 1379620a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 920.910 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1379620a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 920.910 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: 1379620a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 920.910 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1379620a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 920.910 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 13560e5d4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 920.910 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13560e5d4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 920.910 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f9e3168c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 920.910 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 177642a3e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 920.910 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 177642a3e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 920.910 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 198de5852

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 920.910 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 198de5852

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 920.910 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1ad0604d5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 920.910 ; gain = 0.000
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1ad0604d5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 920.910 ; gain = 0.000

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1ad0604d5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 920.910 ; gain = 0.000

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1ad0604d5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 920.910 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 1ad0604d5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 920.910 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1b51ef272

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 920.910 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1b51ef272

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 920.910 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 14879470b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 920.910 ; gain = 0.000

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 14879470b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 920.910 ; gain = 0.000

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 14879470b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 920.910 ; gain = 0.000

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 191f63b50

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 920.910 ; gain = 0.000
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 191f63b50

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 920.910 ; gain = 0.000
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 191f63b50

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 920.910 ; gain = 0.000

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.220. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 155f698d0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 920.910 ; gain = 0.000
Phase 4.1.3 Post Placement Optimization | Checksum: 155f698d0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 920.910 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 155f698d0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 920.910 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 155f698d0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 920.910 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 155f698d0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 920.910 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 155f698d0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 920.910 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 155f698d0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 920.910 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1e75a3c5e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 920.910 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e75a3c5e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 920.910 ; gain = 0.000
Ending Placer Task | Checksum: 181e7d8d4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 920.910 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 920.910 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 920.910 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 920.910 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 920.910 ; gain = 0.000
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: eae6c58c ConstDB: 0 ShapeSum: 97011348 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 4278775b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1029.617 ; gain = 108.707

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 4278775b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1032.055 ; gain = 111.145

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 4278775b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1039.418 ; gain = 118.508
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 21fe5e415

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1045.621 ; gain = 124.711
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.160  | TNS=0.000  | WHS=-0.378 | THS=-14.701|

Phase 2 Router Initialization | Checksum: 21100be0a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1045.621 ; gain = 124.711

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 206884364

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 1045.621 ; gain = 124.711

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 184183021

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 1045.621 ; gain = 124.711
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.012  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a8a3fd17

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 1045.621 ; gain = 124.711
Phase 4 Rip-up And Reroute | Checksum: 1a8a3fd17

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 1045.621 ; gain = 124.711

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a8a3fd17

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 1045.621 ; gain = 124.711

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a8a3fd17

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 1045.621 ; gain = 124.711
Phase 5 Delay and Skew Optimization | Checksum: 1a8a3fd17

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 1045.621 ; gain = 124.711

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 19854eb3b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1045.621 ; gain = 124.711
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.105  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 16625abe2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1045.621 ; gain = 124.711

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0750219 %
  Global Horizontal Routing Utilization  = 0.133004 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 176476475

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1045.621 ; gain = 124.711

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 176476475

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1045.621 ; gain = 124.711

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 105fed006

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1045.621 ; gain = 124.711

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.105  | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 105fed006

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1045.621 ; gain = 124.711
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1045.621 ; gain = 124.711

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1045.621 ; gain = 124.711
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1045.621 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.runs/impl_1/wavetablebd_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Fri Mar 23 15:46:21 2018...
