"Opcode","Format type","Format Value","Other field","Value","Operation","Sparc V8 Manual main description page","Sparc V8 Manual main description Chapter reference","Insn Category","Insn Category Index","Format Index","Processing Status","Privilege","Notes","Register Type, if any","ASM Rator Syntax","Num Args","ASM Arg 1","ASM Arg 2","ASM Arg 3","ASM Arg 4","END"
"SETHI","op2",100,,,"Set High-Order 22 bits",104,"B9","Integer Arith",2,"op22","raw",0,"const22, %hi (value)","nr","sethi",2,"imm22","rd",,,"end"
"NOP","op2",100,,,"No Operation, argument is ignored",105,"B10","Integer Arith",2,"op23","raw",1,"special case of SETHI with rd = 0 and imm22=0","n","nop",1,"imm22",,,,"end"
"LDSB","op3",001001,"i",000001,"Load Signed Byte",90,"B1","Load/Store",1,"op35","raw",0,,"rnr","ldsb",3,"rs1","sign_ext (simm13)","rd",,"end"
"LDSH","op3",001010,"i",000001,"Load Signed Halfword",90,"B1","Load/Store",1,"op35","raw",0,,"rnr","ldsh",3,"rs1","sign_ext (simm13)","rd",,"end"
"LDUB","op3",000001,"i",000001,"Load Unsigned Byte",90,"B1","Load/Store",1,"op35","raw",0,,"rnr","ldub",3,"rs1","sign_ext (simm13)","rd",,"end"
"LDUH","op3",000010,"i",000001,"Load Unsigned Halfword",90,"B1","Load/Store",1,"op35","raw",0,,"rnr","lduh",3,"rs1","sign_ext (simm13)","rd",,"end"
"LD","op3",000000,"i",000001,"Load Word",90,"B1","Load/Store",1,"op35","raw",0,,"rnr","ld",3,"rs1","sign_ext (simm13)","rd",,"end"
"LDD","op3",000011,"i",000001,"Load Doubleword",90,"B1","Load/Store",1,"op35","raw",0,,"rnr","ldd",3,"rs1","sign_ext (simm13)","rd",,"end"
"STB","op3",000101,"i",000001,"Store Byte",95,"B4","Load/Store",1,"op35","raw",0,,"rrn","stb",3,"rd","rs1","sign_ext (simm13)",,"end"
"STH","op3",000110,"i",000001,"Store Halfword",95,"B4","Load/Store",1,"op35","raw",0,,"rrn","sth",3,"rd","rs1","sign_ext (simm13)",,"end"
"ST","op3",000100,"i",000001,"Store Word",95,"B4","Load/Store",1,"op35","raw",0,,"rrn","st",3,"rd","rs1","sign_ext (simm13)",,"end"
"STD","op3",000111,"i",000001,"Store Doubleword",95,"B4","Load/Store",1,"op35","raw",0,,"rrn","std",3,"rd","rs1","sign_ext (simm13)",,"end"
"LDSTUB","op3",001101,"i",000001,"Atomic Load-Store Unsigned Byte",101,"B7","Load/Store",1,"op35","raw",0,,"rrr","ldstub",3,"rs1","sign_ext (simm13)","rd",,"end"
"AND","op3",000001,"i",000001,"And",106,"B11","Integer Arith",2,"op32","raw",0,,"rnr","and",3,"rs1","sign_ext (simm13)","rd",,"end"
"ANDcc","op3",010001,"i",000001,"And and modify icc",106,"B11","Integer Arith",2,"op32","raw",0,,"rnr","andcc",3,"rs1","sign_ext (simm13)","rd",,"end"
"ANDN","op3",000101,"i",000001,"And Not",106,"B11","Integer Arith",2,"op32","raw",0,,"rnr","andn",3,"rs1","sign_ext (simm13)","rd",,"end"
"ANDNcc","op3",010101,"i",000001,"And Not and modify icc",106,"B11","Integer Arith",2,"op32","raw",0,,"rnr","andncc",3,"rs1","sign_ext (simm13)","rd",,"end"
"OR","op3",000010,"i",000001,"Inclusive Or",106,"B11","Integer Arith",2,"op32","raw",0,,"rnr","or",3,"rs1","sign_ext (simm13)","rd",,"end"
"ORcc","op3",010010,"i",000001,"Inclusive Or and modify icc",106,"B11","Integer Arith",2,"op32","raw",0,,"rnr","orcc",3,"rs1","sign_ext (simm13)","rd",,"end"
"ORN","op3",000110,"i",000001,"Inclusive Or Not",106,"B11","Integer Arith",2,"op32","raw",0,,"rnr","orn",3,"rs1","sign_ext (simm13)","rd",,"end"
"ORNcc","op3",010110,"i",000001,"Inclusive Or Not and modify icc",106,"B11","Integer Arith",2,"op32","raw",0,,"rnr","orncc",3,"rs1","sign_ext (simm13)","rd",,"end"
"XOR","op3",000011,"i",000001,"Exclusive Or",106,"B11","Integer Arith",2,"op32","raw",0,,"rnr","xor",3,"rs1","sign_ext (simm13)","rd",,"end"
"XORcc","op3",010011,"i",000001,"Exclusive Or and modify icc",106,"B11","Integer Arith",2,"op32","raw",0,,"rnr","xorcc",3,"rs1","sign_ext (simm13)","rd",,"end"
"XNOR","op3",000111,"i",000001,"Exclusive Nor",106,"B11","Integer Arith",2,"op32","raw",0,,"rnr","xnor",3,"rs1","sign_ext (simm13)","rd",,"end"
"XNORcc","op3",010111,"i",000001,"Exclusive Nor and modify icc",106,"B11","Integer Arith",2,"op32","raw",0,,"rnr","xnorcc",3,"rs1","sign_ext (simm13)","rd",,"end"
"SLL","op3",100101,"i",000001,"Shift Left Logical",107,"B12","Integer Arith",2,"op32","raw",0,,"rnr","sll",3,"rs1","sign_ext (simm13)","rd",,"end"
"SRL","op3",100110,"i",000001,"Shift Right Logical",107,"B12","Integer Arith",2,"op32","raw",0,,"rnr","srl",3,"rs1","sign_ext (simm13)","rd",,"end"
"SRA","op3",100111,"i",000001,"Shift Right Arithmetic",107,"B12","Integer Arith",2,"op32","raw",0,,"rnr","sra",3,"rs1","sign_ext (simm13)","rd",,"end"
"ADD","op3",000000,"i",000001,"Add",108,"B13","Integer Arith",2,"op32","raw",0,,"rnr","add",3,"rs1","sign_ext (simm13)","rd",,"end"
"ADDcc","op3",010000,"i",000001,"Add and modify icc",108,"B13","Integer Arith",2,"op32","raw",0,,"rnr","addcc",3,"rs1","sign_ext (simm13)","rd",,"end"
"ADDX","op3",001000,"i",000001,"Add with Carry",108,"B13","Integer Arith",2,"op32","raw",0,,"rnr","addx",3,"rs1","sign_ext (simm13)","rd",,"end"
"ADDXcc","op3",011000,"i",000001,"Add with Carry and modify icc",108,"B13","Integer Arith",2,"op32","raw",0,,"rnr","addxcc",3,"rs1","sign_ext (simm13)","rd",,"end"
"TADDcc","op3",100000,"i",000001,"Tagged Add and modify icc",109,"B14","Integer Arith",2,"op32","raw",0,,"rnr","taddcc",3,"rs1","sign_ext (simm13)","rd",,"end"
"TADDccTV","op3",100010,"i",000001,"Tagged Add, modify icc and Trap on Overflow",109,"B14","Integer Arith",2,"op32","raw",0,,"rnr","taddcctv",3,"rs1","sign_ext (simm13)","rd",,"end"
"SUB","op3",000100,"i",000001,"Subtract",110,"B15","Integer Arith",2,"op32","raw",0,,"rnr","sub",3,"rs1","sign_ext (simm13)","rd",,"end"
"SUBcc","op3",010100,"i",000001,"Subtract and modify icc",110,"B15","Integer Arith",2,"op32","raw",0,,"rnr","subcc",3,"rs1","sign_ext (simm13)","rd",,"end"
"SUBX","op3",001100,"i",000001,"Subtract with Carry",110,"B15","Integer Arith",2,"op32","raw",0,,"rnr","subx",3,"rs1","sign_ext (simm13)","rd",,"end"
"SUBXcc","op3",011100,"i",000001,"Subtract with Carry and modify icc",110,"B15","Integer Arith",2,"op32","raw",0,,"rnr","subxcc",3,"rs1","sign_ext (simm13)","rd",,"end"
"TSUBcc","op3",100001,"i",000001,"Tagged Subtract and modify icc",111,"B16","Integer Arith",2,"op32","raw",0,,"rnr","tsubcc",3,"rs1","sign_ext (simm13)","rd",,"end"
"TSUBccTV","op3",100011,"i",000001,"Tagged Subtract, modify icc and Trap on Overflow",111,"B16","Integer Arith",2,"op32","raw",0,,"rnr","tsubcctv",3,"rs1","sign_ext (simm13)","rd",,"end"
"MULScc","op3",100100,"i",000001,"Multiply Step and modify icc",112,"B17","Integer Arith",2,"op32","raw",0,,"rnr","mulscc",3,"rs1","sign_ext (simm13)","rd",,"end"
"UMUL","op3",001010,"i",000001,"Unsigned Integer Multiply",113,"B18","Integer Arith",2,"op32","raw",0,,"rnr","umul",3,"rs1","sign_ext (simm13)","rd",,"end"
"SMUL","op3",001011,"i",000001,"Signed Integer Multiply",113,"B18","Integer Arith",2,"op32","raw",0,,"rnr","smul",3,"rs1","sign_ext (simm13)","rd",,"end"
"UMULcc","op3",011010,"i",000001,"Unsigned Integer Multiply and modify icc",113,"B18","Integer Arith",2,"op32","raw",0,,"rnr","umulcc",3,"rs1","sign_ext (simm13)","rd",,"end"
"SMULcc","op3",011011,"i",000001,"Signed Integer Multiply and modify icc",113,"B18","Integer Arith",2,"op32","raw",0,,"rnr","smulcc",3,"rs1","sign_ext (simm13)","rd",,"end"
"UDIV","op3",001110,"i",000001,"Unsigned Integer Divide",115,"B19","Integer Arith",2,"op32","raw",0,,"rnr","udiv",3,"rs1","sign_ext (simm13)","rd",,"end"
"SDIV","op3",001111,"i",000001,"Signed Integer Divide",115,"B19","Integer Arith",2,"op32","raw",0,,"rnr","sdiv",3,"rs1","sign_ext (simm13)","rd",,"end"
"UDIVcc","op3",011110,"i",000001,"Unsigned Integer Divide and modify icc",115,"B19","Integer Arith",2,"op32","raw",0,,"rnr","udivcc",3,"rs1","sign_ext (simm13)","rd",,"end"
"SDIVcc","op3",011111,"i",000001,"Signed Integer Divide and modify icc",115,"B19","Integer Arith",2,"op32","raw",0,,"rnr","sdivcc",3,"rs1","sign_ext (simm13)","rd",,"end"
"SAVE","op3",111100,"i",000001,"Save caller’s window",117,"B20","Integer Arith",2,"op32","raw",0,,"rnr","save",3,"rs1","sign_ext (simm13)","rd",,"end"
"RESTORE","op3",111101,"i",000001,"Restore caller’s window",117,"B20","Integer Arith",2,"op32","raw",0,,"rnr","restore",3,"rs1","sign_ext (simm13)","rd",,"end"
"JMPL","op3",111000,"i",000001,"Jump and Link",126,"B25","Control Transfer",3,"op32","raw",0,,"rnr","jmpl",3,"rs1","sign_ext (simm13)","rd",,"end"
"RETT","op3",111001,"i",000001,"Return from Trap",127,"B26","Control Transfer",3,"op44","raw",0,,"rn","rett",2,"rs1","sign_ext (simm13)",,,"end"
"TA","op3",111010,"i",000001,"Trap Always",129,"B27","Control Transfer",3,"op38","raw",0,,"rn","ta",2,"rs1","sign_ext (simm13)",,,"end"
"TN","op3",111010,"i",000001,"Trap Never",129,"B27","Control Transfer",3,"op38","raw",0,,"rn","tn",2,"rs1","sign_ext (simm13)",,,"end"
"TNE","op3",111010,"i",000001,"Trap on Not Equal",129,"B27","Control Transfer",3,"op38","raw",0,,"rn","tne",2,"rs1","sign_ext (simm13)",,,"end"
"TE","op3",111010,"i",000001,"Trap on Equal",129,"B27","Control Transfer",3,"op38","raw",0,,"rn","te",2,"rs1","sign_ext (simm13)",,,"end"
"TG","op3",111010,"i",000001,"Trap on Greater",129,"B27","Control Transfer",3,"op38","raw",0,,"rn","tg",2,"rs1","sign_ext (simm13)",,,"end"
"TLE","op3",111010,"i",000001,"Trap on Less or Equal",129,"B27","Control Transfer",3,"op38","raw",0,,"rn","tle",2,"rs1","sign_ext (simm13)",,,"end"
"TGE","op3",111010,"i",000001,"Trap on Greater or Equal",129,"B27","Control Transfer",3,"op38","raw",0,,"rn","tge",2,"rs1","sign_ext (simm13)",,,"end"
"TL","op3",111010,"i",000001,"Trap on Less",129,"B27","Control Transfer",3,"op38","raw",0,,"rn","tl",2,"rs1","sign_ext (simm13)",,,"end"
"TGU","op3",111010,"i",000001,"Trap on Greater Unsigned",129,"B27","Control Transfer",3,"op38","raw",0,,"rn","tgu",2,"rs1","sign_ext (simm13)",,,"end"
"TLEU","op3",111010,"i",000001,"Trap on Less or Equal Unsigned",129,"B27","Control Transfer",3,"op38","raw",0,,"rn","tleu",2,"rs1","sign_ext (simm13)",,,"end"
"TCC","op3",111010,"i",000001,"Trap on Carry Clear (Greater than or Equal, Unsigned)",129,"B27","Control Transfer",3,"op38","raw",0,,"rn","tcc",2,"rs1","sign_ext (simm13)",,,"end"
"TCS","op3",111010,"i",000001,"Trap on Carry Set (Less Than, Unsigned)",129,"B27","Control Transfer",3,"op38","raw",0,,"rn","tcs",2,"rs1","sign_ext (simm13)",,,"end"
"TPOS","op3",111010,"i",000001,"Trap on Positive",129,"B27","Control Transfer",3,"op38","raw",0,,"rn","tpos",2,"rs1","sign_ext (simm13)",,,"end"
"TNEG","op3",111010,"i",000001,"Trap on Negative",129,"B27","Control Transfer",3,"op38","raw",0,,"rn","tneg",2,"rs1","sign_ext (simm13)",,,"end"
"TVC","op3",111010,"i",000001,"Trap on Overflow Clear",129,"B27","Control Transfer",3,"op38","raw",0,,"rn","tvc",2,"rs1","sign_ext (simm13)",,,"end"
"TVS","op3",111010,"i",000001,"Trap on Overflow Set",129,"B27","Control Transfer",3,"op38","raw",0,,"rn","tvs",2,"rs1","sign_ext (simm13)",,,"end"
"FLUSH","op3",111011,"i",000001,"Flush Instruction Memory",138,"B32","Load/Store",1,"op44","raw",0,,"rn","flush",2,"rs1","sign_ext (simm13)",,,"end"
