// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition"

// DATE "05/15/2025 17:21:31"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for Xcelium (Verilog) only
// 

`timescale 1 ps/ 1 ps

module de0Board (
	clk50,
	key,
	led,
	dramCsN,
	epcsCsN,
	gSensorCs,
	adcCsN);
input 	clk50;
input 	[1:0] key;
output 	[7:0] led;
output 	dramCsN;
output 	epcsCsN;
output 	gSensorCs;
output 	adcCsN;

// Design Ports Information
// key[1]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// led[0]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// led[1]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// led[2]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// led[3]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// led[4]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// led[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// led[6]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// led[7]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dramCsN	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// epcsCsN	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// gSensorCs	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// adcCsN	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// clk50	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// key[0]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("de0Board_v.sdo");
// synopsys translate_on

wire \key[1]~input_o ;
wire \led[0]~output_o ;
wire \led[1]~output_o ;
wire \led[2]~output_o ;
wire \led[3]~output_o ;
wire \led[4]~output_o ;
wire \led[5]~output_o ;
wire \led[6]~output_o ;
wire \led[7]~output_o ;
wire \dramCsN~output_o ;
wire \epcsCsN~output_o ;
wire \gSensorCs~output_o ;
wire \adcCsN~output_o ;
wire \clk50~input_o ;
wire \clk50~inputclkctrl_outclk ;
wire \clkP:clkDiv[0]~0_combout ;
wire \key[0]~input_o ;
wire \rstN~0_combout ;
wire \rstN~q ;
wire \clkP:clkDiv[0]~q ;
wire \clkP:clkDiv[1]~1_combout ;
wire \clkP:clkDiv[1]~q ;
wire \clkP:clkDiv[1]~2 ;
wire \clkP:clkDiv[2]~1_combout ;
wire \clkP:clkDiv[2]~q ;
wire \clkP:clkDiv[2]~2 ;
wire \clkP:clkDiv[3]~1_combout ;
wire \clkP:clkDiv[3]~q ;
wire \clkP:clkDiv[3]~2 ;
wire \clkP:clkDiv[4]~1_combout ;
wire \clkP:clkDiv[4]~q ;
wire \clkP:clkDiv[4]~2 ;
wire \clkP:clkDiv[5]~1_combout ;
wire \clkP:clkDiv[5]~q ;
wire \clkP:clkDiv[5]~2 ;
wire \clkP:clkDiv[6]~1_combout ;
wire \clkP:clkDiv[6]~q ;
wire \clkP:clkDiv[6]~2 ;
wire \clkP:clkDiv[7]~1_combout ;
wire \clkP:clkDiv[7]~q ;
wire \clkP:clkDiv[7]~2 ;
wire \clkP:clkDiv[8]~1_combout ;
wire \clkP:clkDiv[8]~q ;
wire \clkP:clkDiv[8]~2 ;
wire \clkP:clkDiv[9]~1_combout ;
wire \clkP:clkDiv[9]~q ;
wire \clkP:clkDiv[9]~2 ;
wire \clkP:clkDiv[10]~1_combout ;
wire \clkP:clkDiv[10]~q ;
wire \clkP:clkDiv[10]~2 ;
wire \clkP:clkDiv[11]~1_combout ;
wire \clkP:clkDiv[11]~q ;
wire \clkP:clkDiv[11]~2 ;
wire \clkP:clkDiv[12]~1_combout ;
wire \clkP:clkDiv[12]~q ;
wire \clkP:clkDiv[12]~2 ;
wire \clkP:clkDiv[13]~1_combout ;
wire \clkP:clkDiv[13]~q ;
wire \clkP:clkDiv[13]~2 ;
wire \clkP:clkDiv[14]~1_combout ;
wire \clkP:clkDiv[14]~q ;
wire \clkP:clkDiv[14]~2 ;
wire \clkP:clkDiv[15]~1_combout ;
wire \clkP:clkDiv[15]~q ;
wire \clkP:clkDiv[15]~2 ;
wire \clkP:clkDiv[16]~1_combout ;
wire \clkP:clkDiv[16]~q ;
wire \clkP:clkDiv[16]~2 ;
wire \clkP:clkDiv[17]~1_combout ;
wire \clkP:clkDiv[17]~q ;
wire \clkP:clkDiv[17]~2 ;
wire \clkP:clkDiv[18]~1_combout ;
wire \clkP:clkDiv[18]~q ;
wire \clkP:clkDiv[18]~2 ;
wire \clkP:clkDiv[19]~1_combout ;
wire \clkP:clkDiv[19]~q ;
wire \clkP:clkDiv[19]~2 ;
wire \clkP:clkDiv[20]~1_combout ;
wire \clkP:clkDiv[20]~q ;
wire \clkP:clkDiv[20]~2 ;
wire \clkP:clkDiv[21]~1_combout ;
wire \clkP:clkDiv[21]~q ;
wire \clkP:clkDiv[21]~2 ;
wire \clkP:clkDiv[22]~1_combout ;
wire \clkP:clkDiv[22]~q ;
wire \slowClk~0_combout ;
wire \slowClk~q ;
wire \slowClk~clkctrl_outclk ;
wire \procI|Add0~0_combout ;
wire \procI|Add0~1 ;
wire \procI|Add0~3 ;
wire \procI|Add0~4_combout ;
wire \procI|Add0~5 ;
wire \procI|Add0~7 ;
wire \procI|Add0~8_combout ;
wire \procI|Add0~9 ;
wire \procI|Add0~11 ;
wire \procI|Add0~12_combout ;
wire \procI|Add0~13 ;
wire \procI|Add0~14_combout ;
wire \procI|Add0~15 ;
wire \procI|Add0~16_combout ;
wire \procI|Add0~17 ;
wire \procI|Add0~18_combout ;
wire \procI|program_counter[9]~9_combout ;
wire \procI|opcode_2[4]~feeder_combout ;
wire \procI|A_reg_0[4]~feeder_combout ;
wire \procI|A_reg_1[4]~feeder_combout ;
wire \procI|Mux32~0_combout ;
wire \procI|opcode_0[5]~feeder_combout ;
wire \procI|opcode_1[5]~feeder_combout ;
wire \procI|opcode_1[3]~feeder_combout ;
wire \procI|opcode_1[2]~feeder_combout ;
wire \procI|I[3]~7_combout ;
wire \procI|opcode_0[0]~feeder_combout ;
wire \procI|OF_Stage~0_combout ;
wire \procI|OF_Stage~1_combout ;
wire \procI|register_read_addr_A~3_combout ;
wire \procI|register_read_addr_A[0]~1_combout ;
wire \procI|opcode_1[1]~feeder_combout ;
wire \procI|I[1]~feeder_combout ;
wire \procI|B[7]~4_combout ;
wire \procI|B[7]~3_combout ;
wire \procI|B[7]~7_combout ;
wire \procI|register_write_addr[4]~0_combout ;
wire \procI|register_data_in[2]~2_combout ;
wire \procI|I[31]~feeder_combout ;
wire \procI|I[0]~4_combout ;
wire \procI|I[0]~3_combout ;
wire \procI|I[0]~8_combout ;
wire \procI|register_carryout_in~0_combout ;
wire \procI|register_data_in[5]~4_combout ;
wire \procI|B_reg_0[0]~feeder_combout ;
wire \procI|register_read_addr_B[0]~feeder_combout ;
wire \procI|B_reg_0[1]~feeder_combout ;
wire \procI|A_reg_3[4]~feeder_combout ;
wire \procI|register_write_addr[4]~3_combout ;
wire \procI|Mux122~0_combout ;
wire \procI|register_write_addr[4]~1_combout ;
wire \procI|register_write_addr[4]~2_combout ;
wire \procI|A_reg_0[1]~feeder_combout ;
wire \procI|A_reg_1[1]~feeder_combout ;
wire \procI|A_reg_2[1]~feeder_combout ;
wire \procI|A_reg_3[1]~feeder_combout ;
wire \procI|Mux125~0_combout ;
wire \procI|A_reg_0[2]~feeder_combout ;
wire \procI|A_reg_1[2]~feeder_combout ;
wire \procI|A_reg_2[2]~feeder_combout ;
wire \procI|A_reg_3[2]~feeder_combout ;
wire \procI|Mux124~0_combout ;
wire \procI|A_reg_0[0]~feeder_combout ;
wire \procI|A_reg_1[0]~feeder_combout ;
wire \procI|Mux126~0_combout ;
wire \procI|A_reg_0[3]~feeder_combout ;
wire \procI|A_reg_1[3]~feeder_combout ;
wire \procI|A_reg_2[3]~feeder_combout ;
wire \procI|Mux123~0_combout ;
wire \procI|U2|Decoder0~13_combout ;
wire \procI|U2|registers[0][3]~15_combout ;
wire \procI|U2|registers[0][14]~q ;
wire \procI|U2|Decoder0~12_combout ;
wire \procI|U2|registers[1][14]~14_combout ;
wire \procI|U2|registers[1][14]~q ;
wire \procI|U2|Mux17~6_combout ;
wire \procI|U2|Decoder0~14_combout ;
wire \procI|U2|registers[3][13]~16_combout ;
wire \procI|U2|registers[3][14]~q ;
wire \procI|U2|Decoder0~11_combout ;
wire \procI|U2|registers[2][13]~13_combout ;
wire \procI|U2|registers[2][14]~q ;
wire \procI|U2|Mux17~7_combout ;
wire \procI|B_reg_0[4]~feeder_combout ;
wire \procI|register_read_addr_B[4]~feeder_combout ;
wire \procI|B_reg_0[3]~feeder_combout ;
wire \procI|B_reg_0[2]~feeder_combout ;
wire \procI|U2|data_out_B[5]~0_combout ;
wire \procI|U2|data_out_B[5]~1_combout ;
wire \procI|U2|data_out_B[5]~2_combout ;
wire \procI|U2|Decoder0~8_combout ;
wire \procI|U2|registers[13][11]~9_combout ;
wire \procI|U2|registers[13][14]~q ;
wire \procI|U2|Decoder0~9_combout ;
wire \procI|U2|registers[12][10]~10_combout ;
wire \procI|U2|registers[12][14]~q ;
wire \procI|U2|Mux17~4_combout ;
wire \procI|U2|registers~11_combout ;
wire \procI|U2|Decoder0~10_combout ;
wire \procI|U2|registers[15][14]~12_combout ;
wire \procI|U2|registers[15][14]~q ;
wire \procI|U2|Decoder0~6_combout ;
wire \procI|U2|registers[8][6]~7_combout ;
wire \procI|U2|registers[8][14]~q ;
wire \procI|U2|Decoder0~5_combout ;
wire \procI|U2|registers[10][3]~6_combout ;
wire \procI|U2|registers[10][14]~q ;
wire \procI|U2|Mux17~2_combout ;
wire \procI|U2|Decoder0~4_combout ;
wire \procI|U2|registers[9][13]~5_combout ;
wire \procI|U2|registers[9][14]~q ;
wire \procI|U2|Decoder0~7_combout ;
wire \procI|U2|registers[11][1]~8_combout ;
wire \procI|U2|registers[11][14]~q ;
wire \procI|U2|Mux17~3_combout ;
wire \procI|U2|Mux17~5_combout ;
wire \procI|U2|data_out_B[5]~3_combout ;
wire \procI|U2|Mux17~8_combout ;
wire \procI|U2|registers[19][14]~31_combout ;
wire \procI|U2|registers[19][14]~q ;
wire \procI|U2|registers[27][4]~30_combout ;
wire \procI|U2|registers[27][14]~q ;
wire \procI|U2|Mux17~16_combout ;
wire \procI|U2|Decoder0~3_combout ;
wire \procI|U2|registers[23][9]~29_combout ;
wire \procI|U2|registers[23][14]~q ;
wire \procI|U2|Mux17~17_combout ;
wire \procI|U2|Decoder0~15_combout ;
wire \procI|U2|registers[30][2]~20_combout ;
wire \procI|U2|registers[30][14]~q ;
wire \procI|U2|registers[26][14]~18_combout ;
wire \procI|U2|registers[26][14]~q ;
wire \procI|U2|registers[18][0]~19_combout ;
wire \procI|U2|registers[18][14]~q ;
wire \procI|U2|Mux17~9_combout ;
wire \procI|U2|Decoder0~1_combout ;
wire \procI|U2|registers[22][10]~17_combout ;
wire \procI|U2|registers[22][14]~q ;
wire \procI|U2|Mux17~10_combout ;
wire \procI|U2|Decoder0~2_combout ;
wire \procI|U2|registers[20][8]~26_combout ;
wire \procI|U2|registers[20][14]~q ;
wire \procI|U2|registers[16][14]~27_combout ;
wire \procI|U2|registers[16][14]~q ;
wire \procI|U2|Mux17~13_combout ;
wire \procI|U2|registers[28][5]~28_combout ;
wire \procI|U2|registers[28][14]~q ;
wire \procI|U2|registers[24][15]~25_combout ;
wire \procI|U2|registers[24][14]~q ;
wire \procI|U2|Mux17~14_combout ;
wire \procI|U2|registers[17][0]~23_combout ;
wire \procI|U2|registers[17][14]~q ;
wire \procI|U2|Decoder0~0_combout ;
wire \procI|U2|registers[21][5]~22_combout ;
wire \procI|U2|registers[21][14]~q ;
wire \procI|U2|Mux17~11_combout ;
wire \procI|U2|registers[29][12]~24_combout ;
wire \procI|U2|registers[29][14]~q ;
wire \procI|U2|registers[25][10]~21_combout ;
wire \procI|U2|registers[25][14]~q ;
wire \procI|U2|Mux17~12_combout ;
wire \procI|U2|Mux17~15_combout ;
wire \procI|U2|Mux17~18_combout ;
wire \procI|U2|registers[4][15]~3_combout ;
wire \procI|U2|registers[4][14]~q ;
wire \procI|U2|registers[6][3]~2_combout ;
wire \procI|U2|registers[6][14]~q ;
wire \procI|U2|Mux17~0_combout ;
wire \procI|U2|registers[5][13]~1_combout ;
wire \procI|U2|registers[5][14]~q ;
wire \procI|U2|registers[7][4]~4_combout ;
wire \procI|U2|registers[7][14]~q ;
wire \procI|U2|Mux17~1_combout ;
wire \procI|U2|Mux17~19_combout ;
wire \procI|U2|data_out_B[5]~4_combout ;
wire \procI|U2|Mux17~20_combout ;
wire \procI|I[0]~9_combout ;
wire \procI|register_data_in[5]~3_combout ;
wire \procI|register_read_addr_A~0_combout ;
wire \procI|register_read_addr_A~2_combout ;
wire \procI|U2|registers[30][13]~q ;
wire \procI|register_read_addr_A~5_combout ;
wire \procI|register_read_addr_A~4_combout ;
wire \procI|U2|registers[26][13]~q ;
wire \procI|U2|registers~62_combout ;
wire \procI|U2|registers[18][13]~q ;
wire \procI|U2|Mux2~11_combout ;
wire \procI|U2|registers[22][13]~q ;
wire \procI|U2|Mux2~12_combout ;
wire \procI|U2|registers[28][13]~q ;
wire \procI|U2|registers[24][13]~q ;
wire \procI|U2|registers[20][13]~q ;
wire \procI|U2|registers[16][13]~q ;
wire \procI|U2|Mux2~13_combout ;
wire \procI|U2|Mux2~14_combout ;
wire \procI|U2|Mux2~15_combout ;
wire \procI|U2|registers[19][13]~q ;
wire \procI|U2|registers[27][13]~q ;
wire \procI|U2|Mux2~16_combout ;
wire \procI|U2|registers[23][13]~q ;
wire \procI|U2|registers[31][10]~32_combout ;
wire \procI|U2|registers[31][13]~q ;
wire \procI|U2|Mux2~17_combout ;
wire \procI|U2|registers[17][13]~q ;
wire \procI|U2|registers[21][13]~q ;
wire \procI|U2|Mux2~9_combout ;
wire \procI|U2|registers[25][13]~q ;
wire \procI|U2|registers[29][13]~q ;
wire \procI|U2|Mux2~10_combout ;
wire \procI|U2|Mux2~18_combout ;
wire \procI|U2|data_out_A[15]~3_combout ;
wire \procI|U2|data_out_A[15]~2_combout ;
wire \procI|U2|registers[13][13]~q ;
wire \procI|U2|registers[15][13]~q ;
wire \procI|U2|data_out_A[15]~1_combout ;
wire \procI|U2|registers[12][13]~q ;
wire \procI|U2|registers[11][13]~q ;
wire \procI|U2|registers[10][13]~q ;
wire \procI|U2|registers[8][13]~q ;
wire \procI|U2|registers[9][13]~q ;
wire \procI|U2|Mux2~0_combout ;
wire \procI|U2|Mux2~1_combout ;
wire \procI|U2|Mux2~2_combout ;
wire \procI|U2|Mux2~3_combout ;
wire \procI|U2|registers[3][13]~q ;
wire \procI|U2|registers[2][13]~q ;
wire \procI|U2|registers[0][13]~q ;
wire \procI|U2|Mux2~6_combout ;
wire \procI|U2|Mux2~7_combout ;
wire \procI|U2|data_out_A[15]~0_combout ;
wire \procI|U2|registers[7][13]~q ;
wire \procI|U2|registers[5][13]~q ;
wire \procI|U2|registers[4][13]~q ;
wire \procI|U2|Mux2~4_combout ;
wire \procI|U2|registers[6][13]~q ;
wire \procI|U2|Mux2~5_combout ;
wire \procI|U2|Mux2~8_combout ;
wire \procI|U2|Mux2~19_combout ;
wire \procI|U2|data_out_A[15]~4_combout ;
wire \procI|U2|Mux2~20_combout ;
wire \procI|Mux142~0_combout ;
wire \procI|register_data_in[5]~5_combout ;
wire \procI|register_data_in[5]~6_combout ;
wire \procI|U2|registers[27][11]~q ;
wire \procI|U2|registers[19][11]~q ;
wire \procI|U2|Mux20~16_combout ;
wire \procI|U2|registers[31][11]~q ;
wire \procI|U2|registers[23][11]~q ;
wire \procI|U2|Mux20~17_combout ;
wire \procI|U2|registers[17][11]~q ;
wire \procI|U2|registers[21][11]~q ;
wire \procI|U2|Mux20~9_combout ;
wire \procI|U2|registers[29][11]~q ;
wire \procI|U2|registers[25][11]~q ;
wire \procI|U2|Mux20~10_combout ;
wire \procI|U2|registers[20][11]~q ;
wire \procI|U2|registers[16][11]~q ;
wire \procI|U2|Mux20~13_combout ;
wire \procI|U2|registers[24][11]~q ;
wire \procI|U2|registers[28][11]~q ;
wire \procI|U2|Mux20~14_combout ;
wire \procI|U2|registers[26][11]~q ;
wire \procI|U2|registers~58_combout ;
wire \procI|U2|registers[18][11]~q ;
wire \procI|U2|Mux20~11_combout ;
wire \procI|U2|registers[30][11]~q ;
wire \procI|U2|registers[22][11]~q ;
wire \procI|U2|Mux20~12_combout ;
wire \procI|U2|Mux20~15_combout ;
wire \procI|U2|Mux20~18_combout ;
wire \procI|U2|registers[15][11]~q ;
wire \procI|U2|registers[8][11]~q ;
wire \procI|U2|registers[9][11]~q ;
wire \procI|U2|Mux20~0_combout ;
wire \procI|U2|registers[11][11]~q ;
wire \procI|U2|registers[10][11]~q ;
wire \procI|U2|Mux20~1_combout ;
wire \procI|U2|registers[12][11]~q ;
wire \procI|U2|Mux20~2_combout ;
wire \procI|U2|registers[13][11]~q ;
wire \procI|U2|Mux20~3_combout ;
wire \procI|U2|registers[4][11]~q ;
wire \procI|U2|registers[5][11]~q ;
wire \procI|U2|Mux20~4_combout ;
wire \procI|U2|registers[6][11]~q ;
wire \procI|U2|Mux20~5_combout ;
wire \procI|U2|registers[0][11]~q ;
wire \procI|U2|registers[2][11]~q ;
wire \procI|U2|Mux20~6_combout ;
wire \procI|U2|registers[1][11]~q ;
wire \procI|U2|registers[3][11]~q ;
wire \procI|U2|Mux20~7_combout ;
wire \procI|U2|Mux20~8_combout ;
wire \procI|U2|Mux20~19_combout ;
wire \procI|U2|Mux20~20_combout ;
wire \procI|U2|registers[5][10]~q ;
wire \procI|U2|registers[4][10]~q ;
wire \procI|U2|Mux5~0_combout ;
wire \procI|U2|registers[7][10]~q ;
wire \procI|U2|Mux5~1_combout ;
wire \procI|U2|registers[1][10]~q ;
wire \procI|U2|registers[0][10]~q ;
wire \procI|U2|Mux5~6_combout ;
wire \procI|U2|registers[2][10]~q ;
wire \procI|U2|registers[3][10]~q ;
wire \procI|U2|Mux5~7_combout ;
wire \procI|U2|registers[12][10]~q ;
wire \procI|U2|registers[13][10]~q ;
wire \procI|U2|Mux5~4_combout ;
wire \procI|U2|registers[10][10]~q ;
wire \procI|U2|registers[8][10]~q ;
wire \procI|U2|Mux5~2_combout ;
wire \procI|U2|registers[11][10]~q ;
wire \procI|U2|registers[9][10]~q ;
wire \procI|U2|Mux5~3_combout ;
wire \procI|U2|registers~56_combout ;
wire \procI|U2|registers[15][10]~q ;
wire \procI|U2|Mux5~5_combout ;
wire \procI|U2|Mux5~8_combout ;
wire \procI|U2|registers[19][10]~q ;
wire \procI|U2|registers[27][10]~q ;
wire \procI|U2|Mux5~16_combout ;
wire \procI|U2|registers[23][10]~q ;
wire \procI|U2|registers[31][10]~q ;
wire \procI|U2|Mux5~17_combout ;
wire \procI|U2|registers[20][10]~q ;
wire \procI|U2|registers[16][10]~q ;
wire \procI|U2|Mux5~13_combout ;
wire \procI|U2|registers[28][10]~q ;
wire \procI|U2|registers[24][10]~q ;
wire \procI|U2|Mux5~14_combout ;
wire \procI|U2|registers[29][10]~q ;
wire \procI|U2|registers[17][10]~q ;
wire \procI|U2|registers[21][10]~q ;
wire \procI|U2|Mux5~11_combout ;
wire \procI|U2|registers[25][10]~q ;
wire \procI|U2|Mux5~12_combout ;
wire \procI|U2|Mux5~15_combout ;
wire \procI|U2|registers[26][10]~q ;
wire \procI|U2|registers[18][10]~q ;
wire \procI|U2|Mux5~9_combout ;
wire \procI|U2|registers[30][10]~q ;
wire \procI|U2|registers[22][10]~q ;
wire \procI|U2|Mux5~10_combout ;
wire \procI|U2|Mux5~18_combout ;
wire \procI|U2|Mux5~19_combout ;
wire \procI|U2|Mux5~20_combout ;
wire \procI|Mux2~0_combout ;
wire \procI|Mux0~2_combout ;
wire \procI|dAddr[7]~0_combout ;
wire \procI|Mux1~0_combout ;
wire \procI|Mux0~3_combout ;
wire \procI|dnWE~0_combout ;
wire \procI|dnWE~q ;
wire \dataMemI|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout ;
wire \dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~2_combout ;
wire \procI|dDataO[9]~feeder_combout ;
wire \procI|Mux142~2_combout ;
wire \procI|Mux142~1_combout ;
wire \procI|Mux142~3_combout ;
wire \procI|B_reg_1[0]~feeder_combout ;
wire \procI|B_reg_2[0]~feeder_combout ;
wire \procI|U2|registers[8][0]~q ;
wire \procI|U2|Mux15~10_combout ;
wire \procI|U2|registers[11][0]~q ;
wire \procI|U2|registers[10][0]~q ;
wire \procI|U2|Mux15~11_combout ;
wire \procI|U2|registers[13][0]~q ;
wire \procI|U2|registers[15][0]~q ;
wire \procI|U2|registers[15][15]~q ;
wire \procI|U2|registers[13][15]~q ;
wire \procI|U2|registers[8][15]~q ;
wire \procI|U2|registers[9][15]~q ;
wire \procI|U2|Mux16~0_combout ;
wire \procI|U2|registers[11][15]~q ;
wire \procI|U2|registers[10][15]~q ;
wire \procI|U2|Mux16~1_combout ;
wire \procI|U2|registers[12][15]~q ;
wire \procI|U2|Mux16~2_combout ;
wire \procI|U2|Mux16~3_combout ;
wire \procI|U2|registers[24][15]~q ;
wire \procI|U2|registers[28][15]~q ;
wire \procI|U2|registers[16][15]~q ;
wire \procI|U2|registers[20][15]~q ;
wire \procI|U2|Mux16~13_combout ;
wire \procI|U2|Mux16~14_combout ;
wire \procI|U2|registers[26][15]~q ;
wire \procI|U2|registers[18][15]~q ;
wire \procI|U2|Mux16~11_combout ;
wire \procI|U2|registers[30][15]~q ;
wire \procI|U2|registers[22][15]~q ;
wire \procI|U2|Mux16~12_combout ;
wire \procI|U2|Mux16~15_combout ;
wire \procI|U2|registers[27][15]~q ;
wire \procI|U2|registers[19][15]~q ;
wire \procI|U2|Mux16~16_combout ;
wire \procI|U2|registers[31][15]~q ;
wire \procI|U2|registers[23][15]~q ;
wire \procI|U2|Mux16~17_combout ;
wire \procI|U2|registers[21][15]~q ;
wire \procI|U2|registers[17][15]~q ;
wire \procI|U2|Mux16~9_combout ;
wire \procI|U2|registers[25][15]~q ;
wire \procI|U2|registers[29][15]~q ;
wire \procI|U2|Mux16~10_combout ;
wire \procI|U2|Mux16~18_combout ;
wire \procI|U2|registers[0][15]~q ;
wire \procI|U2|registers[2][15]~q ;
wire \procI|U2|Mux16~6_combout ;
wire \procI|U2|registers[1][15]~q ;
wire \procI|U2|Mux16~7_combout ;
wire \procI|U2|registers[4][15]~q ;
wire \procI|U2|registers[5][15]~q ;
wire \procI|U2|Mux16~4_combout ;
wire \procI|U2|registers[7][15]~q ;
wire \procI|U2|registers[6][15]~q ;
wire \procI|U2|Mux16~5_combout ;
wire \procI|U2|Mux16~8_combout ;
wire \procI|U2|Mux16~19_combout ;
wire \procI|U2|Mux16~20_combout ;
wire \procI|Mux127~3_combout ;
wire \procI|U1|Add0~29 ;
wire \procI|U1|Add0~30_combout ;
wire \procI|U1|Add1~21 ;
wire \procI|U1|Add1~23 ;
wire \procI|U1|Add1~25 ;
wire \procI|U1|Add1~27 ;
wire \procI|U1|Add1~29 ;
wire \procI|U1|Add1~30_combout ;
wire \procI|Mux127~4_combout ;
wire \procI|Mux127~5_combout ;
wire \procI|U1|Add2~25 ;
wire \procI|U1|Add2~27 ;
wire \procI|U1|Add2~29 ;
wire \procI|U1|Add2~30_combout ;
wire \procI|U1|Add3~27 ;
wire \procI|U1|Add3~29 ;
wire \procI|U1|Add3~30_combout ;
wire \procI|Mux127~6_combout ;
wire \procI|Mux127~7_combout ;
wire \procI|Mux127~8_combout ;
wire \dataMemI|altsyncram_component|auto_generated|decode3|w_anode436w[2]~0_combout ;
wire \dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~1_combout ;
wire \procI|U2|registers[11][1]~q ;
wire \procI|U2|registers[10][1]~q ;
wire \procI|U2|registers[9][1]~q ;
wire \procI|U2|registers[8][1]~q ;
wire \procI|U2|Mux14~0_combout ;
wire \procI|U2|Mux14~1_combout ;
wire \procI|U2|registers[12][1]~q ;
wire \procI|U2|Mux14~2_combout ;
wire \procI|U2|registers[15][1]~q ;
wire \procI|U2|registers[13][1]~q ;
wire \procI|U2|Mux14~3_combout ;
wire \procI|U2|registers[30][1]~q ;
wire \procI|U2|registers[22][1]~q ;
wire \procI|U2|registers[26][1]~q ;
wire \procI|U2|registers~38_combout ;
wire \procI|U2|registers[18][1]~q ;
wire \procI|U2|Mux14~11_combout ;
wire \procI|U2|Mux14~12_combout ;
wire \procI|U2|registers[28][1]~q ;
wire \procI|U2|registers[20][1]~q ;
wire \procI|U2|registers[16][1]~q ;
wire \procI|U2|Mux14~13_combout ;
wire \procI|U2|registers[24][1]~q ;
wire \procI|U2|Mux14~14_combout ;
wire \procI|U2|Mux14~15_combout ;
wire \procI|U2|registers[19][1]~q ;
wire \procI|U2|registers[27][1]~q ;
wire \procI|U2|Mux14~16_combout ;
wire \procI|U2|registers[31][1]~q ;
wire \procI|U2|registers[23][1]~q ;
wire \procI|U2|Mux14~17_combout ;
wire \procI|U2|registers[21][1]~q ;
wire \procI|U2|registers[17][1]~q ;
wire \procI|U2|Mux14~9_combout ;
wire \procI|U2|registers[29][1]~q ;
wire \procI|U2|registers[25][1]~q ;
wire \procI|U2|Mux14~10_combout ;
wire \procI|U2|Mux14~18_combout ;
wire \procI|U2|registers[5][1]~q ;
wire \procI|U2|registers[4][1]~q ;
wire \procI|U2|Mux14~4_combout ;
wire \procI|U2|registers[6][1]~q ;
wire \procI|U2|registers[7][1]~q ;
wire \procI|U2|Mux14~5_combout ;
wire \procI|U2|registers[3][1]~q ;
wire \procI|U2|registers[1][1]~q ;
wire \procI|U2|registers[2][1]~q ;
wire \procI|U2|Mux14~6_combout ;
wire \procI|U2|Mux14~7_combout ;
wire \procI|U2|Mux14~8_combout ;
wire \procI|U2|Mux14~19_combout ;
wire \procI|U2|Mux14~20_combout ;
wire \procI|B_reg_1[1]~feeder_combout ;
wire \procI|B_reg_2[1]~feeder_combout ;
wire \procI|U1|Add2~1 ;
wire \procI|U1|Add2~2_combout ;
wire \procI|U1|Add3~1 ;
wire \procI|U1|Add3~2_combout ;
wire \procI|register_data_in[2]~8_combout ;
wire \procI|B_reg_1[2]~feeder_combout ;
wire \procI|U1|Add1~1 ;
wire \procI|U1|Add1~3 ;
wire \procI|U1|Add1~4_combout ;
wire \procI|U2|registers[30][2]~q ;
wire \procI|U2|registers[26][2]~q ;
wire \procI|U2|registers~40_combout ;
wire \procI|U2|registers[18][2]~q ;
wire \procI|U2|Mux29~9_combout ;
wire \procI|U2|registers[22][2]~q ;
wire \procI|U2|Mux29~10_combout ;
wire \procI|U2|registers[27][2]~q ;
wire \procI|U2|registers[19][2]~q ;
wire \procI|U2|Mux29~16_combout ;
wire \procI|U2|registers[23][2]~q ;
wire \procI|U2|registers[31][2]~q ;
wire \procI|U2|Mux29~17_combout ;
wire \procI|U2|registers[20][2]~q ;
wire \procI|U2|registers[16][2]~q ;
wire \procI|U2|Mux29~13_combout ;
wire \procI|U2|registers[24][2]~q ;
wire \procI|U2|registers[28][2]~q ;
wire \procI|U2|Mux29~14_combout ;
wire \procI|U2|registers[21][2]~q ;
wire \procI|U2|registers[17][2]~q ;
wire \procI|U2|Mux29~11_combout ;
wire \procI|U2|registers[29][2]~q ;
wire \procI|U2|registers[25][2]~q ;
wire \procI|U2|Mux29~12_combout ;
wire \procI|U2|Mux29~15_combout ;
wire \procI|U2|Mux29~18_combout ;
wire \procI|U2|registers[13][2]~q ;
wire \procI|U2|registers[12][2]~q ;
wire \procI|U2|Mux29~4_combout ;
wire \procI|U2|registers[15][2]~q ;
wire \procI|U2|registers[11][2]~q ;
wire \procI|U2|registers[9][2]~q ;
wire \procI|U2|registers[10][2]~q ;
wire \procI|U2|registers[8][2]~q ;
wire \procI|U2|Mux29~2_combout ;
wire \procI|U2|Mux29~3_combout ;
wire \procI|U2|Mux29~5_combout ;
wire \procI|U2|registers[2][2]~q ;
wire \procI|U2|registers[0][2]~q ;
wire \procI|U2|registers[1][2]~q ;
wire \procI|U2|Mux29~6_combout ;
wire \procI|U2|Mux29~7_combout ;
wire \procI|U2|Mux29~8_combout ;
wire \procI|U2|registers[6][2]~q ;
wire \procI|U2|registers[4][2]~q ;
wire \procI|U2|Mux29~0_combout ;
wire \procI|U2|registers[5][2]~q ;
wire \procI|U2|registers[7][2]~q ;
wire \procI|U2|Mux29~1_combout ;
wire \procI|U2|Mux29~19_combout ;
wire \procI|U2|Mux29~20_combout ;
wire \procI|U1|Add0~1 ;
wire \procI|U1|Add0~3 ;
wire \procI|U1|Add0~4_combout ;
wire \procI|register_data_in[2]~12_combout ;
wire \procI|Mux13~0_combout ;
wire \procI|B_reg_1[3]~feeder_combout ;
wire \procI|B_reg_2[3]~feeder_combout ;
wire \procI|U2|registers[12][3]~q ;
wire \procI|U2|registers[11][3]~q ;
wire \procI|U2|registers[9][3]~q ;
wire \procI|U2|registers[8][3]~q ;
wire \procI|U2|Mux12~0_combout ;
wire \procI|U2|Mux12~1_combout ;
wire \procI|U2|Mux12~2_combout ;
wire \procI|U2|registers[15][3]~q ;
wire \procI|U2|registers[13][3]~q ;
wire \procI|U2|Mux12~3_combout ;
wire \procI|U2|registers[28][3]~q ;
wire \procI|U2|registers[24][3]~q ;
wire \procI|U2|registers[20][3]~q ;
wire \procI|U2|registers~42_combout ;
wire \procI|U2|registers[16][3]~q ;
wire \procI|U2|Mux12~13_combout ;
wire \procI|U2|Mux12~14_combout ;
wire \procI|U2|registers[26][3]~q ;
wire \procI|U2|registers[18][3]~q ;
wire \procI|U2|Mux12~11_combout ;
wire \procI|U2|registers[22][3]~q ;
wire \procI|U2|registers[30][3]~q ;
wire \procI|U2|Mux12~12_combout ;
wire \procI|U2|Mux12~15_combout ;
wire \procI|U2|registers[31][3]~q ;
wire \procI|U2|registers[27][3]~q ;
wire \procI|U2|registers[19][3]~q ;
wire \procI|U2|Mux12~16_combout ;
wire \procI|U2|registers[23][3]~q ;
wire \procI|U2|Mux12~17_combout ;
wire \procI|U2|registers[17][3]~q ;
wire \procI|U2|registers[21][3]~q ;
wire \procI|U2|Mux12~9_combout ;
wire \procI|U2|registers[29][3]~q ;
wire \procI|U2|registers[25][3]~q ;
wire \procI|U2|Mux12~10_combout ;
wire \procI|U2|Mux12~18_combout ;
wire \procI|U2|registers[3][3]~q ;
wire \procI|U2|registers[0][3]~q ;
wire \procI|U2|registers[2][3]~q ;
wire \procI|U2|Mux12~6_combout ;
wire \procI|U2|registers[1][3]~q ;
wire \procI|U2|Mux12~7_combout ;
wire \procI|U2|registers[7][3]~q ;
wire \procI|U2|registers[6][3]~q ;
wire \procI|U2|registers[4][3]~q ;
wire \procI|U2|registers[5][3]~q ;
wire \procI|U2|Mux12~4_combout ;
wire \procI|U2|Mux12~5_combout ;
wire \procI|U2|Mux12~8_combout ;
wire \procI|U2|Mux12~19_combout ;
wire \procI|U2|Mux12~20_combout ;
wire \procI|U1|Add1~5 ;
wire \procI|U1|Add1~6_combout ;
wire \procI|U1|Add0~5 ;
wire \procI|U1|Add0~6_combout ;
wire \dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode461w[2]~0_combout ;
wire \procI|U2|registers[27][4]~q ;
wire \procI|U2|registers[19][4]~q ;
wire \procI|U2|Mux11~16_combout ;
wire \procI|U2|registers[23][4]~q ;
wire \procI|U2|registers[31][4]~q ;
wire \procI|U2|Mux11~17_combout ;
wire \procI|U2|registers[22][4]~q ;
wire \procI|U2|registers[30][4]~q ;
wire \procI|U2|registers[26][4]~q ;
wire \procI|U2|registers~44_combout ;
wire \procI|U2|registers[18][4]~q ;
wire \procI|U2|Mux11~9_combout ;
wire \procI|U2|Mux11~10_combout ;
wire \procI|U2|registers[20][4]~q ;
wire \procI|U2|registers[16][4]~q ;
wire \procI|U2|Mux11~13_combout ;
wire \procI|U2|registers[24][4]~q ;
wire \procI|U2|registers[28][4]~q ;
wire \procI|U2|Mux11~14_combout ;
wire \procI|U2|registers[29][4]~q ;
wire \procI|U2|registers[21][4]~q ;
wire \procI|U2|registers[17][4]~q ;
wire \procI|U2|Mux11~11_combout ;
wire \procI|U2|registers[25][4]~q ;
wire \procI|U2|Mux11~12_combout ;
wire \procI|U2|Mux11~15_combout ;
wire \procI|U2|Mux11~18_combout ;
wire \procI|U2|registers[3][4]~q ;
wire \procI|U2|registers[2][4]~q ;
wire \procI|U2|registers[1][4]~q ;
wire \procI|U2|registers[0][4]~q ;
wire \procI|U2|Mux11~6_combout ;
wire \procI|U2|Mux11~7_combout ;
wire \procI|U2|registers[15][4]~q ;
wire \procI|U2|registers[8][4]~q ;
wire \procI|U2|registers[10][4]~q ;
wire \procI|U2|Mux11~2_combout ;
wire \procI|U2|registers[11][4]~q ;
wire \procI|U2|registers[9][4]~q ;
wire \procI|U2|Mux11~3_combout ;
wire \procI|U2|registers[12][4]~q ;
wire \procI|U2|registers[13][4]~q ;
wire \procI|U2|Mux11~4_combout ;
wire \procI|U2|Mux11~5_combout ;
wire \procI|U2|Mux11~8_combout ;
wire \procI|U2|registers[4][4]~q ;
wire \procI|U2|registers[6][4]~q ;
wire \procI|U2|Mux11~0_combout ;
wire \procI|U2|registers[5][4]~q ;
wire \procI|U2|Mux11~1_combout ;
wire \procI|U2|Mux11~19_combout ;
wire \procI|U2|Mux11~20_combout ;
wire \procI|U1|Add0~7 ;
wire \procI|U1|Add0~8_combout ;
wire \procI|B_reg_1[4]~feeder_combout ;
wire \procI|B_reg_2[4]~feeder_combout ;
wire \procI|U1|Add1~7 ;
wire \procI|U1|Add1~8_combout ;
wire \procI|register_data_in[2]~9_combout ;
wire \procI|U1|Add2~3 ;
wire \procI|U1|Add2~5 ;
wire \procI|U1|Add2~7 ;
wire \procI|U1|Add2~9 ;
wire \procI|U1|Add2~10_combout ;
wire \procI|Mux137~0_combout ;
wire \procI|U1|Add3~3 ;
wire \procI|U1|Add3~5 ;
wire \procI|U1|Add3~7 ;
wire \procI|U1|Add3~9 ;
wire \procI|U1|Add3~10_combout ;
wire \procI|U1|Add2~11 ;
wire \procI|U1|Add2~12_combout ;
wire \procI|Mux136~0_combout ;
wire \procI|U1|Add1~9 ;
wire \procI|U1|Add1~11 ;
wire \procI|U1|Add1~12_combout ;
wire \procI|Mux136~5_combout ;
wire \procI|U2|registers[11][6]~q ;
wire \procI|U2|registers[9][6]~q ;
wire \procI|U2|registers[10][6]~q ;
wire \procI|U2|registers[8][6]~q ;
wire \procI|U2|Mux25~2_combout ;
wire \procI|U2|Mux25~3_combout ;
wire \procI|U2|registers[15][6]~q ;
wire \procI|U2|registers[13][6]~q ;
wire \procI|U2|Mux25~4_combout ;
wire \procI|U2|Mux25~5_combout ;
wire \procI|U2|registers[2][6]~q ;
wire \procI|U2|registers[3][6]~q ;
wire \procI|U2|registers[0][6]~q ;
wire \procI|U2|registers[1][6]~q ;
wire \procI|U2|Mux25~6_combout ;
wire \procI|U2|Mux25~7_combout ;
wire \procI|U2|Mux25~8_combout ;
wire \procI|U2|registers[24][6]~q ;
wire \procI|U2|registers[28][6]~q ;
wire \procI|U2|registers~48_combout ;
wire \procI|U2|registers[16][6]~q ;
wire \procI|U2|registers[20][6]~q ;
wire \procI|U2|Mux25~13_combout ;
wire \procI|U2|Mux25~14_combout ;
wire \procI|U2|registers[25][6]~q ;
wire \procI|U2|registers[29][6]~q ;
wire \procI|U2|registers[21][6]~q ;
wire \procI|U2|registers[17][6]~q ;
wire \procI|U2|Mux25~11_combout ;
wire \procI|U2|Mux25~12_combout ;
wire \procI|U2|Mux25~15_combout ;
wire \procI|U2|registers[26][6]~q ;
wire \procI|U2|registers[18][6]~q ;
wire \procI|U2|Mux25~9_combout ;
wire \procI|U2|registers[30][6]~q ;
wire \procI|U2|registers[22][6]~q ;
wire \procI|U2|Mux25~10_combout ;
wire \procI|U2|registers[23][6]~q ;
wire \procI|U2|registers[31][6]~q ;
wire \procI|U2|registers[19][6]~q ;
wire \procI|U2|registers[27][6]~q ;
wire \procI|U2|Mux25~16_combout ;
wire \procI|U2|Mux25~17_combout ;
wire \procI|U2|Mux25~18_combout ;
wire \procI|U2|registers[7][6]~q ;
wire \procI|U2|registers[5][6]~q ;
wire \procI|U2|registers[4][6]~q ;
wire \procI|U2|registers[6][6]~q ;
wire \procI|U2|Mux25~0_combout ;
wire \procI|U2|Mux25~1_combout ;
wire \procI|U2|Mux25~19_combout ;
wire \procI|U2|Mux25~20_combout ;
wire \procI|U2|registers[10][5]~q ;
wire \procI|U2|registers[9][5]~q ;
wire \procI|U2|registers[8][5]~q ;
wire \procI|U2|Mux26~0_combout ;
wire \procI|U2|registers[11][5]~q ;
wire \procI|U2|Mux26~1_combout ;
wire \procI|U2|registers[12][5]~q ;
wire \procI|U2|Mux26~2_combout ;
wire \procI|U2|registers~46_combout ;
wire \procI|U2|registers[15][5]~q ;
wire \procI|U2|registers[13][5]~q ;
wire \procI|U2|Mux26~3_combout ;
wire \procI|U2|registers[4][5]~q ;
wire \procI|U2|registers[5][5]~q ;
wire \procI|U2|Mux26~4_combout ;
wire \procI|U2|registers[7][5]~q ;
wire \procI|U2|registers[6][5]~q ;
wire \procI|U2|Mux26~5_combout ;
wire \procI|U2|registers[2][5]~q ;
wire \procI|U2|registers[0][5]~q ;
wire \procI|U2|Mux26~6_combout ;
wire \procI|U2|registers[1][5]~q ;
wire \procI|U2|Mux26~7_combout ;
wire \procI|U2|Mux26~8_combout ;
wire \procI|U2|registers[20][5]~q ;
wire \procI|U2|registers[16][5]~q ;
wire \procI|U2|Mux26~13_combout ;
wire \procI|U2|registers[28][5]~q ;
wire \procI|U2|registers[24][5]~q ;
wire \procI|U2|Mux26~14_combout ;
wire \procI|U2|registers[22][5]~q ;
wire \procI|U2|registers[30][5]~q ;
wire \procI|U2|registers[26][5]~q ;
wire \procI|U2|registers[18][5]~q ;
wire \procI|U2|Mux26~11_combout ;
wire \procI|U2|Mux26~12_combout ;
wire \procI|U2|Mux26~15_combout ;
wire \procI|U2|registers[19][5]~q ;
wire \procI|U2|registers[27][5]~q ;
wire \procI|U2|Mux26~16_combout ;
wire \procI|U2|registers[31][5]~q ;
wire \procI|U2|registers[23][5]~q ;
wire \procI|U2|Mux26~17_combout ;
wire \procI|U2|registers[21][5]~q ;
wire \procI|U2|registers[17][5]~q ;
wire \procI|U2|Mux26~9_combout ;
wire \procI|U2|registers[25][5]~q ;
wire \procI|U2|registers[29][5]~q ;
wire \procI|U2|Mux26~10_combout ;
wire \procI|U2|Mux26~18_combout ;
wire \procI|U2|Mux26~19_combout ;
wire \procI|U2|Mux26~20_combout ;
wire \procI|U1|Add0~9 ;
wire \procI|U1|Add0~11 ;
wire \procI|U1|Add0~12_combout ;
wire \procI|Mux136~6_combout ;
wire \procI|register_data_in[5]~7_combout ;
wire \procI|U1|Add2~13 ;
wire \procI|U1|Add2~14_combout ;
wire \procI|U1|Add3~11 ;
wire \procI|U1|Add3~13 ;
wire \procI|U1|Add3~14_combout ;
wire \procI|Mux135~2_combout ;
wire \procI|dDataO[7]~feeder_combout ;
wire \procI|Mux10~0_combout ;
wire \procI|Mux9~0_combout ;
wire \procI|U2|registers[10][7]~q ;
wire \procI|U2|registers[11][7]~q ;
wire \procI|U2|registers[9][7]~q ;
wire \procI|U2|registers[8][7]~q ;
wire \procI|U2|Mux24~0_combout ;
wire \procI|U2|Mux24~1_combout ;
wire \procI|U2|registers[12][7]~q ;
wire \procI|U2|Mux24~2_combout ;
wire \procI|U2|registers[15][7]~q ;
wire \procI|U2|Mux24~3_combout ;
wire \procI|U2|registers[4][7]~q ;
wire \procI|U2|registers[5][7]~q ;
wire \procI|U2|Mux24~4_combout ;
wire \procI|U2|registers[7][7]~q ;
wire \procI|U2|registers[6][7]~q ;
wire \procI|U2|Mux24~5_combout ;
wire \procI|U2|registers[0][7]~q ;
wire \procI|U2|registers[2][7]~q ;
wire \procI|U2|Mux24~6_combout ;
wire \procI|U2|registers[3][7]~q ;
wire \procI|U2|registers[1][7]~q ;
wire \procI|U2|Mux24~7_combout ;
wire \procI|U2|Mux24~8_combout ;
wire \procI|U2|registers[23][7]~q ;
wire \procI|U2|registers[19][7]~q ;
wire \procI|U2|registers[27][7]~q ;
wire \procI|U2|Mux24~16_combout ;
wire \procI|U2|registers[31][7]~q ;
wire \procI|U2|Mux24~17_combout ;
wire \procI|U2|registers[21][7]~q ;
wire \procI|U2|registers[17][7]~q ;
wire \procI|U2|Mux24~9_combout ;
wire \procI|U2|registers[25][7]~q ;
wire \procI|U2|registers[29][7]~q ;
wire \procI|U2|Mux24~10_combout ;
wire \procI|U2|registers[24][7]~q ;
wire \procI|U2|registers[28][7]~q ;
wire \procI|U2|registers[20][7]~q ;
wire \procI|U2|registers~50_combout ;
wire \procI|U2|registers[16][7]~q ;
wire \procI|U2|Mux24~13_combout ;
wire \procI|U2|Mux24~14_combout ;
wire \procI|U2|registers[22][7]~q ;
wire \procI|U2|registers[30][7]~q ;
wire \procI|U2|registers[26][7]~q ;
wire \procI|U2|registers[18][7]~q ;
wire \procI|U2|Mux24~11_combout ;
wire \procI|U2|Mux24~12_combout ;
wire \procI|U2|Mux24~15_combout ;
wire \procI|U2|Mux24~18_combout ;
wire \procI|U2|Mux24~19_combout ;
wire \procI|U2|Mux24~20_combout ;
wire \procI|Mux8~0_combout ;
wire \procI|U2|registers[5][8]~q ;
wire \procI|U2|registers[7][8]~q ;
wire \procI|U2|registers[6][8]~q ;
wire \procI|U2|registers[4][8]~q ;
wire \procI|U2|Mux7~0_combout ;
wire \procI|U2|Mux7~1_combout ;
wire \procI|U2|registers[1][8]~q ;
wire \procI|U2|registers[0][8]~q ;
wire \procI|U2|Mux7~6_combout ;
wire \procI|U2|registers[2][8]~q ;
wire \procI|U2|registers[3][8]~q ;
wire \procI|U2|Mux7~7_combout ;
wire \procI|U2|registers~52_combout ;
wire \procI|U2|registers[15][8]~q ;
wire \procI|U2|registers[12][8]~q ;
wire \procI|U2|Mux7~4_combout ;
wire \procI|U2|registers[10][8]~q ;
wire \procI|U2|registers[8][8]~q ;
wire \procI|U2|Mux7~2_combout ;
wire \procI|U2|registers[11][8]~q ;
wire \procI|U2|registers[9][8]~q ;
wire \procI|U2|Mux7~3_combout ;
wire \procI|U2|Mux7~5_combout ;
wire \procI|U2|Mux7~8_combout ;
wire \procI|U2|registers[28][8]~q ;
wire \procI|U2|registers[24][8]~q ;
wire \procI|U2|registers[16][8]~76_combout ;
wire \procI|U2|registers[16][8]~q ;
wire \procI|U2|registers[20][8]~q ;
wire \procI|U2|Mux7~13_combout ;
wire \procI|U2|Mux7~14_combout ;
wire \procI|U2|registers[29][8]~q ;
wire \procI|U2|registers[17][8]~q ;
wire \procI|U2|registers[21][8]~q ;
wire \procI|U2|Mux7~11_combout ;
wire \procI|U2|registers[25][8]~q ;
wire \procI|U2|Mux7~12_combout ;
wire \procI|U2|Mux7~15_combout ;
wire \procI|U2|registers[19][8]~q ;
wire \procI|U2|registers[27][8]~q ;
wire \procI|U2|Mux7~16_combout ;
wire \procI|U2|registers[23][8]~q ;
wire \procI|U2|registers[31][8]~q ;
wire \procI|U2|Mux7~17_combout ;
wire \procI|U2|registers[22][8]~q ;
wire \procI|U2|registers[30][8]~q ;
wire \procI|U2|registers[26][8]~q ;
wire \procI|U2|registers[18][8]~q ;
wire \procI|U2|Mux7~9_combout ;
wire \procI|U2|Mux7~10_combout ;
wire \procI|U2|Mux7~18_combout ;
wire \procI|U2|Mux7~19_combout ;
wire \procI|U2|Mux7~20_combout ;
wire \procI|U1|Add3~15 ;
wire \procI|U1|Add3~16_combout ;
wire \procI|Mux134~4_combout ;
wire \procI|U1|Add1~13 ;
wire \procI|U1|Add1~15 ;
wire \procI|U1|Add1~16_combout ;
wire \procI|Mux134~5_combout ;
wire \procI|U1|Add0~13 ;
wire \procI|U1|Add0~15 ;
wire \procI|U1|Add0~16_combout ;
wire \procI|Mux134~6_combout ;
wire \procI|Mux134~7_combout ;
wire \procI|Mux134~8_combout ;
wire \procI|U2|registers[8][9]~q ;
wire \procI|U2|registers[9][9]~q ;
wire \procI|U2|Mux22~0_combout ;
wire \procI|U2|registers[11][9]~q ;
wire \procI|U2|registers[10][9]~q ;
wire \procI|U2|Mux22~1_combout ;
wire \procI|U2|registers[12][9]~q ;
wire \procI|U2|Mux22~2_combout ;
wire \procI|U2|registers[13][9]~q ;
wire \procI|U2|registers[15][9]~q ;
wire \procI|U2|Mux22~3_combout ;
wire \procI|U2|registers[4][9]~q ;
wire \procI|U2|registers[5][9]~q ;
wire \procI|U2|Mux22~4_combout ;
wire \procI|U2|registers[6][9]~q ;
wire \procI|U2|registers[7][9]~q ;
wire \procI|U2|Mux22~5_combout ;
wire \procI|U2|registers[1][9]~q ;
wire \procI|U2|registers[0][9]~q ;
wire \procI|U2|registers[2][9]~q ;
wire \procI|U2|Mux22~6_combout ;
wire \procI|U2|registers[3][9]~q ;
wire \procI|U2|Mux22~7_combout ;
wire \procI|U2|Mux22~8_combout ;
wire \procI|U2|registers[19][9]~q ;
wire \procI|U2|Mux22~16_combout ;
wire \procI|U2|registers[31][9]~q ;
wire \procI|U2|registers[23][9]~q ;
wire \procI|U2|Mux22~17_combout ;
wire \procI|U2|registers[24][9]~q ;
wire \procI|U2|registers[28][9]~q ;
wire \procI|U2|registers~54_combout ;
wire \procI|U2|registers[16][9]~q ;
wire \procI|U2|registers[20][9]~q ;
wire \procI|U2|Mux22~13_combout ;
wire \procI|U2|Mux22~14_combout ;
wire \procI|U2|registers[22][9]~q ;
wire \procI|U2|registers[30][9]~q ;
wire \procI|U2|registers[26][9]~q ;
wire \procI|U2|registers[18][9]~q ;
wire \procI|U2|Mux22~11_combout ;
wire \procI|U2|Mux22~12_combout ;
wire \procI|U2|Mux22~15_combout ;
wire \procI|U2|registers[29][9]~q ;
wire \procI|U2|registers[25][9]~q ;
wire \procI|U2|registers[21][9]~q ;
wire \procI|U2|registers[17][9]~q ;
wire \procI|U2|Mux22~9_combout ;
wire \procI|U2|Mux22~10_combout ;
wire \procI|U2|Mux22~18_combout ;
wire \procI|U2|Mux22~19_combout ;
wire \procI|U2|Mux22~20_combout ;
wire \procI|Mux6~0_combout ;
wire \procI|Mux5~0_combout ;
wire \procI|Mux4~0_combout ;
wire \procI|U2|registers[19][12]~q ;
wire \procI|U2|registers[27][12]~q ;
wire \procI|U2|Mux19~16_combout ;
wire \procI|U2|registers[31][12]~q ;
wire \procI|U2|registers[23][12]~q ;
wire \procI|U2|Mux19~17_combout ;
wire \procI|U2|registers~60_combout ;
wire \procI|U2|registers[18][12]~q ;
wire \procI|U2|registers[26][12]~q ;
wire \procI|U2|Mux19~9_combout ;
wire \procI|U2|registers[22][12]~q ;
wire \procI|U2|registers[30][12]~q ;
wire \procI|U2|Mux19~10_combout ;
wire \procI|U2|registers[16][12]~q ;
wire \procI|U2|registers[20][12]~q ;
wire \procI|U2|Mux19~13_combout ;
wire \procI|U2|registers[28][12]~q ;
wire \procI|U2|registers[24][12]~q ;
wire \procI|U2|Mux19~14_combout ;
wire \procI|U2|registers[25][12]~q ;
wire \procI|U2|registers[29][12]~q ;
wire \procI|U2|registers[21][12]~q ;
wire \procI|U2|registers[17][12]~q ;
wire \procI|U2|Mux19~11_combout ;
wire \procI|U2|Mux19~12_combout ;
wire \procI|U2|Mux19~15_combout ;
wire \procI|U2|Mux19~18_combout ;
wire \procI|U2|registers[7][12]~q ;
wire \procI|U2|registers[5][12]~q ;
wire \procI|U2|registers[4][12]~q ;
wire \procI|U2|Mux19~0_combout ;
wire \procI|U2|Mux19~1_combout ;
wire \procI|U2|registers[11][12]~q ;
wire \procI|U2|registers[9][12]~q ;
wire \procI|U2|registers[10][12]~q ;
wire \procI|U2|registers[8][12]~q ;
wire \procI|U2|Mux19~2_combout ;
wire \procI|U2|Mux19~3_combout ;
wire \procI|U2|registers[15][12]~q ;
wire \procI|U2|registers[12][12]~q ;
wire \procI|U2|registers[13][12]~q ;
wire \procI|U2|Mux19~4_combout ;
wire \procI|U2|Mux19~5_combout ;
wire \procI|U2|registers[0][12]~q ;
wire \procI|U2|registers[1][12]~q ;
wire \procI|U2|Mux19~6_combout ;
wire \procI|U2|registers[3][12]~q ;
wire \procI|U2|registers[2][12]~q ;
wire \procI|U2|Mux19~7_combout ;
wire \procI|U2|Mux19~8_combout ;
wire \procI|U2|Mux19~19_combout ;
wire \procI|U2|Mux19~20_combout ;
wire \procI|Mux3~0_combout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \procI|Mux134~1_combout ;
wire \procI|Mux134~2_combout ;
wire \dataMemI|altsyncram_component|auto_generated|decode3|w_anode444w[2]~0_combout ;
wire \dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~0_combout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \procI|Mux134~3_combout ;
wire \procI|U1|Add2~15 ;
wire \procI|U1|Add2~16_combout ;
wire \procI|Mux134~0_combout ;
wire \procI|Mux134~9_combout ;
wire \procI|U2|registers~51_combout ;
wire \procI|U2|registers[13][8]~q ;
wire \procI|U2|Mux23~4_combout ;
wire \procI|U2|Mux23~2_combout ;
wire \procI|U2|Mux23~3_combout ;
wire \procI|U2|Mux23~5_combout ;
wire \procI|U2|Mux23~6_combout ;
wire \procI|U2|Mux23~7_combout ;
wire \procI|U2|Mux23~8_combout ;
wire \procI|U2|Mux23~0_combout ;
wire \procI|U2|Mux23~1_combout ;
wire \procI|U2|Mux23~16_combout ;
wire \procI|U2|Mux23~17_combout ;
wire \procI|U2|Mux23~11_combout ;
wire \procI|U2|Mux23~12_combout ;
wire \procI|U2|Mux23~13_combout ;
wire \procI|U2|Mux23~14_combout ;
wire \procI|U2|Mux23~15_combout ;
wire \procI|U2|Mux23~9_combout ;
wire \procI|U2|Mux23~10_combout ;
wire \procI|U2|Mux23~18_combout ;
wire \procI|U2|Mux23~19_combout ;
wire \procI|U2|Mux23~20_combout ;
wire \procI|Mux7~0_combout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \procI|Mux135~8_combout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \procI|Mux135~9_combout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \procI|Mux135~7_combout ;
wire \procI|Mux135~10_combout ;
wire \procI|U1|Add1~14_combout ;
wire \procI|Mux135~3_combout ;
wire \procI|U1|Add0~14_combout ;
wire \procI|Mux135~4_combout ;
wire \procI|Mux135~5_combout ;
wire \procI|Mux135~6_combout ;
wire \procI|Mux135~11_combout ;
wire \procI|Mux135~12_combout ;
wire \procI|U2|registers~49_combout ;
wire \procI|U2|registers[13][7]~q ;
wire \procI|U2|Mux8~0_combout ;
wire \procI|U2|Mux8~1_combout ;
wire \procI|U2|Mux8~2_combout ;
wire \procI|U2|Mux8~3_combout ;
wire \procI|U2|Mux8~4_combout ;
wire \procI|U2|Mux8~5_combout ;
wire \procI|U2|Mux8~6_combout ;
wire \procI|U2|Mux8~7_combout ;
wire \procI|U2|Mux8~8_combout ;
wire \procI|U2|Mux8~9_combout ;
wire \procI|U2|Mux8~10_combout ;
wire \procI|U2|Mux8~13_combout ;
wire \procI|U2|Mux8~14_combout ;
wire \procI|U2|Mux8~11_combout ;
wire \procI|U2|Mux8~12_combout ;
wire \procI|U2|Mux8~15_combout ;
wire \procI|U2|Mux8~16_combout ;
wire \procI|U2|Mux8~17_combout ;
wire \procI|U2|Mux8~18_combout ;
wire \procI|U2|Mux8~19_combout ;
wire \procI|U2|Mux8~20_combout ;
wire \procI|Mux136~4_combout ;
wire \procI|Mux136~7_combout ;
wire \procI|U1|Add3~12_combout ;
wire \procI|Mux136~8_combout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \procI|Mux136~1_combout ;
wire \procI|Mux136~2_combout ;
wire \procI|Mux136~3_combout ;
wire \procI|Mux136~9_combout ;
wire \procI|U2|registers~47_combout ;
wire \procI|U2|registers[12][6]~q ;
wire \procI|U2|Mux9~4_combout ;
wire \procI|U2|Mux9~2_combout ;
wire \procI|U2|Mux9~3_combout ;
wire \procI|U2|Mux9~5_combout ;
wire \procI|U2|Mux9~6_combout ;
wire \procI|U2|Mux9~7_combout ;
wire \procI|U2|Mux9~8_combout ;
wire \procI|U2|Mux9~0_combout ;
wire \procI|U2|Mux9~1_combout ;
wire \procI|U2|Mux9~16_combout ;
wire \procI|U2|Mux9~17_combout ;
wire \procI|U2|Mux9~13_combout ;
wire \procI|U2|Mux9~14_combout ;
wire \procI|U2|Mux9~11_combout ;
wire \procI|U2|Mux9~12_combout ;
wire \procI|U2|Mux9~15_combout ;
wire \procI|U2|Mux9~9_combout ;
wire \procI|U2|Mux9~10_combout ;
wire \procI|U2|Mux9~18_combout ;
wire \procI|U2|Mux9~19_combout ;
wire \procI|U2|Mux9~20_combout ;
wire \procI|Mux137~4_combout ;
wire \procI|U1|Add0~10_combout ;
wire \procI|U1|Add1~10_combout ;
wire \procI|Mux137~5_combout ;
wire \procI|Mux137~6_combout ;
wire \procI|Mux137~7_combout ;
wire \procI|Mux137~8_combout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \procI|Mux137~1_combout ;
wire \procI|Mux137~2_combout ;
wire \procI|Mux137~3_combout ;
wire \procI|Mux137~9_combout ;
wire \procI|U2|registers~45_combout ;
wire \procI|U2|registers[3][5]~q ;
wire \procI|U2|Mux10~6_combout ;
wire \procI|U2|Mux10~7_combout ;
wire \procI|U2|Mux10~4_combout ;
wire \procI|U2|Mux10~5_combout ;
wire \procI|U2|Mux10~8_combout ;
wire \procI|U2|Mux10~0_combout ;
wire \procI|U2|Mux10~1_combout ;
wire \procI|U2|Mux10~2_combout ;
wire \procI|U2|Mux10~3_combout ;
wire \procI|U2|Mux10~13_combout ;
wire \procI|U2|Mux10~14_combout ;
wire \procI|U2|Mux10~11_combout ;
wire \procI|U2|Mux10~12_combout ;
wire \procI|U2|Mux10~15_combout ;
wire \procI|U2|Mux10~16_combout ;
wire \procI|U2|Mux10~17_combout ;
wire \procI|U2|Mux10~9_combout ;
wire \procI|U2|Mux10~10_combout ;
wire \procI|U2|Mux10~18_combout ;
wire \procI|U2|Mux10~19_combout ;
wire \procI|U2|Mux10~20_combout ;
wire \procI|U1|RESULT~2_combout ;
wire \procI|U1|Add2~8_combout ;
wire \procI|U1|Add3~8_combout ;
wire \procI|Mux138~0_combout ;
wire \procI|Mux138~1_combout ;
wire \procI|register_data_in[2]~11_combout ;
wire \procI|register_data_in[2]~10_combout ;
wire \procI|Mux138~2_combout ;
wire \procI|Mux138~3_combout ;
wire \procI|register_data_in[2]~13_combout ;
wire \procI|dDataO[4]~feeder_combout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ;
wire \dataMemI|altsyncram_component|auto_generated|mux2|result_node[4]~5_combout ;
wire \procI|Mux138~4_combout ;
wire \procI|Mux138~5_combout ;
wire \procI|Mux138~6_combout ;
wire \procI|U2|registers~43_combout ;
wire \procI|U2|registers[7][4]~q ;
wire \procI|U2|Mux27~0_combout ;
wire \procI|U2|Mux27~1_combout ;
wire \procI|U2|Mux27~16_combout ;
wire \procI|U2|Mux27~17_combout ;
wire \procI|U2|Mux27~13_combout ;
wire \procI|U2|Mux27~14_combout ;
wire \procI|U2|Mux27~11_combout ;
wire \procI|U2|Mux27~12_combout ;
wire \procI|U2|Mux27~15_combout ;
wire \procI|U2|Mux27~9_combout ;
wire \procI|U2|Mux27~10_combout ;
wire \procI|U2|Mux27~18_combout ;
wire \procI|U2|Mux27~4_combout ;
wire \procI|U2|Mux27~2_combout ;
wire \procI|U2|Mux27~3_combout ;
wire \procI|U2|Mux27~5_combout ;
wire \procI|U2|Mux27~6_combout ;
wire \procI|U2|Mux27~7_combout ;
wire \procI|U2|Mux27~8_combout ;
wire \procI|U2|Mux27~19_combout ;
wire \procI|U2|Mux27~20_combout ;
wire \procI|Mux11~0_combout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|mux2|result_node[3]~2_combout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout ;
wire \procI|U1|RESULT~1_combout ;
wire \procI|U1|Add3~6_combout ;
wire \procI|U1|Add2~6_combout ;
wire \procI|Mux139~0_combout ;
wire \procI|Mux139~1_combout ;
wire \procI|Mux139~2_combout ;
wire \procI|Mux139~3_combout ;
wire \procI|Mux139~4_combout ;
wire \procI|Mux139~5_combout ;
wire \procI|Mux139~6_combout ;
wire \procI|U2|registers~41_combout ;
wire \procI|U2|registers[10][3]~q ;
wire \procI|U2|Mux28~0_combout ;
wire \procI|U2|Mux28~1_combout ;
wire \procI|U2|Mux28~2_combout ;
wire \procI|U2|Mux28~3_combout ;
wire \procI|U2|Mux28~6_combout ;
wire \procI|U2|Mux28~7_combout ;
wire \procI|U2|Mux28~4_combout ;
wire \procI|U2|Mux28~5_combout ;
wire \procI|U2|Mux28~8_combout ;
wire \procI|U2|Mux28~9_combout ;
wire \procI|U2|Mux28~10_combout ;
wire \procI|U2|Mux28~13_combout ;
wire \procI|U2|Mux28~14_combout ;
wire \procI|U2|Mux28~11_combout ;
wire \procI|U2|Mux28~12_combout ;
wire \procI|U2|Mux28~15_combout ;
wire \procI|U2|Mux28~16_combout ;
wire \procI|U2|Mux28~17_combout ;
wire \procI|U2|Mux28~18_combout ;
wire \procI|U2|Mux28~19_combout ;
wire \procI|U2|Mux28~20_combout ;
wire \procI|Mux12~0_combout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout ;
wire \dataMemI|altsyncram_component|auto_generated|mux2|result_node[2]~1_combout ;
wire \procI|U1|Add2~4_combout ;
wire \procI|U1|Add3~4_combout ;
wire \procI|Mux140~0_combout ;
wire \procI|U1|RESULT~0_combout ;
wire \procI|Mux140~1_combout ;
wire \procI|Mux140~2_combout ;
wire \procI|Mux140~3_combout ;
wire \procI|Mux140~4_combout ;
wire \procI|Mux140~5_combout ;
wire \procI|Mux140~6_combout ;
wire \procI|U2|registers~39_combout ;
wire \procI|U2|registers[3][2]~q ;
wire \procI|U2|Mux13~6_combout ;
wire \procI|U2|Mux13~7_combout ;
wire \procI|U2|Mux13~4_combout ;
wire \procI|U2|Mux13~2_combout ;
wire \procI|U2|Mux13~3_combout ;
wire \procI|U2|Mux13~5_combout ;
wire \procI|U2|Mux13~8_combout ;
wire \procI|U2|Mux13~16_combout ;
wire \procI|U2|Mux13~17_combout ;
wire \procI|U2|Mux13~13_combout ;
wire \procI|U2|Mux13~14_combout ;
wire \procI|U2|Mux13~11_combout ;
wire \procI|U2|Mux13~12_combout ;
wire \procI|U2|Mux13~15_combout ;
wire \procI|U2|Mux13~9_combout ;
wire \procI|U2|Mux13~10_combout ;
wire \procI|U2|Mux13~18_combout ;
wire \procI|U2|Mux13~0_combout ;
wire \procI|U2|Mux13~1_combout ;
wire \procI|U2|Mux13~19_combout ;
wire \procI|U2|Mux13~20_combout ;
wire \procI|U1|Selector14~0_combout ;
wire \procI|U1|Selector14~1_combout ;
wire \procI|U1|Add1~2_combout ;
wire \procI|U1|Add0~2_combout ;
wire \procI|U1|Selector15~7_combout ;
wire \procI|U1|Selector15~6_combout ;
wire \procI|U1|Selector14~2_combout ;
wire \procI|U1|Equal0~9_combout ;
wire \procI|U1|Equal0~6_combout ;
wire \procI|U1|Equal0~5_combout ;
wire \procI|U1|Equal0~7_combout ;
wire \procI|U1|Equal0~8_combout ;
wire \procI|U1|Equal0~2_combout ;
wire \procI|U1|Equal0~0_combout ;
wire \procI|U1|Equal0~1_combout ;
wire \procI|U1|Equal0~3_combout ;
wire \procI|U1|Equal0~4_combout ;
wire \procI|U1|Equal0~10_combout ;
wire \procI|U1|LessThan0~1_cout ;
wire \procI|U1|LessThan0~3_cout ;
wire \procI|U1|LessThan0~5_cout ;
wire \procI|U1|LessThan0~7_cout ;
wire \procI|U1|LessThan0~9_cout ;
wire \procI|U1|LessThan0~11_cout ;
wire \procI|U1|LessThan0~13_cout ;
wire \procI|U1|LessThan0~15_cout ;
wire \procI|U1|LessThan0~17_cout ;
wire \procI|U1|LessThan0~19_cout ;
wire \procI|U1|LessThan0~21_cout ;
wire \procI|U1|LessThan0~23_cout ;
wire \procI|U1|LessThan0~25_cout ;
wire \procI|U1|LessThan0~27_cout ;
wire \procI|U1|LessThan0~29_cout ;
wire \procI|U1|LessThan0~30_combout ;
wire \procI|U1|Selector14~3_combout ;
wire \procI|U1|Selector14~4_combout ;
wire \procI|Mux142~7_combout ;
wire \procI|Mux141~3_combout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \procI|Mux141~0_combout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \procI|Mux141~1_combout ;
wire \procI|Mux141~2_combout ;
wire \procI|Mux141~4_combout ;
wire \procI|U2|registers~37_combout ;
wire \procI|U2|registers[0][1]~q ;
wire \procI|U2|Mux30~6_combout ;
wire \procI|U2|Mux30~7_combout ;
wire \procI|U2|Mux30~4_combout ;
wire \procI|U2|Mux30~5_combout ;
wire \procI|U2|Mux30~8_combout ;
wire \procI|U2|Mux30~0_combout ;
wire \procI|U2|Mux30~1_combout ;
wire \procI|U2|Mux30~2_combout ;
wire \procI|U2|Mux30~3_combout ;
wire \procI|U2|Mux30~16_combout ;
wire \procI|U2|Mux30~17_combout ;
wire \procI|U2|Mux30~13_combout ;
wire \procI|U2|Mux30~14_combout ;
wire \procI|U2|Mux30~11_combout ;
wire \procI|U2|Mux30~12_combout ;
wire \procI|U2|Mux30~15_combout ;
wire \procI|U2|Mux30~9_combout ;
wire \procI|U2|Mux30~10_combout ;
wire \procI|U2|Mux30~18_combout ;
wire \procI|U2|Mux30~19_combout ;
wire \procI|U2|Mux30~20_combout ;
wire \procI|B[1]~feeder_combout ;
wire \procI|Mux14~0_combout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \procI|Mux127~0_combout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \procI|Mux127~1_combout ;
wire \procI|Mux127~2_combout ;
wire \procI|Mux127~9_combout ;
wire \procI|U2|registers~33_combout ;
wire \procI|U2|registers[3][15]~q ;
wire \procI|U2|Mux0~6_combout ;
wire \procI|U2|Mux0~7_combout ;
wire \procI|U2|Mux0~4_combout ;
wire \procI|U2|Mux0~5_combout ;
wire \procI|U2|Mux0~8_combout ;
wire \procI|U2|Mux0~0_combout ;
wire \procI|U2|Mux0~1_combout ;
wire \procI|U2|Mux0~2_combout ;
wire \procI|U2|Mux0~3_combout ;
wire \procI|U2|Mux0~9_combout ;
wire \procI|U2|Mux0~10_combout ;
wire \procI|U2|Mux0~16_combout ;
wire \procI|U2|Mux0~17_combout ;
wire \procI|U2|Mux0~13_combout ;
wire \procI|U2|Mux0~14_combout ;
wire \procI|U2|Mux0~11_combout ;
wire \procI|U2|Mux0~12_combout ;
wire \procI|U2|Mux0~15_combout ;
wire \procI|U2|Mux0~18_combout ;
wire \procI|U2|Mux0~19_combout ;
wire \procI|U2|Mux0~20_combout ;
wire \procI|U1|Add3~31 ;
wire \procI|U1|Add3~32_combout ;
wire \procI|U1|Add1~31 ;
wire \procI|U1|Add1~32_combout ;
wire \procI|register_carryout_in~3_combout ;
wire \procI|U1|Add0~31 ;
wire \procI|U1|Add0~32_combout ;
wire \procI|register_carryout_in~1_combout ;
wire \procI|register_carryout_in~2_combout ;
wire \procI|register_carryout_in~4_combout ;
wire \procI|Mux153~0_combout ;
wire \procI|Mux153~1_combout ;
wire \procI|register_carryout_in~5_combout ;
wire \procI|register_carryout_in~q ;
wire \procI|U2|registers~36_combout ;
wire \procI|U2|registers[14][0]~q ;
wire \procI|U2|registers[12][0]~q ;
wire \procI|U2|Mux15~17_combout ;
wire \procI|U2|Mux15~18_combout ;
wire \procI|U2|registers[7][0]~q ;
wire \procI|U2|registers[5][0]~q ;
wire \procI|U2|registers[4][0]~q ;
wire \procI|U2|registers[6][0]~q ;
wire \procI|U2|Mux15~12_combout ;
wire \procI|U2|Mux15~13_combout ;
wire \procI|U2|registers[0][0]~q ;
wire \procI|U2|registers[1][0]~q ;
wire \procI|U2|Mux15~14_combout ;
wire \procI|U2|registers[2][0]~q ;
wire \procI|U2|registers[3][0]~q ;
wire \procI|U2|Mux15~15_combout ;
wire \procI|U2|Mux15~16_combout ;
wire \procI|U2|Mux15~19_combout ;
wire \procI|U2|registers[26][0]~q ;
wire \procI|U2|registers~35_combout ;
wire \procI|U2|registers[18][0]~q ;
wire \procI|U2|registers[22][0]~q ;
wire \procI|U2|Mux15~0_combout ;
wire \procI|U2|registers[30][0]~q ;
wire \procI|U2|Mux15~1_combout ;
wire \procI|U2|registers[23][0]~q ;
wire \procI|U2|registers[19][0]~q ;
wire \procI|U2|Mux15~7_combout ;
wire \procI|U2|registers[27][0]~q ;
wire \procI|U2|registers[31][0]~q ;
wire \procI|U2|Mux15~8_combout ;
wire \procI|U2|registers[16][0]~q ;
wire \procI|U2|registers[24][0]~q ;
wire \procI|U2|Mux15~4_combout ;
wire \procI|U2|registers[20][0]~q ;
wire \procI|U2|registers[28][0]~q ;
wire \procI|U2|Mux15~5_combout ;
wire \procI|U2|registers[25][0]~q ;
wire \procI|U2|registers[17][0]~q ;
wire \procI|U2|Mux15~2_combout ;
wire \procI|U2|registers[21][0]~q ;
wire \procI|U2|registers[29][0]~q ;
wire \procI|U2|Mux15~3_combout ;
wire \procI|U2|Mux15~6_combout ;
wire \procI|U2|Mux15~9_combout ;
wire \procI|U2|Mux15~20_combout ;
wire \procI|U1|Selector15~3_combout ;
wire \procI|U1|Add0~0_combout ;
wire \procI|U1|Add1~0_combout ;
wire \procI|U1|Selector15~4_combout ;
wire \procI|U1|Selector15~2_combout ;
wire \procI|U1|Selector15~5_combout ;
wire \procI|U1|Selector15~0_combout ;
wire \procI|U1|Add3~0_combout ;
wire \procI|U1|Add2~0_combout ;
wire \procI|U1|Selector15~1_combout ;
wire \procI|Mux142~8_combout ;
wire \procI|dDataO[0]~feeder_combout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \procI|Mux142~4_combout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \procI|Mux142~5_combout ;
wire \procI|Mux142~6_combout ;
wire \procI|Mux142~9_combout ;
wire \procI|U2|registers~34_combout ;
wire \procI|U2|registers[9][0]~q ;
wire \procI|U2|Mux31~10_combout ;
wire \procI|U2|Mux31~11_combout ;
wire \procI|U2|Mux31~17_combout ;
wire \procI|U2|Mux31~18_combout ;
wire \procI|U2|Mux31~14_combout ;
wire \procI|U2|Mux31~15_combout ;
wire \procI|U2|Mux31~12_combout ;
wire \procI|U2|Mux31~13_combout ;
wire \procI|U2|Mux31~16_combout ;
wire \procI|U2|Mux31~19_combout ;
wire \procI|U2|Mux31~0_combout ;
wire \procI|U2|Mux31~1_combout ;
wire \procI|U2|Mux31~7_combout ;
wire \procI|U2|Mux31~8_combout ;
wire \procI|U2|Mux31~4_combout ;
wire \procI|U2|Mux31~5_combout ;
wire \procI|U2|Mux31~2_combout ;
wire \procI|U2|Mux31~3_combout ;
wire \procI|U2|Mux31~6_combout ;
wire \procI|U2|Mux31~9_combout ;
wire \procI|U2|Mux31~20_combout ;
wire \procI|Mux15~0_combout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|mux2|result_node[9]~6_combout ;
wire \dataMemI|altsyncram_component|auto_generated|mux2|result_node[9]~7_combout ;
wire \procI|U1|Add0~17 ;
wire \procI|U1|Add0~18_combout ;
wire \procI|U1|Add1~17 ;
wire \procI|U1|Add1~18_combout ;
wire \procI|Mux133~1_combout ;
wire \procI|Mux133~2_combout ;
wire \procI|Mux133~3_combout ;
wire \procI|Mux133~4_combout ;
wire \procI|U1|Add2~17 ;
wire \procI|U1|Add2~18_combout ;
wire \procI|U1|Add3~17 ;
wire \procI|U1|Add3~18_combout ;
wire \procI|Mux133~0_combout ;
wire \procI|Mux133~5_combout ;
wire \procI|Mux133~6_combout ;
wire \procI|U2|registers~53_combout ;
wire \procI|U2|registers[27][9]~q ;
wire \procI|U2|Mux6~16_combout ;
wire \procI|U2|Mux6~17_combout ;
wire \procI|U2|Mux6~11_combout ;
wire \procI|U2|Mux6~12_combout ;
wire \procI|U2|Mux6~13_combout ;
wire \procI|U2|Mux6~14_combout ;
wire \procI|U2|Mux6~15_combout ;
wire \procI|U2|Mux6~9_combout ;
wire \procI|U2|Mux6~10_combout ;
wire \procI|U2|Mux6~18_combout ;
wire \procI|U2|Mux6~0_combout ;
wire \procI|U2|Mux6~1_combout ;
wire \procI|U2|Mux6~2_combout ;
wire \procI|U2|Mux6~3_combout ;
wire \procI|U2|Mux6~4_combout ;
wire \procI|U2|Mux6~5_combout ;
wire \procI|U2|Mux6~6_combout ;
wire \procI|U2|Mux6~7_combout ;
wire \procI|U2|Mux6~8_combout ;
wire \procI|U2|Mux6~19_combout ;
wire \procI|U2|Mux6~20_combout ;
wire \procI|U1|Add1~19 ;
wire \procI|U1|Add1~20_combout ;
wire \procI|Mux132~5_combout ;
wire \procI|U1|Add0~19 ;
wire \procI|U1|Add0~20_combout ;
wire \procI|Mux132~6_combout ;
wire \procI|Mux132~4_combout ;
wire \procI|Mux132~7_combout ;
wire \procI|U1|Add3~19 ;
wire \procI|U1|Add3~20_combout ;
wire \procI|Mux132~8_combout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \procI|Mux132~1_combout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \procI|Mux132~2_combout ;
wire \procI|Mux132~3_combout ;
wire \procI|U1|Add2~19 ;
wire \procI|U1|Add2~20_combout ;
wire \procI|Mux132~0_combout ;
wire \procI|Mux132~9_combout ;
wire \procI|U2|registers~55_combout ;
wire \procI|U2|registers[6][10]~q ;
wire \procI|U2|Mux21~0_combout ;
wire \procI|U2|Mux21~1_combout ;
wire \procI|U2|Mux21~9_combout ;
wire \procI|U2|Mux21~10_combout ;
wire \procI|U2|Mux21~16_combout ;
wire \procI|U2|Mux21~17_combout ;
wire \procI|U2|Mux21~13_combout ;
wire \procI|U2|Mux21~14_combout ;
wire \procI|U2|Mux21~11_combout ;
wire \procI|U2|Mux21~12_combout ;
wire \procI|U2|Mux21~15_combout ;
wire \procI|U2|Mux21~18_combout ;
wire \procI|U2|Mux21~6_combout ;
wire \procI|U2|Mux21~7_combout ;
wire \procI|U2|Mux21~4_combout ;
wire \procI|U2|Mux21~2_combout ;
wire \procI|U2|Mux21~3_combout ;
wire \procI|U2|Mux21~5_combout ;
wire \procI|U2|Mux21~8_combout ;
wire \procI|U2|Mux21~19_combout ;
wire \procI|U2|Mux21~20_combout ;
wire \procI|U1|Add0~21 ;
wire \procI|U1|Add0~22_combout ;
wire \procI|U1|Add1~22_combout ;
wire \procI|Mux131~3_combout ;
wire \procI|Mux131~4_combout ;
wire \procI|Mux131~5_combout ;
wire \procI|Mux131~6_combout ;
wire \procI|U1|Add2~21 ;
wire \procI|U1|Add2~22_combout ;
wire \procI|dDataO[11]~feeder_combout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \procI|Mux131~7_combout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \procI|U1|Add3~21 ;
wire \procI|U1|Add3~22_combout ;
wire \procI|Mux131~8_combout ;
wire \procI|Mux131~9_combout ;
wire \procI|Mux131~10_combout ;
wire \procI|Mux131~11_combout ;
wire \procI|Mux131~2_combout ;
wire \procI|Mux131~12_combout ;
wire \procI|U2|registers~57_combout ;
wire \procI|U2|registers[7][11]~q ;
wire \procI|U2|Mux4~4_combout ;
wire \procI|U2|Mux4~5_combout ;
wire \procI|U2|Mux4~6_combout ;
wire \procI|U2|Mux4~7_combout ;
wire \procI|U2|Mux4~8_combout ;
wire \procI|U2|Mux4~0_combout ;
wire \procI|U2|Mux4~1_combout ;
wire \procI|U2|Mux4~2_combout ;
wire \procI|U2|Mux4~3_combout ;
wire \procI|U2|Mux4~16_combout ;
wire \procI|U2|Mux4~17_combout ;
wire \procI|U2|Mux4~9_combout ;
wire \procI|U2|Mux4~10_combout ;
wire \procI|U2|Mux4~13_combout ;
wire \procI|U2|Mux4~14_combout ;
wire \procI|U2|Mux4~11_combout ;
wire \procI|U2|Mux4~12_combout ;
wire \procI|U2|Mux4~15_combout ;
wire \procI|U2|Mux4~18_combout ;
wire \procI|U2|Mux4~19_combout ;
wire \procI|U2|Mux4~20_combout ;
wire \procI|U1|Add2~23 ;
wire \procI|U1|Add2~24_combout ;
wire \procI|Mux130~0_combout ;
wire \procI|dDataO[12]~feeder_combout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \procI|Mux130~1_combout ;
wire \procI|Mux130~2_combout ;
wire \procI|Mux130~3_combout ;
wire \procI|U1|Add3~23 ;
wire \procI|U1|Add3~24_combout ;
wire \procI|Mux130~4_combout ;
wire \procI|U1|Add1~24_combout ;
wire \procI|Mux130~5_combout ;
wire \procI|U1|Add0~23 ;
wire \procI|U1|Add0~24_combout ;
wire \procI|Mux130~6_combout ;
wire \procI|Mux130~7_combout ;
wire \procI|Mux130~8_combout ;
wire \procI|Mux130~9_combout ;
wire \procI|U2|registers~59_combout ;
wire \procI|U2|registers[6][12]~q ;
wire \procI|U2|Mux3~0_combout ;
wire \procI|U2|Mux3~1_combout ;
wire \procI|U2|Mux3~4_combout ;
wire \procI|U2|Mux3~2_combout ;
wire \procI|U2|Mux3~3_combout ;
wire \procI|U2|Mux3~5_combout ;
wire \procI|U2|Mux3~6_combout ;
wire \procI|U2|Mux3~7_combout ;
wire \procI|U2|Mux3~8_combout ;
wire \procI|U2|Mux3~16_combout ;
wire \procI|U2|Mux3~17_combout ;
wire \procI|U2|Mux3~9_combout ;
wire \procI|U2|Mux3~10_combout ;
wire \procI|U2|Mux3~11_combout ;
wire \procI|U2|Mux3~12_combout ;
wire \procI|U2|Mux3~13_combout ;
wire \procI|U2|Mux3~14_combout ;
wire \procI|U2|Mux3~15_combout ;
wire \procI|U2|Mux3~18_combout ;
wire \procI|U2|Mux3~19_combout ;
wire \procI|U2|Mux3~20_combout ;
wire \procI|U1|Add3~25 ;
wire \procI|U1|Add3~26_combout ;
wire \procI|U1|Add2~26_combout ;
wire \procI|Mux129~2_combout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \procI|Mux129~7_combout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \procI|Mux129~8_combout ;
wire \procI|Mux129~9_combout ;
wire \procI|Mux129~10_combout ;
wire \procI|U1|Add0~25 ;
wire \procI|U1|Add0~26_combout ;
wire \procI|U1|Add1~26_combout ;
wire \procI|Mux129~3_combout ;
wire \procI|Mux129~4_combout ;
wire \procI|Mux129~5_combout ;
wire \procI|Mux129~6_combout ;
wire \procI|Mux129~11_combout ;
wire \procI|Mux129~12_combout ;
wire \procI|U2|registers~61_combout ;
wire \procI|U2|registers[1][13]~q ;
wire \procI|U2|Mux18~6_combout ;
wire \procI|U2|Mux18~7_combout ;
wire \procI|U2|Mux18~4_combout ;
wire \procI|U2|Mux18~5_combout ;
wire \procI|U2|Mux18~8_combout ;
wire \procI|U2|Mux18~16_combout ;
wire \procI|U2|Mux18~17_combout ;
wire \procI|U2|Mux18~13_combout ;
wire \procI|U2|Mux18~14_combout ;
wire \procI|U2|Mux18~11_combout ;
wire \procI|U2|Mux18~12_combout ;
wire \procI|U2|Mux18~15_combout ;
wire \procI|U2|Mux18~9_combout ;
wire \procI|U2|Mux18~10_combout ;
wire \procI|U2|Mux18~18_combout ;
wire \procI|U2|Mux18~0_combout ;
wire \procI|U2|Mux18~1_combout ;
wire \procI|U2|Mux18~2_combout ;
wire \procI|U2|Mux18~3_combout ;
wire \procI|U2|Mux18~19_combout ;
wire \procI|U2|Mux18~20_combout ;
wire \procI|U1|Add0~27 ;
wire \procI|U1|Add0~28_combout ;
wire \procI|U1|Add1~28_combout ;
wire \procI|Mux128~5_combout ;
wire \procI|Mux128~6_combout ;
wire \procI|Mux128~4_combout ;
wire \procI|Mux128~7_combout ;
wire \procI|U1|Add3~28_combout ;
wire \procI|Mux128~8_combout ;
wire \procI|U1|Add2~28_combout ;
wire \procI|Mux128~0_combout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \procI|Mux128~1_combout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \procI|Mux128~2_combout ;
wire \dataMemI|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \procI|Mux128~3_combout ;
wire \procI|Mux128~9_combout ;
wire \procI|U2|registers~0_combout ;
wire \procI|U2|registers[31][14]~q ;
wire \procI|U2|Mux1~16_combout ;
wire \procI|U2|Mux1~17_combout ;
wire \procI|U2|Mux1~9_combout ;
wire \procI|U2|Mux1~10_combout ;
wire \procI|U2|Mux1~13_combout ;
wire \procI|U2|Mux1~14_combout ;
wire \procI|U2|Mux1~11_combout ;
wire \procI|U2|Mux1~12_combout ;
wire \procI|U2|Mux1~15_combout ;
wire \procI|U2|Mux1~18_combout ;
wire \procI|U2|Mux1~4_combout ;
wire \procI|U2|Mux1~2_combout ;
wire \procI|U2|Mux1~3_combout ;
wire \procI|U2|Mux1~5_combout ;
wire \procI|U2|Mux1~6_combout ;
wire \procI|U2|Mux1~7_combout ;
wire \procI|U2|Mux1~8_combout ;
wire \procI|U2|Mux1~0_combout ;
wire \procI|U2|Mux1~1_combout ;
wire \procI|U2|Mux1~19_combout ;
wire \procI|U2|Mux1~20_combout ;
wire \procI|jump_program_counter_0[1]~1_combout ;
wire \procI|jump_program_counter_0[1]~2_combout ;
wire \procI|jump_program_counter_0[1]~3_combout ;
wire \procI|jump_program_counter_0[1]~0_combout ;
wire \procI|jump_program_counter_0[1]~4_combout ;
wire \procI|jump_program_counter_0[1]~5_combout ;
wire \procI|jump_program_counter_0[1]~6_combout ;
wire \procI|jump_program_counter_0[1]~7_combout ;
wire \procI|jump_program_counter_1[7]~0_combout ;
wire \procI|jump_program_counter_1[7]~1_combout ;
wire \procI|Mux35~0_combout ;
wire \procI|jump_program_counter_1[6]~feeder_combout ;
wire \procI|Mux41~0_combout ;
wire \procI|jump_program_counter_1[0]~feeder_combout ;
wire \procI|Mux36~0_combout ;
wire \procI|Mux34~0_combout ;
wire \procI|Equal1~1_combout ;
wire \procI|Mux37~0_combout ;
wire \procI|jump_program_counter_1[4]~feeder_combout ;
wire \procI|Mux38~0_combout ;
wire \procI|Mux39~0_combout ;
wire \procI|Mux40~0_combout ;
wire \procI|jump_program_counter_1[1]~feeder_combout ;
wire \procI|Equal1~0_combout ;
wire \procI|Mux33~0_combout ;
wire \procI|jump_program_counter_1[8]~feeder_combout ;
wire \procI|Equal1~2_combout ;
wire \procI|program_counter[8]~8_combout ;
wire \procI|program_counter[7]~0_combout ;
wire \procI|program_counter[6]~1_combout ;
wire \procI|program_counter[4]~3_combout ;
wire \procI|Add0~6_combout ;
wire \procI|program_counter[3]~4_combout ;
wire \procI|program_counter[2]~5_combout ;
wire \procI|Add0~2_combout ;
wire \procI|program_counter[1]~6_combout ;
wire \procI|program_counter[0]~7_combout ;
wire \procI|Equal2~0_combout ;
wire \procI|Equal2~1_combout ;
wire \procI|Add0~10_combout ;
wire \procI|program_counter[5]~2_combout ;
wire \procI|LessThan0~1_combout ;
wire \procI|Equal0~1_combout ;
wire \procI|Equal0~0_combout ;
wire \procI|Equal0~2_combout ;
wire \procI|LessThan0~0_combout ;
wire \procI|led[0]~0_combout ;
wire [4:0] \procI|register_read_addr_B ;
wire [15:0] \procI|dDataO ;
wire [14:0] \procI|dAddr ;
wire [4:0] \procI|A_reg_3 ;
wire [5:0] \procI|opcode_1 ;
wire [4:0] \procI|B_reg_1 ;
wire [5:0] \procI|opcode_2 ;
wire [2:0] \dataMemI|altsyncram_component|auto_generated|decode3|w_anode423w ;
wire [4:0] \procI|B_reg_2 ;
wire [15:0] \procI|instruction ;
wire [9:0] \procI|jump_program_counter_1 ;
wire [15:0] \procI|program_counter ;
wire [5:0] \procI|opcode_3 ;
wire [4:0] \procI|A_reg_2 ;
wire [9:0] \procI|jump_program_counter_0 ;
wire [4:0] \procI|register_read_addr_A ;
wire [15:0] \procI|A ;
wire [1:0] \dataMemI|altsyncram_component|auto_generated|address_reg_a ;
wire [4:0] \procI|A_reg_1 ;
wire [4:0] \procI|register_write_addr ;
wire [15:0] \procI|U2|data_out_B ;
wire [4:0] \procI|B_reg_0 ;
wire [5:0] \procI|opcode_0 ;
wire [15:0] \procI|register_data_in ;
wire [4:0] \procI|A_reg_0 ;
wire [31:0] \procI|I ;
wire [15:0] \procI|Imm ;
wire [15:0] \procI|U2|data_out_A ;
wire [15:0] \procI|B ;

wire [8:0] \instMemI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \instMemI|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \dataMemI|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;

assign \procI|instruction [0] = \instMemI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \procI|instruction [1] = \instMemI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \procI|instruction [3] = \instMemI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \procI|instruction [10] = \instMemI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \procI|instruction [11] = \instMemI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \procI|instruction [12] = \instMemI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \procI|instruction [13] = \instMemI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \procI|instruction [14] = \instMemI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \procI|instruction [15] = \instMemI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

assign \procI|instruction [2] = \instMemI|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \procI|instruction [4] = \instMemI|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \procI|instruction [5] = \instMemI|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \procI|instruction [6] = \instMemI|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];
assign \procI|instruction [7] = \instMemI|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [4];
assign \procI|instruction [8] = \instMemI|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [5];
assign \procI|instruction [9] = \instMemI|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [6];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \dataMemI|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \dataMemI|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \led[0]~output (
	.i(\procI|led[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[0]~output .bus_hold = "false";
defparam \led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \led[1]~output (
	.i(\procI|Equal0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[1]~output .bus_hold = "false";
defparam \led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \led[2]~output (
	.i(\procI|led[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[2]~output .bus_hold = "false";
defparam \led[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \led[3]~output (
	.i(\procI|Equal0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[3]~output .bus_hold = "false";
defparam \led[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \led[4]~output (
	.i(\procI|Equal0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[4]~output .bus_hold = "false";
defparam \led[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \led[5]~output (
	.i(\procI|led[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[5]~output .bus_hold = "false";
defparam \led[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \led[6]~output (
	.i(\procI|Equal0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[6]~output .bus_hold = "false";
defparam \led[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \led[7]~output (
	.i(\procI|led[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[7]~output .bus_hold = "false";
defparam \led[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \dramCsN~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dramCsN~output_o ),
	.obar());
// synopsys translate_off
defparam \dramCsN~output .bus_hold = "false";
defparam \dramCsN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N2
cycloneive_io_obuf \epcsCsN~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\epcsCsN~output_o ),
	.obar());
// synopsys translate_off
defparam \epcsCsN~output .bus_hold = "false";
defparam \epcsCsN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \gSensorCs~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gSensorCs~output_o ),
	.obar());
// synopsys translate_off
defparam \gSensorCs~output .bus_hold = "false";
defparam \gSensorCs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N9
cycloneive_io_obuf \adcCsN~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\adcCsN~output_o ),
	.obar());
// synopsys translate_off
defparam \adcCsN~output .bus_hold = "false";
defparam \adcCsN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \clk50~input (
	.i(clk50),
	.ibar(gnd),
	.o(\clk50~input_o ));
// synopsys translate_off
defparam \clk50~input .bus_hold = "false";
defparam \clk50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \clk50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk50~inputclkctrl .clock_type = "global clock";
defparam \clk50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N8
cycloneive_lcell_comb \clkP:clkDiv[0]~0 (
// Equation(s):
// \clkP:clkDiv[0]~0_combout  = !\clkP:clkDiv[0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\clkP:clkDiv[0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clkP:clkDiv[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \clkP:clkDiv[0]~0 .lut_mask = 16'h0F0F;
defparam \clkP:clkDiv[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \key[0]~input (
	.i(key[0]),
	.ibar(gnd),
	.o(\key[0]~input_o ));
// synopsys translate_off
defparam \key[0]~input .bus_hold = "false";
defparam \key[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y14_N24
cycloneive_lcell_comb \rstN~0 (
// Equation(s):
// \rstN~0_combout  = !\key[0]~input_o 

	.dataa(gnd),
	.datab(\key[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rstN~0_combout ),
	.cout());
// synopsys translate_off
defparam \rstN~0 .lut_mask = 16'h3333;
defparam \rstN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y14_N25
dffeas rstN(
	.clk(\clk50~inputclkctrl_outclk ),
	.d(\rstN~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rstN~q ),
	.prn(vcc));
// synopsys translate_off
defparam rstN.is_wysiwyg = "true";
defparam rstN.power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N9
dffeas \clkP:clkDiv[0] (
	.clk(\clk50~inputclkctrl_outclk ),
	.d(\clkP:clkDiv[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkP:clkDiv[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkP:clkDiv[0] .is_wysiwyg = "true";
defparam \clkP:clkDiv[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N10
cycloneive_lcell_comb \clkP:clkDiv[1]~1 (
// Equation(s):
// \clkP:clkDiv[1]~1_combout  = (\clkP:clkDiv[1]~q  & (\clkP:clkDiv[0]~q  $ (VCC))) # (!\clkP:clkDiv[1]~q  & (\clkP:clkDiv[0]~q  & VCC))
// \clkP:clkDiv[1]~2  = CARRY((\clkP:clkDiv[1]~q  & \clkP:clkDiv[0]~q ))

	.dataa(\clkP:clkDiv[1]~q ),
	.datab(\clkP:clkDiv[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clkP:clkDiv[1]~1_combout ),
	.cout(\clkP:clkDiv[1]~2 ));
// synopsys translate_off
defparam \clkP:clkDiv[1]~1 .lut_mask = 16'h6688;
defparam \clkP:clkDiv[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N11
dffeas \clkP:clkDiv[1] (
	.clk(\clk50~inputclkctrl_outclk ),
	.d(\clkP:clkDiv[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkP:clkDiv[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkP:clkDiv[1] .is_wysiwyg = "true";
defparam \clkP:clkDiv[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N12
cycloneive_lcell_comb \clkP:clkDiv[2]~1 (
// Equation(s):
// \clkP:clkDiv[2]~1_combout  = (\clkP:clkDiv[2]~q  & (!\clkP:clkDiv[1]~2 )) # (!\clkP:clkDiv[2]~q  & ((\clkP:clkDiv[1]~2 ) # (GND)))
// \clkP:clkDiv[2]~2  = CARRY((!\clkP:clkDiv[1]~2 ) # (!\clkP:clkDiv[2]~q ))

	.dataa(\clkP:clkDiv[2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkP:clkDiv[1]~2 ),
	.combout(\clkP:clkDiv[2]~1_combout ),
	.cout(\clkP:clkDiv[2]~2 ));
// synopsys translate_off
defparam \clkP:clkDiv[2]~1 .lut_mask = 16'h5A5F;
defparam \clkP:clkDiv[2]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y4_N13
dffeas \clkP:clkDiv[2] (
	.clk(\clk50~inputclkctrl_outclk ),
	.d(\clkP:clkDiv[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkP:clkDiv[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkP:clkDiv[2] .is_wysiwyg = "true";
defparam \clkP:clkDiv[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N14
cycloneive_lcell_comb \clkP:clkDiv[3]~1 (
// Equation(s):
// \clkP:clkDiv[3]~1_combout  = (\clkP:clkDiv[3]~q  & (\clkP:clkDiv[2]~2  $ (GND))) # (!\clkP:clkDiv[3]~q  & (!\clkP:clkDiv[2]~2  & VCC))
// \clkP:clkDiv[3]~2  = CARRY((\clkP:clkDiv[3]~q  & !\clkP:clkDiv[2]~2 ))

	.dataa(gnd),
	.datab(\clkP:clkDiv[3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkP:clkDiv[2]~2 ),
	.combout(\clkP:clkDiv[3]~1_combout ),
	.cout(\clkP:clkDiv[3]~2 ));
// synopsys translate_off
defparam \clkP:clkDiv[3]~1 .lut_mask = 16'hC30C;
defparam \clkP:clkDiv[3]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y4_N15
dffeas \clkP:clkDiv[3] (
	.clk(\clk50~inputclkctrl_outclk ),
	.d(\clkP:clkDiv[3]~1_combout ),
	.asdata(vcc),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkP:clkDiv[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkP:clkDiv[3] .is_wysiwyg = "true";
defparam \clkP:clkDiv[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N16
cycloneive_lcell_comb \clkP:clkDiv[4]~1 (
// Equation(s):
// \clkP:clkDiv[4]~1_combout  = (\clkP:clkDiv[4]~q  & (!\clkP:clkDiv[3]~2 )) # (!\clkP:clkDiv[4]~q  & ((\clkP:clkDiv[3]~2 ) # (GND)))
// \clkP:clkDiv[4]~2  = CARRY((!\clkP:clkDiv[3]~2 ) # (!\clkP:clkDiv[4]~q ))

	.dataa(gnd),
	.datab(\clkP:clkDiv[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkP:clkDiv[3]~2 ),
	.combout(\clkP:clkDiv[4]~1_combout ),
	.cout(\clkP:clkDiv[4]~2 ));
// synopsys translate_off
defparam \clkP:clkDiv[4]~1 .lut_mask = 16'h3C3F;
defparam \clkP:clkDiv[4]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y4_N17
dffeas \clkP:clkDiv[4] (
	.clk(\clk50~inputclkctrl_outclk ),
	.d(\clkP:clkDiv[4]~1_combout ),
	.asdata(vcc),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkP:clkDiv[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkP:clkDiv[4] .is_wysiwyg = "true";
defparam \clkP:clkDiv[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N18
cycloneive_lcell_comb \clkP:clkDiv[5]~1 (
// Equation(s):
// \clkP:clkDiv[5]~1_combout  = (\clkP:clkDiv[5]~q  & (\clkP:clkDiv[4]~2  $ (GND))) # (!\clkP:clkDiv[5]~q  & (!\clkP:clkDiv[4]~2  & VCC))
// \clkP:clkDiv[5]~2  = CARRY((\clkP:clkDiv[5]~q  & !\clkP:clkDiv[4]~2 ))

	.dataa(gnd),
	.datab(\clkP:clkDiv[5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkP:clkDiv[4]~2 ),
	.combout(\clkP:clkDiv[5]~1_combout ),
	.cout(\clkP:clkDiv[5]~2 ));
// synopsys translate_off
defparam \clkP:clkDiv[5]~1 .lut_mask = 16'hC30C;
defparam \clkP:clkDiv[5]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y4_N19
dffeas \clkP:clkDiv[5] (
	.clk(\clk50~inputclkctrl_outclk ),
	.d(\clkP:clkDiv[5]~1_combout ),
	.asdata(vcc),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkP:clkDiv[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkP:clkDiv[5] .is_wysiwyg = "true";
defparam \clkP:clkDiv[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N20
cycloneive_lcell_comb \clkP:clkDiv[6]~1 (
// Equation(s):
// \clkP:clkDiv[6]~1_combout  = (\clkP:clkDiv[6]~q  & (!\clkP:clkDiv[5]~2 )) # (!\clkP:clkDiv[6]~q  & ((\clkP:clkDiv[5]~2 ) # (GND)))
// \clkP:clkDiv[6]~2  = CARRY((!\clkP:clkDiv[5]~2 ) # (!\clkP:clkDiv[6]~q ))

	.dataa(gnd),
	.datab(\clkP:clkDiv[6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkP:clkDiv[5]~2 ),
	.combout(\clkP:clkDiv[6]~1_combout ),
	.cout(\clkP:clkDiv[6]~2 ));
// synopsys translate_off
defparam \clkP:clkDiv[6]~1 .lut_mask = 16'h3C3F;
defparam \clkP:clkDiv[6]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y4_N21
dffeas \clkP:clkDiv[6] (
	.clk(\clk50~inputclkctrl_outclk ),
	.d(\clkP:clkDiv[6]~1_combout ),
	.asdata(vcc),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkP:clkDiv[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkP:clkDiv[6] .is_wysiwyg = "true";
defparam \clkP:clkDiv[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N22
cycloneive_lcell_comb \clkP:clkDiv[7]~1 (
// Equation(s):
// \clkP:clkDiv[7]~1_combout  = (\clkP:clkDiv[7]~q  & (\clkP:clkDiv[6]~2  $ (GND))) # (!\clkP:clkDiv[7]~q  & (!\clkP:clkDiv[6]~2  & VCC))
// \clkP:clkDiv[7]~2  = CARRY((\clkP:clkDiv[7]~q  & !\clkP:clkDiv[6]~2 ))

	.dataa(\clkP:clkDiv[7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkP:clkDiv[6]~2 ),
	.combout(\clkP:clkDiv[7]~1_combout ),
	.cout(\clkP:clkDiv[7]~2 ));
// synopsys translate_off
defparam \clkP:clkDiv[7]~1 .lut_mask = 16'hA50A;
defparam \clkP:clkDiv[7]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y4_N23
dffeas \clkP:clkDiv[7] (
	.clk(\clk50~inputclkctrl_outclk ),
	.d(\clkP:clkDiv[7]~1_combout ),
	.asdata(vcc),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkP:clkDiv[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkP:clkDiv[7] .is_wysiwyg = "true";
defparam \clkP:clkDiv[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N24
cycloneive_lcell_comb \clkP:clkDiv[8]~1 (
// Equation(s):
// \clkP:clkDiv[8]~1_combout  = (\clkP:clkDiv[8]~q  & (!\clkP:clkDiv[7]~2 )) # (!\clkP:clkDiv[8]~q  & ((\clkP:clkDiv[7]~2 ) # (GND)))
// \clkP:clkDiv[8]~2  = CARRY((!\clkP:clkDiv[7]~2 ) # (!\clkP:clkDiv[8]~q ))

	.dataa(gnd),
	.datab(\clkP:clkDiv[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkP:clkDiv[7]~2 ),
	.combout(\clkP:clkDiv[8]~1_combout ),
	.cout(\clkP:clkDiv[8]~2 ));
// synopsys translate_off
defparam \clkP:clkDiv[8]~1 .lut_mask = 16'h3C3F;
defparam \clkP:clkDiv[8]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y4_N25
dffeas \clkP:clkDiv[8] (
	.clk(\clk50~inputclkctrl_outclk ),
	.d(\clkP:clkDiv[8]~1_combout ),
	.asdata(vcc),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkP:clkDiv[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkP:clkDiv[8] .is_wysiwyg = "true";
defparam \clkP:clkDiv[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N26
cycloneive_lcell_comb \clkP:clkDiv[9]~1 (
// Equation(s):
// \clkP:clkDiv[9]~1_combout  = (\clkP:clkDiv[9]~q  & (\clkP:clkDiv[8]~2  $ (GND))) # (!\clkP:clkDiv[9]~q  & (!\clkP:clkDiv[8]~2  & VCC))
// \clkP:clkDiv[9]~2  = CARRY((\clkP:clkDiv[9]~q  & !\clkP:clkDiv[8]~2 ))

	.dataa(\clkP:clkDiv[9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkP:clkDiv[8]~2 ),
	.combout(\clkP:clkDiv[9]~1_combout ),
	.cout(\clkP:clkDiv[9]~2 ));
// synopsys translate_off
defparam \clkP:clkDiv[9]~1 .lut_mask = 16'hA50A;
defparam \clkP:clkDiv[9]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y4_N27
dffeas \clkP:clkDiv[9] (
	.clk(\clk50~inputclkctrl_outclk ),
	.d(\clkP:clkDiv[9]~1_combout ),
	.asdata(vcc),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkP:clkDiv[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkP:clkDiv[9] .is_wysiwyg = "true";
defparam \clkP:clkDiv[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N28
cycloneive_lcell_comb \clkP:clkDiv[10]~1 (
// Equation(s):
// \clkP:clkDiv[10]~1_combout  = (\clkP:clkDiv[10]~q  & (!\clkP:clkDiv[9]~2 )) # (!\clkP:clkDiv[10]~q  & ((\clkP:clkDiv[9]~2 ) # (GND)))
// \clkP:clkDiv[10]~2  = CARRY((!\clkP:clkDiv[9]~2 ) # (!\clkP:clkDiv[10]~q ))

	.dataa(gnd),
	.datab(\clkP:clkDiv[10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkP:clkDiv[9]~2 ),
	.combout(\clkP:clkDiv[10]~1_combout ),
	.cout(\clkP:clkDiv[10]~2 ));
// synopsys translate_off
defparam \clkP:clkDiv[10]~1 .lut_mask = 16'h3C3F;
defparam \clkP:clkDiv[10]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y4_N29
dffeas \clkP:clkDiv[10] (
	.clk(\clk50~inputclkctrl_outclk ),
	.d(\clkP:clkDiv[10]~1_combout ),
	.asdata(vcc),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkP:clkDiv[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkP:clkDiv[10] .is_wysiwyg = "true";
defparam \clkP:clkDiv[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N30
cycloneive_lcell_comb \clkP:clkDiv[11]~1 (
// Equation(s):
// \clkP:clkDiv[11]~1_combout  = (\clkP:clkDiv[11]~q  & (\clkP:clkDiv[10]~2  $ (GND))) # (!\clkP:clkDiv[11]~q  & (!\clkP:clkDiv[10]~2  & VCC))
// \clkP:clkDiv[11]~2  = CARRY((\clkP:clkDiv[11]~q  & !\clkP:clkDiv[10]~2 ))

	.dataa(\clkP:clkDiv[11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkP:clkDiv[10]~2 ),
	.combout(\clkP:clkDiv[11]~1_combout ),
	.cout(\clkP:clkDiv[11]~2 ));
// synopsys translate_off
defparam \clkP:clkDiv[11]~1 .lut_mask = 16'hA50A;
defparam \clkP:clkDiv[11]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y4_N31
dffeas \clkP:clkDiv[11] (
	.clk(\clk50~inputclkctrl_outclk ),
	.d(\clkP:clkDiv[11]~1_combout ),
	.asdata(vcc),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkP:clkDiv[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkP:clkDiv[11] .is_wysiwyg = "true";
defparam \clkP:clkDiv[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N0
cycloneive_lcell_comb \clkP:clkDiv[12]~1 (
// Equation(s):
// \clkP:clkDiv[12]~1_combout  = (\clkP:clkDiv[12]~q  & (!\clkP:clkDiv[11]~2 )) # (!\clkP:clkDiv[12]~q  & ((\clkP:clkDiv[11]~2 ) # (GND)))
// \clkP:clkDiv[12]~2  = CARRY((!\clkP:clkDiv[11]~2 ) # (!\clkP:clkDiv[12]~q ))

	.dataa(gnd),
	.datab(\clkP:clkDiv[12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkP:clkDiv[11]~2 ),
	.combout(\clkP:clkDiv[12]~1_combout ),
	.cout(\clkP:clkDiv[12]~2 ));
// synopsys translate_off
defparam \clkP:clkDiv[12]~1 .lut_mask = 16'h3C3F;
defparam \clkP:clkDiv[12]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N1
dffeas \clkP:clkDiv[12] (
	.clk(\clk50~inputclkctrl_outclk ),
	.d(\clkP:clkDiv[12]~1_combout ),
	.asdata(vcc),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkP:clkDiv[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkP:clkDiv[12] .is_wysiwyg = "true";
defparam \clkP:clkDiv[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N2
cycloneive_lcell_comb \clkP:clkDiv[13]~1 (
// Equation(s):
// \clkP:clkDiv[13]~1_combout  = (\clkP:clkDiv[13]~q  & (\clkP:clkDiv[12]~2  $ (GND))) # (!\clkP:clkDiv[13]~q  & (!\clkP:clkDiv[12]~2  & VCC))
// \clkP:clkDiv[13]~2  = CARRY((\clkP:clkDiv[13]~q  & !\clkP:clkDiv[12]~2 ))

	.dataa(gnd),
	.datab(\clkP:clkDiv[13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkP:clkDiv[12]~2 ),
	.combout(\clkP:clkDiv[13]~1_combout ),
	.cout(\clkP:clkDiv[13]~2 ));
// synopsys translate_off
defparam \clkP:clkDiv[13]~1 .lut_mask = 16'hC30C;
defparam \clkP:clkDiv[13]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N3
dffeas \clkP:clkDiv[13] (
	.clk(\clk50~inputclkctrl_outclk ),
	.d(\clkP:clkDiv[13]~1_combout ),
	.asdata(vcc),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkP:clkDiv[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkP:clkDiv[13] .is_wysiwyg = "true";
defparam \clkP:clkDiv[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N4
cycloneive_lcell_comb \clkP:clkDiv[14]~1 (
// Equation(s):
// \clkP:clkDiv[14]~1_combout  = (\clkP:clkDiv[14]~q  & (!\clkP:clkDiv[13]~2 )) # (!\clkP:clkDiv[14]~q  & ((\clkP:clkDiv[13]~2 ) # (GND)))
// \clkP:clkDiv[14]~2  = CARRY((!\clkP:clkDiv[13]~2 ) # (!\clkP:clkDiv[14]~q ))

	.dataa(gnd),
	.datab(\clkP:clkDiv[14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkP:clkDiv[13]~2 ),
	.combout(\clkP:clkDiv[14]~1_combout ),
	.cout(\clkP:clkDiv[14]~2 ));
// synopsys translate_off
defparam \clkP:clkDiv[14]~1 .lut_mask = 16'h3C3F;
defparam \clkP:clkDiv[14]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N5
dffeas \clkP:clkDiv[14] (
	.clk(\clk50~inputclkctrl_outclk ),
	.d(\clkP:clkDiv[14]~1_combout ),
	.asdata(vcc),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkP:clkDiv[14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkP:clkDiv[14] .is_wysiwyg = "true";
defparam \clkP:clkDiv[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N6
cycloneive_lcell_comb \clkP:clkDiv[15]~1 (
// Equation(s):
// \clkP:clkDiv[15]~1_combout  = (\clkP:clkDiv[15]~q  & (\clkP:clkDiv[14]~2  $ (GND))) # (!\clkP:clkDiv[15]~q  & (!\clkP:clkDiv[14]~2  & VCC))
// \clkP:clkDiv[15]~2  = CARRY((\clkP:clkDiv[15]~q  & !\clkP:clkDiv[14]~2 ))

	.dataa(\clkP:clkDiv[15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkP:clkDiv[14]~2 ),
	.combout(\clkP:clkDiv[15]~1_combout ),
	.cout(\clkP:clkDiv[15]~2 ));
// synopsys translate_off
defparam \clkP:clkDiv[15]~1 .lut_mask = 16'hA50A;
defparam \clkP:clkDiv[15]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N7
dffeas \clkP:clkDiv[15] (
	.clk(\clk50~inputclkctrl_outclk ),
	.d(\clkP:clkDiv[15]~1_combout ),
	.asdata(vcc),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkP:clkDiv[15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkP:clkDiv[15] .is_wysiwyg = "true";
defparam \clkP:clkDiv[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N8
cycloneive_lcell_comb \clkP:clkDiv[16]~1 (
// Equation(s):
// \clkP:clkDiv[16]~1_combout  = (\clkP:clkDiv[16]~q  & (!\clkP:clkDiv[15]~2 )) # (!\clkP:clkDiv[16]~q  & ((\clkP:clkDiv[15]~2 ) # (GND)))
// \clkP:clkDiv[16]~2  = CARRY((!\clkP:clkDiv[15]~2 ) # (!\clkP:clkDiv[16]~q ))

	.dataa(gnd),
	.datab(\clkP:clkDiv[16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkP:clkDiv[15]~2 ),
	.combout(\clkP:clkDiv[16]~1_combout ),
	.cout(\clkP:clkDiv[16]~2 ));
// synopsys translate_off
defparam \clkP:clkDiv[16]~1 .lut_mask = 16'h3C3F;
defparam \clkP:clkDiv[16]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N9
dffeas \clkP:clkDiv[16] (
	.clk(\clk50~inputclkctrl_outclk ),
	.d(\clkP:clkDiv[16]~1_combout ),
	.asdata(vcc),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkP:clkDiv[16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkP:clkDiv[16] .is_wysiwyg = "true";
defparam \clkP:clkDiv[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N10
cycloneive_lcell_comb \clkP:clkDiv[17]~1 (
// Equation(s):
// \clkP:clkDiv[17]~1_combout  = (\clkP:clkDiv[17]~q  & (\clkP:clkDiv[16]~2  $ (GND))) # (!\clkP:clkDiv[17]~q  & (!\clkP:clkDiv[16]~2  & VCC))
// \clkP:clkDiv[17]~2  = CARRY((\clkP:clkDiv[17]~q  & !\clkP:clkDiv[16]~2 ))

	.dataa(\clkP:clkDiv[17]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkP:clkDiv[16]~2 ),
	.combout(\clkP:clkDiv[17]~1_combout ),
	.cout(\clkP:clkDiv[17]~2 ));
// synopsys translate_off
defparam \clkP:clkDiv[17]~1 .lut_mask = 16'hA50A;
defparam \clkP:clkDiv[17]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N11
dffeas \clkP:clkDiv[17] (
	.clk(\clk50~inputclkctrl_outclk ),
	.d(\clkP:clkDiv[17]~1_combout ),
	.asdata(vcc),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkP:clkDiv[17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkP:clkDiv[17] .is_wysiwyg = "true";
defparam \clkP:clkDiv[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N12
cycloneive_lcell_comb \clkP:clkDiv[18]~1 (
// Equation(s):
// \clkP:clkDiv[18]~1_combout  = (\clkP:clkDiv[18]~q  & (!\clkP:clkDiv[17]~2 )) # (!\clkP:clkDiv[18]~q  & ((\clkP:clkDiv[17]~2 ) # (GND)))
// \clkP:clkDiv[18]~2  = CARRY((!\clkP:clkDiv[17]~2 ) # (!\clkP:clkDiv[18]~q ))

	.dataa(\clkP:clkDiv[18]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkP:clkDiv[17]~2 ),
	.combout(\clkP:clkDiv[18]~1_combout ),
	.cout(\clkP:clkDiv[18]~2 ));
// synopsys translate_off
defparam \clkP:clkDiv[18]~1 .lut_mask = 16'h5A5F;
defparam \clkP:clkDiv[18]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N13
dffeas \clkP:clkDiv[18] (
	.clk(\clk50~inputclkctrl_outclk ),
	.d(\clkP:clkDiv[18]~1_combout ),
	.asdata(vcc),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkP:clkDiv[18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkP:clkDiv[18] .is_wysiwyg = "true";
defparam \clkP:clkDiv[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N14
cycloneive_lcell_comb \clkP:clkDiv[19]~1 (
// Equation(s):
// \clkP:clkDiv[19]~1_combout  = (\clkP:clkDiv[19]~q  & (\clkP:clkDiv[18]~2  $ (GND))) # (!\clkP:clkDiv[19]~q  & (!\clkP:clkDiv[18]~2  & VCC))
// \clkP:clkDiv[19]~2  = CARRY((\clkP:clkDiv[19]~q  & !\clkP:clkDiv[18]~2 ))

	.dataa(gnd),
	.datab(\clkP:clkDiv[19]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkP:clkDiv[18]~2 ),
	.combout(\clkP:clkDiv[19]~1_combout ),
	.cout(\clkP:clkDiv[19]~2 ));
// synopsys translate_off
defparam \clkP:clkDiv[19]~1 .lut_mask = 16'hC30C;
defparam \clkP:clkDiv[19]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N15
dffeas \clkP:clkDiv[19] (
	.clk(\clk50~inputclkctrl_outclk ),
	.d(\clkP:clkDiv[19]~1_combout ),
	.asdata(vcc),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkP:clkDiv[19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkP:clkDiv[19] .is_wysiwyg = "true";
defparam \clkP:clkDiv[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N16
cycloneive_lcell_comb \clkP:clkDiv[20]~1 (
// Equation(s):
// \clkP:clkDiv[20]~1_combout  = (\clkP:clkDiv[20]~q  & (!\clkP:clkDiv[19]~2 )) # (!\clkP:clkDiv[20]~q  & ((\clkP:clkDiv[19]~2 ) # (GND)))
// \clkP:clkDiv[20]~2  = CARRY((!\clkP:clkDiv[19]~2 ) # (!\clkP:clkDiv[20]~q ))

	.dataa(gnd),
	.datab(\clkP:clkDiv[20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkP:clkDiv[19]~2 ),
	.combout(\clkP:clkDiv[20]~1_combout ),
	.cout(\clkP:clkDiv[20]~2 ));
// synopsys translate_off
defparam \clkP:clkDiv[20]~1 .lut_mask = 16'h3C3F;
defparam \clkP:clkDiv[20]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N17
dffeas \clkP:clkDiv[20] (
	.clk(\clk50~inputclkctrl_outclk ),
	.d(\clkP:clkDiv[20]~1_combout ),
	.asdata(vcc),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkP:clkDiv[20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkP:clkDiv[20] .is_wysiwyg = "true";
defparam \clkP:clkDiv[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N18
cycloneive_lcell_comb \clkP:clkDiv[21]~1 (
// Equation(s):
// \clkP:clkDiv[21]~1_combout  = (\clkP:clkDiv[21]~q  & (\clkP:clkDiv[20]~2  $ (GND))) # (!\clkP:clkDiv[21]~q  & (!\clkP:clkDiv[20]~2  & VCC))
// \clkP:clkDiv[21]~2  = CARRY((\clkP:clkDiv[21]~q  & !\clkP:clkDiv[20]~2 ))

	.dataa(gnd),
	.datab(\clkP:clkDiv[21]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkP:clkDiv[20]~2 ),
	.combout(\clkP:clkDiv[21]~1_combout ),
	.cout(\clkP:clkDiv[21]~2 ));
// synopsys translate_off
defparam \clkP:clkDiv[21]~1 .lut_mask = 16'hC30C;
defparam \clkP:clkDiv[21]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N19
dffeas \clkP:clkDiv[21] (
	.clk(\clk50~inputclkctrl_outclk ),
	.d(\clkP:clkDiv[21]~1_combout ),
	.asdata(vcc),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkP:clkDiv[21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkP:clkDiv[21] .is_wysiwyg = "true";
defparam \clkP:clkDiv[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N20
cycloneive_lcell_comb \clkP:clkDiv[22]~1 (
// Equation(s):
// \clkP:clkDiv[22]~1_combout  = \clkP:clkDiv[21]~2  $ (\clkP:clkDiv[22]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clkP:clkDiv[22]~q ),
	.cin(\clkP:clkDiv[21]~2 ),
	.combout(\clkP:clkDiv[22]~1_combout ),
	.cout());
// synopsys translate_off
defparam \clkP:clkDiv[22]~1 .lut_mask = 16'h0FF0;
defparam \clkP:clkDiv[22]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N21
dffeas \clkP:clkDiv[22] (
	.clk(\clk50~inputclkctrl_outclk ),
	.d(\clkP:clkDiv[22]~1_combout ),
	.asdata(vcc),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkP:clkDiv[22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkP:clkDiv[22] .is_wysiwyg = "true";
defparam \clkP:clkDiv[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N22
cycloneive_lcell_comb \slowClk~0 (
// Equation(s):
// \slowClk~0_combout  = !\clkP:clkDiv[22]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clkP:clkDiv[22]~q ),
	.cin(gnd),
	.combout(\slowClk~0_combout ),
	.cout());
// synopsys translate_off
defparam \slowClk~0 .lut_mask = 16'h00FF;
defparam \slowClk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N23
dffeas slowClk(
	.clk(\clk50~inputclkctrl_outclk ),
	.d(\slowClk~0_combout ),
	.asdata(vcc),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slowClk~q ),
	.prn(vcc));
// synopsys translate_off
defparam slowClk.is_wysiwyg = "true";
defparam slowClk.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \slowClk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\slowClk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\slowClk~clkctrl_outclk ));
// synopsys translate_off
defparam \slowClk~clkctrl .clock_type = "global clock";
defparam \slowClk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N12
cycloneive_lcell_comb \procI|Add0~0 (
// Equation(s):
// \procI|Add0~0_combout  = \procI|program_counter [0] $ (VCC)
// \procI|Add0~1  = CARRY(\procI|program_counter [0])

	.dataa(gnd),
	.datab(\procI|program_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\procI|Add0~0_combout ),
	.cout(\procI|Add0~1 ));
// synopsys translate_off
defparam \procI|Add0~0 .lut_mask = 16'h33CC;
defparam \procI|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N14
cycloneive_lcell_comb \procI|Add0~2 (
// Equation(s):
// \procI|Add0~2_combout  = (\procI|program_counter [1] & (!\procI|Add0~1 )) # (!\procI|program_counter [1] & ((\procI|Add0~1 ) # (GND)))
// \procI|Add0~3  = CARRY((!\procI|Add0~1 ) # (!\procI|program_counter [1]))

	.dataa(gnd),
	.datab(\procI|program_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|Add0~1 ),
	.combout(\procI|Add0~2_combout ),
	.cout(\procI|Add0~3 ));
// synopsys translate_off
defparam \procI|Add0~2 .lut_mask = 16'h3C3F;
defparam \procI|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N16
cycloneive_lcell_comb \procI|Add0~4 (
// Equation(s):
// \procI|Add0~4_combout  = (\procI|program_counter [2] & (\procI|Add0~3  $ (GND))) # (!\procI|program_counter [2] & (!\procI|Add0~3  & VCC))
// \procI|Add0~5  = CARRY((\procI|program_counter [2] & !\procI|Add0~3 ))

	.dataa(\procI|program_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|Add0~3 ),
	.combout(\procI|Add0~4_combout ),
	.cout(\procI|Add0~5 ));
// synopsys translate_off
defparam \procI|Add0~4 .lut_mask = 16'hA50A;
defparam \procI|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N18
cycloneive_lcell_comb \procI|Add0~6 (
// Equation(s):
// \procI|Add0~6_combout  = (\procI|program_counter [3] & (!\procI|Add0~5 )) # (!\procI|program_counter [3] & ((\procI|Add0~5 ) # (GND)))
// \procI|Add0~7  = CARRY((!\procI|Add0~5 ) # (!\procI|program_counter [3]))

	.dataa(\procI|program_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|Add0~5 ),
	.combout(\procI|Add0~6_combout ),
	.cout(\procI|Add0~7 ));
// synopsys translate_off
defparam \procI|Add0~6 .lut_mask = 16'h5A5F;
defparam \procI|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N20
cycloneive_lcell_comb \procI|Add0~8 (
// Equation(s):
// \procI|Add0~8_combout  = (\procI|program_counter [4] & (\procI|Add0~7  $ (GND))) # (!\procI|program_counter [4] & (!\procI|Add0~7  & VCC))
// \procI|Add0~9  = CARRY((\procI|program_counter [4] & !\procI|Add0~7 ))

	.dataa(gnd),
	.datab(\procI|program_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|Add0~7 ),
	.combout(\procI|Add0~8_combout ),
	.cout(\procI|Add0~9 ));
// synopsys translate_off
defparam \procI|Add0~8 .lut_mask = 16'hC30C;
defparam \procI|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N22
cycloneive_lcell_comb \procI|Add0~10 (
// Equation(s):
// \procI|Add0~10_combout  = (\procI|program_counter [5] & (!\procI|Add0~9 )) # (!\procI|program_counter [5] & ((\procI|Add0~9 ) # (GND)))
// \procI|Add0~11  = CARRY((!\procI|Add0~9 ) # (!\procI|program_counter [5]))

	.dataa(gnd),
	.datab(\procI|program_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|Add0~9 ),
	.combout(\procI|Add0~10_combout ),
	.cout(\procI|Add0~11 ));
// synopsys translate_off
defparam \procI|Add0~10 .lut_mask = 16'h3C3F;
defparam \procI|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N24
cycloneive_lcell_comb \procI|Add0~12 (
// Equation(s):
// \procI|Add0~12_combout  = (\procI|program_counter [6] & (\procI|Add0~11  $ (GND))) # (!\procI|program_counter [6] & (!\procI|Add0~11  & VCC))
// \procI|Add0~13  = CARRY((\procI|program_counter [6] & !\procI|Add0~11 ))

	.dataa(\procI|program_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|Add0~11 ),
	.combout(\procI|Add0~12_combout ),
	.cout(\procI|Add0~13 ));
// synopsys translate_off
defparam \procI|Add0~12 .lut_mask = 16'hA50A;
defparam \procI|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N26
cycloneive_lcell_comb \procI|Add0~14 (
// Equation(s):
// \procI|Add0~14_combout  = (\procI|program_counter [7] & (!\procI|Add0~13 )) # (!\procI|program_counter [7] & ((\procI|Add0~13 ) # (GND)))
// \procI|Add0~15  = CARRY((!\procI|Add0~13 ) # (!\procI|program_counter [7]))

	.dataa(\procI|program_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|Add0~13 ),
	.combout(\procI|Add0~14_combout ),
	.cout(\procI|Add0~15 ));
// synopsys translate_off
defparam \procI|Add0~14 .lut_mask = 16'h5A5F;
defparam \procI|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N28
cycloneive_lcell_comb \procI|Add0~16 (
// Equation(s):
// \procI|Add0~16_combout  = (\procI|program_counter [8] & (\procI|Add0~15  $ (GND))) # (!\procI|program_counter [8] & (!\procI|Add0~15  & VCC))
// \procI|Add0~17  = CARRY((\procI|program_counter [8] & !\procI|Add0~15 ))

	.dataa(\procI|program_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|Add0~15 ),
	.combout(\procI|Add0~16_combout ),
	.cout(\procI|Add0~17 ));
// synopsys translate_off
defparam \procI|Add0~16 .lut_mask = 16'hA50A;
defparam \procI|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N30
cycloneive_lcell_comb \procI|Add0~18 (
// Equation(s):
// \procI|Add0~18_combout  = \procI|program_counter [9] $ (\procI|Add0~17 )

	.dataa(\procI|program_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\procI|Add0~17 ),
	.combout(\procI|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Add0~18 .lut_mask = 16'h5A5A;
defparam \procI|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X22_Y23_N0
cycloneive_ram_block \instMemI|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(!\slowClk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(!\rstN~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\procI|program_counter [9],\procI|program_counter [8],\procI|program_counter [7],\procI|program_counter [6],\procI|program_counter [5],\procI|program_counter [4],\procI|program_counter [3],\procI|program_counter [2],\procI|program_counter [1],\procI|program_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instMemI|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a2 .clk1_output_clock_enable = "ena1";
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./memory/rom10x16.mif";
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "rom10x16:instMemI|altsyncram:altsyncram_component|altsyncram_tqs3:auto_generated|ALTSYNCRAM";
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock1";
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 9;
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 9;
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a2 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h000000000000000000000000000006800000000000000000000000000008000015000000000000000A800000000000001900000006A00000000000000320000000760000000D64E00000006A00000006800000006A00000000000000340000000CC000000000000002800000000000000D00000001D800000033800000000000000700000000000000340000000760000000B80000000000000044000000188000000180000000000000007800000039800000038000000039000000000000001100000006200000C8632F800000000000001900000005A00000005B000000056000000000000000274381B0E6000000000000000C0000001B40076381B0A04C;
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N26
cycloneive_lcell_comb \procI|program_counter[9]~9 (
// Equation(s):
// \procI|program_counter[9]~9_combout  = (\procI|Equal2~1_combout  & (\procI|Add0~18_combout )) # (!\procI|Equal2~1_combout  & ((\procI|instruction [9])))

	.dataa(\procI|Add0~18_combout ),
	.datab(\procI|instruction [9]),
	.datac(gnd),
	.datad(\procI|Equal2~1_combout ),
	.cin(gnd),
	.combout(\procI|program_counter[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|program_counter[9]~9 .lut_mask = 16'hAACC;
defparam \procI|program_counter[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y22_N0
cycloneive_ram_block \instMemI|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(!\slowClk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(!\rstN~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\procI|program_counter [9],\procI|program_counter [8],\procI|program_counter [7],\procI|program_counter [6],\procI|program_counter [5],\procI|program_counter [4],\procI|program_counter [3],\procI|program_counter [2],\procI|program_counter [1],\procI|program_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instMemI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./memory/rom10x16.mif";
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom10x16:instMemI|altsyncram:altsyncram_component|altsyncram_tqs3:auto_generated|ALTSYNCRAM";
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instMemI|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000200000000000000000000000000001000000064000000000000040000000000000008A00000007A00000000000001240000000F00000000245E00000001500000002200000004800000000000001100000000F2000000000000020800000000000004800000003C000000009800000000000008000000000000001200000000F000000007200000000000002540000001EC00000010400000000000004980000003C000000018800000026000000000000009500000007B00000A04A25000000000000009200000007B0000000610000000480000000000000104190C864BA00000000000002500000001FC004829140A250;
// synopsys translate_on

// Location: FF_X19_Y20_N25
dffeas \procI|opcode_0[4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|instruction [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|opcode_0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|opcode_0[4] .is_wysiwyg = "true";
defparam \procI|opcode_0[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N15
dffeas \procI|opcode_1[4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|opcode_0 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|opcode_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|opcode_1[4] .is_wysiwyg = "true";
defparam \procI|opcode_1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneive_lcell_comb \procI|opcode_2[4]~feeder (
// Equation(s):
// \procI|opcode_2[4]~feeder_combout  = \procI|opcode_1 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|opcode_1 [4]),
	.cin(gnd),
	.combout(\procI|opcode_2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|opcode_2[4]~feeder .lut_mask = 16'hFF00;
defparam \procI|opcode_2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N9
dffeas \procI|opcode_2[4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|opcode_2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|opcode_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|opcode_2[4] .is_wysiwyg = "true";
defparam \procI|opcode_2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N26
cycloneive_lcell_comb \procI|A_reg_0[4]~feeder (
// Equation(s):
// \procI|A_reg_0[4]~feeder_combout  = \procI|instruction [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|instruction [9]),
	.cin(gnd),
	.combout(\procI|A_reg_0[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|A_reg_0[4]~feeder .lut_mask = 16'hFF00;
defparam \procI|A_reg_0[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y24_N27
dffeas \procI|A_reg_0[4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|A_reg_0[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A_reg_0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A_reg_0[4] .is_wysiwyg = "true";
defparam \procI|A_reg_0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N2
cycloneive_lcell_comb \procI|A_reg_1[4]~feeder (
// Equation(s):
// \procI|A_reg_1[4]~feeder_combout  = \procI|A_reg_0 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|A_reg_0 [4]),
	.cin(gnd),
	.combout(\procI|A_reg_1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|A_reg_1[4]~feeder .lut_mask = 16'hFF00;
defparam \procI|A_reg_1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N3
dffeas \procI|A_reg_1[4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|A_reg_1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A_reg_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A_reg_1[4] .is_wysiwyg = "true";
defparam \procI|A_reg_1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N13
dffeas \procI|A_reg_2[4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|A_reg_1 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A_reg_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A_reg_2[4] .is_wysiwyg = "true";
defparam \procI|A_reg_2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N10
cycloneive_lcell_comb \procI|Mux32~0 (
// Equation(s):
// \procI|Mux32~0_combout  = (\procI|A_reg_2 [4]) # (!\procI|opcode_2 [4])

	.dataa(\procI|opcode_2 [4]),
	.datab(gnd),
	.datac(\procI|A_reg_2 [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux32~0 .lut_mask = 16'hF5F5;
defparam \procI|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N6
cycloneive_lcell_comb \procI|opcode_0[5]~feeder (
// Equation(s):
// \procI|opcode_0[5]~feeder_combout  = \procI|instruction [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|instruction [15]),
	.cin(gnd),
	.combout(\procI|opcode_0[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|opcode_0[5]~feeder .lut_mask = 16'hFF00;
defparam \procI|opcode_0[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N7
dffeas \procI|opcode_0[5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|opcode_0[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|opcode_0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|opcode_0[5] .is_wysiwyg = "true";
defparam \procI|opcode_0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N4
cycloneive_lcell_comb \procI|opcode_1[5]~feeder (
// Equation(s):
// \procI|opcode_1[5]~feeder_combout  = \procI|opcode_0 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|opcode_0 [5]),
	.cin(gnd),
	.combout(\procI|opcode_1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|opcode_1[5]~feeder .lut_mask = 16'hFF00;
defparam \procI|opcode_1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N5
dffeas \procI|opcode_1[5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|opcode_1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|opcode_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|opcode_1[5] .is_wysiwyg = "true";
defparam \procI|opcode_1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N5
dffeas \procI|opcode_2[5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|opcode_1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|opcode_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|opcode_2[5] .is_wysiwyg = "true";
defparam \procI|opcode_2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N13
dffeas \procI|opcode_0[3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|instruction [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|opcode_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|opcode_0[3] .is_wysiwyg = "true";
defparam \procI|opcode_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N30
cycloneive_lcell_comb \procI|opcode_1[3]~feeder (
// Equation(s):
// \procI|opcode_1[3]~feeder_combout  = \procI|opcode_0 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|opcode_0 [3]),
	.cin(gnd),
	.combout(\procI|opcode_1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|opcode_1[3]~feeder .lut_mask = 16'hFF00;
defparam \procI|opcode_1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N31
dffeas \procI|opcode_1[3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|opcode_1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|opcode_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|opcode_1[3] .is_wysiwyg = "true";
defparam \procI|opcode_1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N29
dffeas \procI|opcode_2[3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|opcode_1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|opcode_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|opcode_2[3] .is_wysiwyg = "true";
defparam \procI|opcode_2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N19
dffeas \procI|opcode_0[2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|instruction [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|opcode_0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|opcode_0[2] .is_wysiwyg = "true";
defparam \procI|opcode_0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \procI|opcode_1[2]~feeder (
// Equation(s):
// \procI|opcode_1[2]~feeder_combout  = \procI|opcode_0 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|opcode_0 [2]),
	.cin(gnd),
	.combout(\procI|opcode_1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|opcode_1[2]~feeder .lut_mask = 16'hFF00;
defparam \procI|opcode_1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N17
dffeas \procI|opcode_1[2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|opcode_1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|opcode_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|opcode_1[2] .is_wysiwyg = "true";
defparam \procI|opcode_1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N15
dffeas \procI|opcode_2[2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|opcode_1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|opcode_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|opcode_2[2] .is_wysiwyg = "true";
defparam \procI|opcode_2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \procI|I[3]~7 (
// Equation(s):
// \procI|I[3]~7_combout  = (!\procI|opcode_2 [3] & !\procI|opcode_2 [2])

	.dataa(gnd),
	.datab(\procI|opcode_2 [3]),
	.datac(gnd),
	.datad(\procI|opcode_2 [2]),
	.cin(gnd),
	.combout(\procI|I[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|I[3]~7 .lut_mask = 16'h0033;
defparam \procI|I[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N0
cycloneive_lcell_comb \procI|opcode_0[0]~feeder (
// Equation(s):
// \procI|opcode_0[0]~feeder_combout  = \procI|instruction [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|instruction [10]),
	.cin(gnd),
	.combout(\procI|opcode_0[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|opcode_0[0]~feeder .lut_mask = 16'hFF00;
defparam \procI|opcode_0[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N1
dffeas \procI|opcode_0[0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|opcode_0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|opcode_0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|opcode_0[0] .is_wysiwyg = "true";
defparam \procI|opcode_0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N18
cycloneive_lcell_comb \procI|OF_Stage~0 (
// Equation(s):
// \procI|OF_Stage~0_combout  = (!\procI|opcode_0 [3] & (!\procI|opcode_0 [2] & !\procI|opcode_0 [5]))

	.dataa(\procI|opcode_0 [3]),
	.datab(gnd),
	.datac(\procI|opcode_0 [2]),
	.datad(\procI|opcode_0 [5]),
	.cin(gnd),
	.combout(\procI|OF_Stage~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|OF_Stage~0 .lut_mask = 16'h0005;
defparam \procI|OF_Stage~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N11
dffeas \procI|opcode_0[1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|instruction [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|opcode_0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|opcode_0[1] .is_wysiwyg = "true";
defparam \procI|opcode_0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N24
cycloneive_lcell_comb \procI|OF_Stage~1 (
// Equation(s):
// \procI|OF_Stage~1_combout  = ((\procI|opcode_0 [0] & ((\procI|opcode_0 [1]) # (!\procI|opcode_0 [4]))) # (!\procI|opcode_0 [0] & (!\procI|opcode_0 [4] & \procI|opcode_0 [1]))) # (!\procI|OF_Stage~0_combout )

	.dataa(\procI|opcode_0 [0]),
	.datab(\procI|OF_Stage~0_combout ),
	.datac(\procI|opcode_0 [4]),
	.datad(\procI|opcode_0 [1]),
	.cin(gnd),
	.combout(\procI|OF_Stage~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|OF_Stage~1 .lut_mask = 16'hBF3B;
defparam \procI|OF_Stage~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N28
cycloneive_lcell_comb \procI|register_read_addr_A~3 (
// Equation(s):
// \procI|register_read_addr_A~3_combout  = (\procI|A_reg_0 [4] & \procI|OF_Stage~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\procI|A_reg_0 [4]),
	.datad(\procI|OF_Stage~1_combout ),
	.cin(gnd),
	.combout(\procI|register_read_addr_A~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|register_read_addr_A~3 .lut_mask = 16'hF000;
defparam \procI|register_read_addr_A~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N14
cycloneive_lcell_comb \procI|register_read_addr_A[0]~1 (
// Equation(s):
// \procI|register_read_addr_A[0]~1_combout  = (\procI|opcode_0 [0]) # ((\procI|opcode_0 [1]) # (!\procI|OF_Stage~0_combout ))

	.dataa(\procI|opcode_0 [0]),
	.datab(\procI|OF_Stage~0_combout ),
	.datac(gnd),
	.datad(\procI|opcode_0 [1]),
	.cin(gnd),
	.combout(\procI|register_read_addr_A[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|register_read_addr_A[0]~1 .lut_mask = 16'hFFBB;
defparam \procI|register_read_addr_A[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y24_N29
dffeas \procI|register_read_addr_A[4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|register_read_addr_A~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|register_read_addr_A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_read_addr_A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_read_addr_A[4] .is_wysiwyg = "true";
defparam \procI|register_read_addr_A[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N26
cycloneive_lcell_comb \procI|opcode_1[1]~feeder (
// Equation(s):
// \procI|opcode_1[1]~feeder_combout  = \procI|opcode_0 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|opcode_0 [1]),
	.cin(gnd),
	.combout(\procI|opcode_1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|opcode_1[1]~feeder .lut_mask = 16'hFF00;
defparam \procI|opcode_1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N27
dffeas \procI|opcode_1[1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|opcode_1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|opcode_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|opcode_1[1] .is_wysiwyg = "true";
defparam \procI|opcode_1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N3
dffeas \procI|opcode_2[1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|opcode_1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|opcode_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|opcode_2[1] .is_wysiwyg = "true";
defparam \procI|opcode_2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N26
cycloneive_lcell_comb \procI|I[1]~feeder (
// Equation(s):
// \procI|I[1]~feeder_combout  = \procI|opcode_2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|opcode_2 [1]),
	.cin(gnd),
	.combout(\procI|I[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|I[1]~feeder .lut_mask = 16'hFF00;
defparam \procI|I[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N1
dffeas \procI|opcode_1[0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|opcode_0 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|opcode_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|opcode_1[0] .is_wysiwyg = "true";
defparam \procI|opcode_1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N17
dffeas \procI|opcode_2[0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|opcode_1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|opcode_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|opcode_2[0] .is_wysiwyg = "true";
defparam \procI|opcode_2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N2
cycloneive_lcell_comb \procI|B[7]~4 (
// Equation(s):
// \procI|B[7]~4_combout  = (!\procI|opcode_2 [2] & ((\procI|opcode_2 [4] & (!\procI|opcode_2 [3] & !\procI|opcode_2 [0])) # (!\procI|opcode_2 [4] & (\procI|opcode_2 [3] & \procI|opcode_2 [0]))))

	.dataa(\procI|opcode_2 [4]),
	.datab(\procI|opcode_2 [3]),
	.datac(\procI|opcode_2 [2]),
	.datad(\procI|opcode_2 [0]),
	.cin(gnd),
	.combout(\procI|B[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|B[7]~4 .lut_mask = 16'h0402;
defparam \procI|B[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N24
cycloneive_lcell_comb \procI|B[7]~3 (
// Equation(s):
// \procI|B[7]~3_combout  = (\procI|opcode_2 [4] & (!\procI|opcode_2 [3] & (!\procI|opcode_2 [2] & \procI|opcode_2 [0]))) # (!\procI|opcode_2 [4] & (!\procI|opcode_2 [0] & (\procI|opcode_2 [3] $ (!\procI|opcode_2 [2]))))

	.dataa(\procI|opcode_2 [4]),
	.datab(\procI|opcode_2 [3]),
	.datac(\procI|opcode_2 [2]),
	.datad(\procI|opcode_2 [0]),
	.cin(gnd),
	.combout(\procI|B[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|B[7]~3 .lut_mask = 16'h0241;
defparam \procI|B[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N12
cycloneive_lcell_comb \procI|B[7]~7 (
// Equation(s):
// \procI|B[7]~7_combout  = (\procI|opcode_2 [5]) # ((\procI|opcode_2 [1] & (!\procI|B[7]~4_combout )) # (!\procI|opcode_2 [1] & ((!\procI|B[7]~3_combout ))))

	.dataa(\procI|opcode_2 [1]),
	.datab(\procI|B[7]~4_combout ),
	.datac(\procI|opcode_2 [5]),
	.datad(\procI|B[7]~3_combout ),
	.cin(gnd),
	.combout(\procI|B[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|B[7]~7 .lut_mask = 16'hF2F7;
defparam \procI|B[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N27
dffeas \procI|I[1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|I[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|I [1]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|I[1] .is_wysiwyg = "true";
defparam \procI|I[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N31
dffeas \procI|opcode_3[5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|opcode_2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|opcode_3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|opcode_3[5] .is_wysiwyg = "true";
defparam \procI|opcode_3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N11
dffeas \procI|opcode_3[4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|opcode_2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|opcode_3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|opcode_3[4] .is_wysiwyg = "true";
defparam \procI|opcode_3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N19
dffeas \procI|opcode_3[3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|opcode_2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|opcode_3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|opcode_3[3] .is_wysiwyg = "true";
defparam \procI|opcode_3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N29
dffeas \procI|opcode_3[2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|opcode_2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|opcode_3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|opcode_3[2] .is_wysiwyg = "true";
defparam \procI|opcode_3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N4
cycloneive_lcell_comb \procI|register_write_addr[4]~0 (
// Equation(s):
// \procI|register_write_addr[4]~0_combout  = (!\procI|opcode_3 [4] & (\procI|opcode_3 [3] & \procI|opcode_3 [2]))

	.dataa(\procI|opcode_3 [4]),
	.datab(\procI|opcode_3 [3]),
	.datac(gnd),
	.datad(\procI|opcode_3 [2]),
	.cin(gnd),
	.combout(\procI|register_write_addr[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|register_write_addr[4]~0 .lut_mask = 16'h4400;
defparam \procI|register_write_addr[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N17
dffeas \procI|opcode_3[1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|opcode_2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|opcode_3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|opcode_3[1] .is_wysiwyg = "true";
defparam \procI|opcode_3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N15
dffeas \procI|opcode_3[0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|opcode_2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|opcode_3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|opcode_3[0] .is_wysiwyg = "true";
defparam \procI|opcode_3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N16
cycloneive_lcell_comb \procI|register_data_in[2]~2 (
// Equation(s):
// \procI|register_data_in[2]~2_combout  = (\procI|opcode_3 [5]) # (((\procI|opcode_3 [1]) # (\procI|opcode_3 [0])) # (!\procI|register_write_addr[4]~0_combout ))

	.dataa(\procI|opcode_3 [5]),
	.datab(\procI|register_write_addr[4]~0_combout ),
	.datac(\procI|opcode_3 [1]),
	.datad(\procI|opcode_3 [0]),
	.cin(gnd),
	.combout(\procI|register_data_in[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|register_data_in[2]~2 .lut_mask = 16'hFFFB;
defparam \procI|register_data_in[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N0
cycloneive_lcell_comb \procI|I[31]~feeder (
// Equation(s):
// \procI|I[31]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|I[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|I[31]~feeder .lut_mask = 16'hFFFF;
defparam \procI|I[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N14
cycloneive_lcell_comb \procI|I[0]~4 (
// Equation(s):
// \procI|I[0]~4_combout  = (!\procI|opcode_2 [3] & (!\procI|opcode_2 [2] & (\procI|opcode_2 [0] $ (\procI|opcode_2 [1]))))

	.dataa(\procI|opcode_2 [3]),
	.datab(\procI|opcode_2 [0]),
	.datac(\procI|opcode_2 [2]),
	.datad(\procI|opcode_2 [1]),
	.cin(gnd),
	.combout(\procI|I[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|I[0]~4 .lut_mask = 16'h0104;
defparam \procI|I[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N16
cycloneive_lcell_comb \procI|I[0]~3 (
// Equation(s):
// \procI|I[0]~3_combout  = (\procI|opcode_2 [0] & (\procI|opcode_2 [3] & (!\procI|opcode_2 [2] & \procI|opcode_2 [1]))) # (!\procI|opcode_2 [0] & (!\procI|opcode_2 [1] & (\procI|opcode_2 [3] $ (!\procI|opcode_2 [2]))))

	.dataa(\procI|opcode_2 [3]),
	.datab(\procI|opcode_2 [2]),
	.datac(\procI|opcode_2 [0]),
	.datad(\procI|opcode_2 [1]),
	.cin(gnd),
	.combout(\procI|I[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|I[0]~3 .lut_mask = 16'h2009;
defparam \procI|I[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N30
cycloneive_lcell_comb \procI|I[0]~8 (
// Equation(s):
// \procI|I[0]~8_combout  = (\procI|opcode_2 [5]) # ((\procI|opcode_2 [4] & (!\procI|I[0]~4_combout )) # (!\procI|opcode_2 [4] & ((!\procI|I[0]~3_combout ))))

	.dataa(\procI|opcode_2 [5]),
	.datab(\procI|I[0]~4_combout ),
	.datac(\procI|opcode_2 [4]),
	.datad(\procI|I[0]~3_combout ),
	.cin(gnd),
	.combout(\procI|I[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|I[0]~8 .lut_mask = 16'hBABF;
defparam \procI|I[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N1
dffeas \procI|I[31] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|I[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|I[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|I [31]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|I[31] .is_wysiwyg = "true";
defparam \procI|I[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N29
dffeas \procI|I[3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|opcode_2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|I [3]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|I[3] .is_wysiwyg = "true";
defparam \procI|I[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N23
dffeas \procI|I[4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|opcode_2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|I [4]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|I[4] .is_wysiwyg = "true";
defparam \procI|I[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N1
dffeas \procI|I[5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|opcode_2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|I [5]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|I[5] .is_wysiwyg = "true";
defparam \procI|I[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N22
cycloneive_lcell_comb \procI|register_carryout_in~0 (
// Equation(s):
// \procI|register_carryout_in~0_combout  = (\procI|I [31] & (!\procI|I [3] & (!\procI|I [4] & !\procI|I [5])))

	.dataa(\procI|I [31]),
	.datab(\procI|I [3]),
	.datac(\procI|I [4]),
	.datad(\procI|I [5]),
	.cin(gnd),
	.combout(\procI|register_carryout_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|register_carryout_in~0 .lut_mask = 16'h0002;
defparam \procI|register_carryout_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneive_lcell_comb \procI|register_data_in[5]~4 (
// Equation(s):
// \procI|register_data_in[5]~4_combout  = (\procI|I [1]) # ((!\procI|register_carryout_in~0_combout ) # (!\procI|register_data_in[2]~2_combout ))

	.dataa(\procI|I [1]),
	.datab(\procI|register_data_in[2]~2_combout ),
	.datac(gnd),
	.datad(\procI|register_carryout_in~0_combout ),
	.cin(gnd),
	.combout(\procI|register_data_in[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|register_data_in[5]~4 .lut_mask = 16'hBBFF;
defparam \procI|register_data_in[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N13
dffeas \procI|A[14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_A [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A [14]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A[14] .is_wysiwyg = "true";
defparam \procI|A[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N4
cycloneive_lcell_comb \procI|B_reg_0[0]~feeder (
// Equation(s):
// \procI|B_reg_0[0]~feeder_combout  = \procI|instruction [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|instruction [0]),
	.cin(gnd),
	.combout(\procI|B_reg_0[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|B_reg_0[0]~feeder .lut_mask = 16'hFF00;
defparam \procI|B_reg_0[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N5
dffeas \procI|B_reg_0[0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|B_reg_0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B_reg_0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B_reg_0[0] .is_wysiwyg = "true";
defparam \procI|B_reg_0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N10
cycloneive_lcell_comb \procI|register_read_addr_B[0]~feeder (
// Equation(s):
// \procI|register_read_addr_B[0]~feeder_combout  = \procI|B_reg_0 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|B_reg_0 [0]),
	.cin(gnd),
	.combout(\procI|register_read_addr_B[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|register_read_addr_B[0]~feeder .lut_mask = 16'hFF00;
defparam \procI|register_read_addr_B[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N11
dffeas \procI|register_read_addr_B[0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|register_read_addr_B[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|OF_Stage~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_read_addr_B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_read_addr_B[0] .is_wysiwyg = "true";
defparam \procI|register_read_addr_B[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N6
cycloneive_lcell_comb \procI|B_reg_0[1]~feeder (
// Equation(s):
// \procI|B_reg_0[1]~feeder_combout  = \procI|instruction [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\procI|instruction [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|B_reg_0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|B_reg_0[1]~feeder .lut_mask = 16'hF0F0;
defparam \procI|B_reg_0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N7
dffeas \procI|B_reg_0[1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|B_reg_0[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B_reg_0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B_reg_0[1] .is_wysiwyg = "true";
defparam \procI|B_reg_0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N13
dffeas \procI|register_read_addr_B[1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|B_reg_0 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|OF_Stage~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_read_addr_B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_read_addr_B[1] .is_wysiwyg = "true";
defparam \procI|register_read_addr_B[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N24
cycloneive_lcell_comb \procI|A_reg_3[4]~feeder (
// Equation(s):
// \procI|A_reg_3[4]~feeder_combout  = \procI|A_reg_2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|A_reg_2 [4]),
	.cin(gnd),
	.combout(\procI|A_reg_3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|A_reg_3[4]~feeder .lut_mask = 16'hFF00;
defparam \procI|A_reg_3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N25
dffeas \procI|A_reg_3[4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|A_reg_3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A_reg_3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A_reg_3[4] .is_wysiwyg = "true";
defparam \procI|A_reg_3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N8
cycloneive_lcell_comb \procI|register_write_addr[4]~3 (
// Equation(s):
// \procI|register_write_addr[4]~3_combout  = (\procI|opcode_3 [5]) # (((!\procI|opcode_3 [0]) # (!\procI|opcode_3 [1])) # (!\procI|register_write_addr[4]~0_combout ))

	.dataa(\procI|opcode_3 [5]),
	.datab(\procI|register_write_addr[4]~0_combout ),
	.datac(\procI|opcode_3 [1]),
	.datad(\procI|opcode_3 [0]),
	.cin(gnd),
	.combout(\procI|register_write_addr[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|register_write_addr[4]~3 .lut_mask = 16'hBFFF;
defparam \procI|register_write_addr[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N22
cycloneive_lcell_comb \procI|Mux122~0 (
// Equation(s):
// \procI|Mux122~0_combout  = (\procI|A_reg_3 [4] & \procI|register_write_addr[4]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\procI|A_reg_3 [4]),
	.datad(\procI|register_write_addr[4]~3_combout ),
	.cin(gnd),
	.combout(\procI|Mux122~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux122~0 .lut_mask = 16'hF000;
defparam \procI|Mux122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N0
cycloneive_lcell_comb \procI|register_write_addr[4]~1 (
// Equation(s):
// \procI|register_write_addr[4]~1_combout  = (\procI|opcode_3 [4] & (!\procI|opcode_3 [3] & ((!\procI|opcode_3 [0]) # (!\procI|opcode_3 [1])))) # (!\procI|opcode_3 [4] & ((\procI|opcode_3 [3] & (\procI|opcode_3 [1] & \procI|opcode_3 [0])) # 
// (!\procI|opcode_3 [3] & (!\procI|opcode_3 [1] & !\procI|opcode_3 [0]))))

	.dataa(\procI|opcode_3 [4]),
	.datab(\procI|opcode_3 [3]),
	.datac(\procI|opcode_3 [1]),
	.datad(\procI|opcode_3 [0]),
	.cin(gnd),
	.combout(\procI|register_write_addr[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|register_write_addr[4]~1 .lut_mask = 16'h4223;
defparam \procI|register_write_addr[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N20
cycloneive_lcell_comb \procI|register_write_addr[4]~2 (
// Equation(s):
// \procI|register_write_addr[4]~2_combout  = ((\procI|opcode_3 [5]) # (\procI|opcode_3 [2])) # (!\procI|register_write_addr[4]~1_combout )

	.dataa(gnd),
	.datab(\procI|register_write_addr[4]~1_combout ),
	.datac(\procI|opcode_3 [5]),
	.datad(\procI|opcode_3 [2]),
	.cin(gnd),
	.combout(\procI|register_write_addr[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|register_write_addr[4]~2 .lut_mask = 16'hFFF3;
defparam \procI|register_write_addr[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N23
dffeas \procI|register_write_addr[4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux122~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|register_write_addr[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_write_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_write_addr[4] .is_wysiwyg = "true";
defparam \procI|register_write_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N0
cycloneive_lcell_comb \procI|A_reg_0[1]~feeder (
// Equation(s):
// \procI|A_reg_0[1]~feeder_combout  = \procI|instruction [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|instruction [6]),
	.cin(gnd),
	.combout(\procI|A_reg_0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|A_reg_0[1]~feeder .lut_mask = 16'hFF00;
defparam \procI|A_reg_0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N1
dffeas \procI|A_reg_0[1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|A_reg_0[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A_reg_0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A_reg_0[1] .is_wysiwyg = "true";
defparam \procI|A_reg_0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneive_lcell_comb \procI|A_reg_1[1]~feeder (
// Equation(s):
// \procI|A_reg_1[1]~feeder_combout  = \procI|A_reg_0 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|A_reg_0 [1]),
	.cin(gnd),
	.combout(\procI|A_reg_1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|A_reg_1[1]~feeder .lut_mask = 16'hFF00;
defparam \procI|A_reg_1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N11
dffeas \procI|A_reg_1[1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|A_reg_1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A_reg_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A_reg_1[1] .is_wysiwyg = "true";
defparam \procI|A_reg_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneive_lcell_comb \procI|A_reg_2[1]~feeder (
// Equation(s):
// \procI|A_reg_2[1]~feeder_combout  = \procI|A_reg_1 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|A_reg_1 [1]),
	.cin(gnd),
	.combout(\procI|A_reg_2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|A_reg_2[1]~feeder .lut_mask = 16'hFF00;
defparam \procI|A_reg_2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N1
dffeas \procI|A_reg_2[1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|A_reg_2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A_reg_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A_reg_2[1] .is_wysiwyg = "true";
defparam \procI|A_reg_2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneive_lcell_comb \procI|A_reg_3[1]~feeder (
// Equation(s):
// \procI|A_reg_3[1]~feeder_combout  = \procI|A_reg_2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|A_reg_2 [1]),
	.cin(gnd),
	.combout(\procI|A_reg_3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|A_reg_3[1]~feeder .lut_mask = 16'hFF00;
defparam \procI|A_reg_3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N19
dffeas \procI|A_reg_3[1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|A_reg_3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A_reg_3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A_reg_3[1] .is_wysiwyg = "true";
defparam \procI|A_reg_3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneive_lcell_comb \procI|Mux125~0 (
// Equation(s):
// \procI|Mux125~0_combout  = (\procI|register_write_addr[4]~3_combout  & \procI|A_reg_3 [1])

	.dataa(\procI|register_write_addr[4]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|A_reg_3 [1]),
	.cin(gnd),
	.combout(\procI|Mux125~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux125~0 .lut_mask = 16'hAA00;
defparam \procI|Mux125~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N23
dffeas \procI|register_write_addr[1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux125~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|register_write_addr[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_write_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_write_addr[1] .is_wysiwyg = "true";
defparam \procI|register_write_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N2
cycloneive_lcell_comb \procI|A_reg_0[2]~feeder (
// Equation(s):
// \procI|A_reg_0[2]~feeder_combout  = \procI|instruction [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|instruction [7]),
	.cin(gnd),
	.combout(\procI|A_reg_0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|A_reg_0[2]~feeder .lut_mask = 16'hFF00;
defparam \procI|A_reg_0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N3
dffeas \procI|A_reg_0[2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|A_reg_0[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A_reg_0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A_reg_0[2] .is_wysiwyg = "true";
defparam \procI|A_reg_0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N18
cycloneive_lcell_comb \procI|A_reg_1[2]~feeder (
// Equation(s):
// \procI|A_reg_1[2]~feeder_combout  = \procI|A_reg_0 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|A_reg_0 [2]),
	.cin(gnd),
	.combout(\procI|A_reg_1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|A_reg_1[2]~feeder .lut_mask = 16'hFF00;
defparam \procI|A_reg_1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y24_N19
dffeas \procI|A_reg_1[2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|A_reg_1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A_reg_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A_reg_1[2] .is_wysiwyg = "true";
defparam \procI|A_reg_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N24
cycloneive_lcell_comb \procI|A_reg_2[2]~feeder (
// Equation(s):
// \procI|A_reg_2[2]~feeder_combout  = \procI|A_reg_1 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|A_reg_1 [2]),
	.cin(gnd),
	.combout(\procI|A_reg_2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|A_reg_2[2]~feeder .lut_mask = 16'hFF00;
defparam \procI|A_reg_2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y24_N25
dffeas \procI|A_reg_2[2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|A_reg_2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A_reg_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A_reg_2[2] .is_wysiwyg = "true";
defparam \procI|A_reg_2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N26
cycloneive_lcell_comb \procI|A_reg_3[2]~feeder (
// Equation(s):
// \procI|A_reg_3[2]~feeder_combout  = \procI|A_reg_2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|A_reg_2 [2]),
	.cin(gnd),
	.combout(\procI|A_reg_3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|A_reg_3[2]~feeder .lut_mask = 16'hFF00;
defparam \procI|A_reg_3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N27
dffeas \procI|A_reg_3[2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|A_reg_3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A_reg_3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A_reg_3[2] .is_wysiwyg = "true";
defparam \procI|A_reg_3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneive_lcell_comb \procI|Mux124~0 (
// Equation(s):
// \procI|Mux124~0_combout  = (\procI|A_reg_3 [2] & \procI|register_write_addr[4]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\procI|A_reg_3 [2]),
	.datad(\procI|register_write_addr[4]~3_combout ),
	.cin(gnd),
	.combout(\procI|Mux124~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux124~0 .lut_mask = 16'hF000;
defparam \procI|Mux124~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N9
dffeas \procI|register_write_addr[2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux124~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|register_write_addr[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_write_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_write_addr[2] .is_wysiwyg = "true";
defparam \procI|register_write_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N16
cycloneive_lcell_comb \procI|A_reg_0[0]~feeder (
// Equation(s):
// \procI|A_reg_0[0]~feeder_combout  = \procI|instruction [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|instruction [5]),
	.cin(gnd),
	.combout(\procI|A_reg_0[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|A_reg_0[0]~feeder .lut_mask = 16'hFF00;
defparam \procI|A_reg_0[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y24_N17
dffeas \procI|A_reg_0[0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|A_reg_0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A_reg_0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A_reg_0[0] .is_wysiwyg = "true";
defparam \procI|A_reg_0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N20
cycloneive_lcell_comb \procI|A_reg_1[0]~feeder (
// Equation(s):
// \procI|A_reg_1[0]~feeder_combout  = \procI|A_reg_0 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|A_reg_0 [0]),
	.cin(gnd),
	.combout(\procI|A_reg_1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|A_reg_1[0]~feeder .lut_mask = 16'hFF00;
defparam \procI|A_reg_1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y24_N21
dffeas \procI|A_reg_1[0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|A_reg_1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A_reg_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A_reg_1[0] .is_wysiwyg = "true";
defparam \procI|A_reg_1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N15
dffeas \procI|A_reg_2[0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|A_reg_1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A_reg_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A_reg_2[0] .is_wysiwyg = "true";
defparam \procI|A_reg_2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N25
dffeas \procI|A_reg_3[0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|A_reg_2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A_reg_3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A_reg_3[0] .is_wysiwyg = "true";
defparam \procI|A_reg_3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneive_lcell_comb \procI|Mux126~0 (
// Equation(s):
// \procI|Mux126~0_combout  = (\procI|register_write_addr[4]~3_combout  & \procI|A_reg_3 [0])

	.dataa(\procI|register_write_addr[4]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|A_reg_3 [0]),
	.cin(gnd),
	.combout(\procI|Mux126~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux126~0 .lut_mask = 16'hAA00;
defparam \procI|Mux126~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N29
dffeas \procI|register_write_addr[0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux126~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|register_write_addr[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_write_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_write_addr[0] .is_wysiwyg = "true";
defparam \procI|register_write_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N12
cycloneive_lcell_comb \procI|A_reg_0[3]~feeder (
// Equation(s):
// \procI|A_reg_0[3]~feeder_combout  = \procI|instruction [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|instruction [8]),
	.cin(gnd),
	.combout(\procI|A_reg_0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|A_reg_0[3]~feeder .lut_mask = 16'hFF00;
defparam \procI|A_reg_0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y24_N13
dffeas \procI|A_reg_0[3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|A_reg_0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A_reg_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A_reg_0[3] .is_wysiwyg = "true";
defparam \procI|A_reg_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N22
cycloneive_lcell_comb \procI|A_reg_1[3]~feeder (
// Equation(s):
// \procI|A_reg_1[3]~feeder_combout  = \procI|A_reg_0 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|A_reg_0 [3]),
	.cin(gnd),
	.combout(\procI|A_reg_1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|A_reg_1[3]~feeder .lut_mask = 16'hFF00;
defparam \procI|A_reg_1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y24_N23
dffeas \procI|A_reg_1[3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|A_reg_1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A_reg_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A_reg_1[3] .is_wysiwyg = "true";
defparam \procI|A_reg_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N16
cycloneive_lcell_comb \procI|A_reg_2[3]~feeder (
// Equation(s):
// \procI|A_reg_2[3]~feeder_combout  = \procI|A_reg_1 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|A_reg_1 [3]),
	.cin(gnd),
	.combout(\procI|A_reg_2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|A_reg_2[3]~feeder .lut_mask = 16'hFF00;
defparam \procI|A_reg_2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N17
dffeas \procI|A_reg_2[3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|A_reg_2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A_reg_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A_reg_2[3] .is_wysiwyg = "true";
defparam \procI|A_reg_2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N21
dffeas \procI|A_reg_3[3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|A_reg_2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A_reg_3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A_reg_3[3] .is_wysiwyg = "true";
defparam \procI|A_reg_3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneive_lcell_comb \procI|Mux123~0 (
// Equation(s):
// \procI|Mux123~0_combout  = (\procI|register_write_addr[4]~3_combout  & \procI|A_reg_3 [3])

	.dataa(\procI|register_write_addr[4]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|A_reg_3 [3]),
	.cin(gnd),
	.combout(\procI|Mux123~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux123~0 .lut_mask = 16'hAA00;
defparam \procI|Mux123~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N27
dffeas \procI|register_write_addr[3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux123~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|register_write_addr[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_write_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_write_addr[3] .is_wysiwyg = "true";
defparam \procI|register_write_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N2
cycloneive_lcell_comb \procI|U2|Decoder0~13 (
// Equation(s):
// \procI|U2|Decoder0~13_combout  = (!\procI|register_write_addr [1] & (!\procI|register_write_addr [2] & (!\procI|register_write_addr [0] & !\procI|register_write_addr [3])))

	.dataa(\procI|register_write_addr [1]),
	.datab(\procI|register_write_addr [2]),
	.datac(\procI|register_write_addr [0]),
	.datad(\procI|register_write_addr [3]),
	.cin(gnd),
	.combout(\procI|U2|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Decoder0~13 .lut_mask = 16'h0001;
defparam \procI|U2|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N4
cycloneive_lcell_comb \procI|U2|registers[0][3]~15 (
// Equation(s):
// \procI|U2|registers[0][3]~15_combout  = (\rstN~q ) # ((!\procI|register_write_addr [4] & \procI|U2|Decoder0~13_combout ))

	.dataa(gnd),
	.datab(\procI|register_write_addr [4]),
	.datac(\rstN~q ),
	.datad(\procI|U2|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\procI|U2|registers[0][3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[0][3]~15 .lut_mask = 16'hF3F0;
defparam \procI|U2|registers[0][3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N11
dffeas \procI|U2|registers[0][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[0][3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[0][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N0
cycloneive_lcell_comb \procI|U2|Decoder0~12 (
// Equation(s):
// \procI|U2|Decoder0~12_combout  = (!\procI|register_write_addr [1] & (!\procI|register_write_addr [2] & (\procI|register_write_addr [0] & !\procI|register_write_addr [3])))

	.dataa(\procI|register_write_addr [1]),
	.datab(\procI|register_write_addr [2]),
	.datac(\procI|register_write_addr [0]),
	.datad(\procI|register_write_addr [3]),
	.cin(gnd),
	.combout(\procI|U2|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Decoder0~12 .lut_mask = 16'h0010;
defparam \procI|U2|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N10
cycloneive_lcell_comb \procI|U2|registers[1][14]~14 (
// Equation(s):
// \procI|U2|registers[1][14]~14_combout  = (\rstN~q ) # ((\procI|U2|Decoder0~12_combout  & !\procI|register_write_addr [4]))

	.dataa(\procI|U2|Decoder0~12_combout ),
	.datab(\procI|register_write_addr [4]),
	.datac(\rstN~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|U2|registers[1][14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[1][14]~14 .lut_mask = 16'hF2F2;
defparam \procI|U2|registers[1][14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N25
dffeas \procI|U2|registers[1][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[1][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[1][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N10
cycloneive_lcell_comb \procI|U2|Mux17~6 (
// Equation(s):
// \procI|U2|Mux17~6_combout  = (\procI|register_read_addr_B [0] & ((\procI|register_read_addr_B [1]) # ((\procI|U2|registers[1][14]~q )))) # (!\procI|register_read_addr_B [0] & (!\procI|register_read_addr_B [1] & (\procI|U2|registers[0][14]~q )))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[0][14]~q ),
	.datad(\procI|U2|registers[1][14]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux17~6 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N4
cycloneive_lcell_comb \procI|U2|Decoder0~14 (
// Equation(s):
// \procI|U2|Decoder0~14_combout  = (\procI|register_write_addr [1] & (!\procI|register_write_addr [2] & (\procI|register_write_addr [0] & !\procI|register_write_addr [3])))

	.dataa(\procI|register_write_addr [1]),
	.datab(\procI|register_write_addr [2]),
	.datac(\procI|register_write_addr [0]),
	.datad(\procI|register_write_addr [3]),
	.cin(gnd),
	.combout(\procI|U2|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Decoder0~14 .lut_mask = 16'h0020;
defparam \procI|U2|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N6
cycloneive_lcell_comb \procI|U2|registers[3][13]~16 (
// Equation(s):
// \procI|U2|registers[3][13]~16_combout  = (\rstN~q ) # ((!\procI|register_write_addr [4] & \procI|U2|Decoder0~14_combout ))

	.dataa(gnd),
	.datab(\procI|register_write_addr [4]),
	.datac(\rstN~q ),
	.datad(\procI|U2|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\procI|U2|registers[3][13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[3][13]~16 .lut_mask = 16'hF3F0;
defparam \procI|U2|registers[3][13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N27
dffeas \procI|U2|registers[3][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[3][13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[3][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N22
cycloneive_lcell_comb \procI|U2|Decoder0~11 (
// Equation(s):
// \procI|U2|Decoder0~11_combout  = (\procI|register_write_addr [1] & (!\procI|register_write_addr [2] & (!\procI|register_write_addr [0] & !\procI|register_write_addr [3])))

	.dataa(\procI|register_write_addr [1]),
	.datab(\procI|register_write_addr [2]),
	.datac(\procI|register_write_addr [0]),
	.datad(\procI|register_write_addr [3]),
	.cin(gnd),
	.combout(\procI|U2|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Decoder0~11 .lut_mask = 16'h0002;
defparam \procI|U2|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
cycloneive_lcell_comb \procI|U2|registers[2][13]~13 (
// Equation(s):
// \procI|U2|registers[2][13]~13_combout  = (\rstN~q ) # ((!\procI|register_write_addr [4] & \procI|U2|Decoder0~11_combout ))

	.dataa(\rstN~q ),
	.datab(gnd),
	.datac(\procI|register_write_addr [4]),
	.datad(\procI|U2|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\procI|U2|registers[2][13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[2][13]~13 .lut_mask = 16'hAFAA;
defparam \procI|U2|registers[2][13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N25
dffeas \procI|U2|registers[2][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[2][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[2][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneive_lcell_comb \procI|U2|Mux17~7 (
// Equation(s):
// \procI|U2|Mux17~7_combout  = (\procI|U2|Mux17~6_combout  & (((\procI|U2|registers[3][14]~q )) # (!\procI|register_read_addr_B [1]))) # (!\procI|U2|Mux17~6_combout  & (\procI|register_read_addr_B [1] & ((\procI|U2|registers[2][14]~q ))))

	.dataa(\procI|U2|Mux17~6_combout ),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[3][14]~q ),
	.datad(\procI|U2|registers[2][14]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux17~7 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N4
cycloneive_lcell_comb \procI|B_reg_0[4]~feeder (
// Equation(s):
// \procI|B_reg_0[4]~feeder_combout  = \procI|instruction [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|instruction [4]),
	.cin(gnd),
	.combout(\procI|B_reg_0[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|B_reg_0[4]~feeder .lut_mask = 16'hFF00;
defparam \procI|B_reg_0[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N5
dffeas \procI|B_reg_0[4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|B_reg_0[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B_reg_0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B_reg_0[4] .is_wysiwyg = "true";
defparam \procI|B_reg_0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N30
cycloneive_lcell_comb \procI|register_read_addr_B[4]~feeder (
// Equation(s):
// \procI|register_read_addr_B[4]~feeder_combout  = \procI|B_reg_0 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|B_reg_0 [4]),
	.cin(gnd),
	.combout(\procI|register_read_addr_B[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|register_read_addr_B[4]~feeder .lut_mask = 16'hFF00;
defparam \procI|register_read_addr_B[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N31
dffeas \procI|register_read_addr_B[4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|register_read_addr_B[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|OF_Stage~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_read_addr_B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_read_addr_B[4] .is_wysiwyg = "true";
defparam \procI|register_read_addr_B[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N28
cycloneive_lcell_comb \procI|B_reg_0[3]~feeder (
// Equation(s):
// \procI|B_reg_0[3]~feeder_combout  = \procI|instruction [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\procI|instruction [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|B_reg_0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|B_reg_0[3]~feeder .lut_mask = 16'hF0F0;
defparam \procI|B_reg_0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N29
dffeas \procI|B_reg_0[3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|B_reg_0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B_reg_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B_reg_0[3] .is_wysiwyg = "true";
defparam \procI|B_reg_0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N3
dffeas \procI|register_read_addr_B[3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|B_reg_0 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|OF_Stage~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_read_addr_B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_read_addr_B[3] .is_wysiwyg = "true";
defparam \procI|register_read_addr_B[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N18
cycloneive_lcell_comb \procI|B_reg_0[2]~feeder (
// Equation(s):
// \procI|B_reg_0[2]~feeder_combout  = \procI|instruction [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|instruction [2]),
	.cin(gnd),
	.combout(\procI|B_reg_0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|B_reg_0[2]~feeder .lut_mask = 16'hFF00;
defparam \procI|B_reg_0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N19
dffeas \procI|B_reg_0[2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|B_reg_0[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B_reg_0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B_reg_0[2] .is_wysiwyg = "true";
defparam \procI|B_reg_0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N17
dffeas \procI|register_read_addr_B[2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|B_reg_0 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|OF_Stage~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_read_addr_B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_read_addr_B[2] .is_wysiwyg = "true";
defparam \procI|register_read_addr_B[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneive_lcell_comb \procI|U2|data_out_B[5]~0 (
// Equation(s):
// \procI|U2|data_out_B[5]~0_combout  = (\procI|register_read_addr_B [4]) # ((!\procI|register_read_addr_B [3] & \procI|register_read_addr_B [2]))

	.dataa(\procI|register_read_addr_B [4]),
	.datab(gnd),
	.datac(\procI|register_read_addr_B [3]),
	.datad(\procI|register_read_addr_B [2]),
	.cin(gnd),
	.combout(\procI|U2|data_out_B[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|data_out_B[5]~0 .lut_mask = 16'hAFAA;
defparam \procI|U2|data_out_B[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N30
cycloneive_lcell_comb \procI|U2|data_out_B[5]~1 (
// Equation(s):
// \procI|U2|data_out_B[5]~1_combout  = (\procI|register_read_addr_B [1]) # (!\procI|register_read_addr_B [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\procI|register_read_addr_B [1]),
	.datad(\procI|register_read_addr_B [2]),
	.cin(gnd),
	.combout(\procI|U2|data_out_B[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|data_out_B[5]~1 .lut_mask = 16'hF0FF;
defparam \procI|U2|data_out_B[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N4
cycloneive_lcell_comb \procI|U2|data_out_B[5]~2 (
// Equation(s):
// \procI|U2|data_out_B[5]~2_combout  = (\procI|register_read_addr_B [2] & ((\procI|register_read_addr_B [1]) # (\procI|register_read_addr_B [0])))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(gnd),
	.datac(\procI|register_read_addr_B [0]),
	.datad(\procI|register_read_addr_B [2]),
	.cin(gnd),
	.combout(\procI|U2|data_out_B[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|data_out_B[5]~2 .lut_mask = 16'hFA00;
defparam \procI|U2|data_out_B[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N8
cycloneive_lcell_comb \procI|U2|Decoder0~8 (
// Equation(s):
// \procI|U2|Decoder0~8_combout  = (!\procI|register_write_addr [1] & (\procI|register_write_addr [2] & (\procI|register_write_addr [0] & \procI|register_write_addr [3])))

	.dataa(\procI|register_write_addr [1]),
	.datab(\procI|register_write_addr [2]),
	.datac(\procI|register_write_addr [0]),
	.datad(\procI|register_write_addr [3]),
	.cin(gnd),
	.combout(\procI|U2|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Decoder0~8 .lut_mask = 16'h4000;
defparam \procI|U2|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N16
cycloneive_lcell_comb \procI|U2|registers[13][11]~9 (
// Equation(s):
// \procI|U2|registers[13][11]~9_combout  = (\rstN~q ) # ((\procI|U2|Decoder0~8_combout  & !\procI|register_write_addr [4]))

	.dataa(\rstN~q ),
	.datab(\procI|U2|Decoder0~8_combout ),
	.datac(\procI|register_write_addr [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|U2|registers[13][11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[13][11]~9 .lut_mask = 16'hAEAE;
defparam \procI|U2|registers[13][11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N1
dffeas \procI|U2|registers[13][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[13][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[13][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[13][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N18
cycloneive_lcell_comb \procI|U2|Decoder0~9 (
// Equation(s):
// \procI|U2|Decoder0~9_combout  = (!\procI|register_write_addr [1] & (\procI|register_write_addr [2] & (!\procI|register_write_addr [0] & \procI|register_write_addr [3])))

	.dataa(\procI|register_write_addr [1]),
	.datab(\procI|register_write_addr [2]),
	.datac(\procI|register_write_addr [0]),
	.datad(\procI|register_write_addr [3]),
	.cin(gnd),
	.combout(\procI|U2|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Decoder0~9 .lut_mask = 16'h0400;
defparam \procI|U2|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N8
cycloneive_lcell_comb \procI|U2|registers[12][10]~10 (
// Equation(s):
// \procI|U2|registers[12][10]~10_combout  = (\rstN~q ) # ((!\procI|register_write_addr [4] & \procI|U2|Decoder0~9_combout ))

	.dataa(gnd),
	.datab(\procI|register_write_addr [4]),
	.datac(\rstN~q ),
	.datad(\procI|U2|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\procI|U2|registers[12][10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[12][10]~10 .lut_mask = 16'hF3F0;
defparam \procI|U2|registers[12][10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N19
dffeas \procI|U2|registers[12][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[12][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[12][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[12][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N18
cycloneive_lcell_comb \procI|U2|Mux17~4 (
// Equation(s):
// \procI|U2|Mux17~4_combout  = (\procI|U2|data_out_B[5]~2_combout  & ((\procI|U2|registers[13][14]~q ) # ((\procI|U2|data_out_B[5]~1_combout )))) # (!\procI|U2|data_out_B[5]~2_combout  & (((\procI|U2|registers[12][14]~q  & !\procI|U2|data_out_B[5]~1_combout 
// ))))

	.dataa(\procI|U2|data_out_B[5]~2_combout ),
	.datab(\procI|U2|registers[13][14]~q ),
	.datac(\procI|U2|registers[12][14]~q ),
	.datad(\procI|U2|data_out_B[5]~1_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux17~4 .lut_mask = 16'hAAD8;
defparam \procI|U2|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N8
cycloneive_lcell_comb \procI|U2|registers~11 (
// Equation(s):
// \procI|U2|registers~11_combout  = (\rstN~q ) # (\procI|register_data_in [14])

	.dataa(\rstN~q ),
	.datab(gnd),
	.datac(\procI|register_data_in [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|U2|registers~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~11 .lut_mask = 16'hFAFA;
defparam \procI|U2|registers~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
cycloneive_lcell_comb \procI|U2|Decoder0~10 (
// Equation(s):
// \procI|U2|Decoder0~10_combout  = (\procI|register_write_addr [1] & (\procI|register_write_addr [2] & (\procI|register_write_addr [0] & \procI|register_write_addr [3])))

	.dataa(\procI|register_write_addr [1]),
	.datab(\procI|register_write_addr [2]),
	.datac(\procI|register_write_addr [0]),
	.datad(\procI|register_write_addr [3]),
	.cin(gnd),
	.combout(\procI|U2|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Decoder0~10 .lut_mask = 16'h8000;
defparam \procI|U2|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N26
cycloneive_lcell_comb \procI|U2|registers[15][14]~12 (
// Equation(s):
// \procI|U2|registers[15][14]~12_combout  = (\rstN~q ) # ((!\procI|register_write_addr [4] & \procI|U2|Decoder0~10_combout ))

	.dataa(\procI|register_write_addr [4]),
	.datab(\procI|U2|Decoder0~10_combout ),
	.datac(\rstN~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|U2|registers[15][14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[15][14]~12 .lut_mask = 16'hF4F4;
defparam \procI|U2|registers[15][14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N9
dffeas \procI|U2|registers[15][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[15][14]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[15][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[15][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N28
cycloneive_lcell_comb \procI|U2|Decoder0~6 (
// Equation(s):
// \procI|U2|Decoder0~6_combout  = (!\procI|register_write_addr [1] & (!\procI|register_write_addr [2] & (!\procI|register_write_addr [0] & \procI|register_write_addr [3])))

	.dataa(\procI|register_write_addr [1]),
	.datab(\procI|register_write_addr [2]),
	.datac(\procI|register_write_addr [0]),
	.datad(\procI|register_write_addr [3]),
	.cin(gnd),
	.combout(\procI|U2|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Decoder0~6 .lut_mask = 16'h0100;
defparam \procI|U2|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N14
cycloneive_lcell_comb \procI|U2|registers[8][6]~7 (
// Equation(s):
// \procI|U2|registers[8][6]~7_combout  = (\rstN~q ) # ((!\procI|register_write_addr [4] & \procI|U2|Decoder0~6_combout ))

	.dataa(gnd),
	.datab(\procI|register_write_addr [4]),
	.datac(\rstN~q ),
	.datad(\procI|U2|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\procI|U2|registers[8][6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[8][6]~7 .lut_mask = 16'hF3F0;
defparam \procI|U2|registers[8][6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N27
dffeas \procI|U2|registers[8][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[8][6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[8][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[8][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N26
cycloneive_lcell_comb \procI|U2|Decoder0~5 (
// Equation(s):
// \procI|U2|Decoder0~5_combout  = (\procI|register_write_addr [1] & (!\procI|register_write_addr [2] & (!\procI|register_write_addr [0] & \procI|register_write_addr [3])))

	.dataa(\procI|register_write_addr [1]),
	.datab(\procI|register_write_addr [2]),
	.datac(\procI|register_write_addr [0]),
	.datad(\procI|register_write_addr [3]),
	.cin(gnd),
	.combout(\procI|U2|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Decoder0~5 .lut_mask = 16'h0200;
defparam \procI|U2|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N24
cycloneive_lcell_comb \procI|U2|registers[10][3]~6 (
// Equation(s):
// \procI|U2|registers[10][3]~6_combout  = (\rstN~q ) # ((\procI|U2|Decoder0~5_combout  & !\procI|register_write_addr [4]))

	.dataa(\rstN~q ),
	.datab(gnd),
	.datac(\procI|U2|Decoder0~5_combout ),
	.datad(\procI|register_write_addr [4]),
	.cin(gnd),
	.combout(\procI|U2|registers[10][3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[10][3]~6 .lut_mask = 16'hAAFA;
defparam \procI|U2|registers[10][3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N17
dffeas \procI|U2|registers[10][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[10][3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[10][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[10][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N26
cycloneive_lcell_comb \procI|U2|Mux17~2 (
// Equation(s):
// \procI|U2|Mux17~2_combout  = (\procI|register_read_addr_B [0] & (\procI|register_read_addr_B [1])) # (!\procI|register_read_addr_B [0] & ((\procI|register_read_addr_B [1] & ((\procI|U2|registers[10][14]~q ))) # (!\procI|register_read_addr_B [1] & 
// (\procI|U2|registers[8][14]~q ))))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[8][14]~q ),
	.datad(\procI|U2|registers[10][14]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux17~2 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N24
cycloneive_lcell_comb \procI|U2|Decoder0~4 (
// Equation(s):
// \procI|U2|Decoder0~4_combout  = (!\procI|register_write_addr [1] & (!\procI|register_write_addr [2] & (\procI|register_write_addr [0] & \procI|register_write_addr [3])))

	.dataa(\procI|register_write_addr [1]),
	.datab(\procI|register_write_addr [2]),
	.datac(\procI|register_write_addr [0]),
	.datad(\procI|register_write_addr [3]),
	.cin(gnd),
	.combout(\procI|U2|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Decoder0~4 .lut_mask = 16'h1000;
defparam \procI|U2|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N28
cycloneive_lcell_comb \procI|U2|registers[9][13]~5 (
// Equation(s):
// \procI|U2|registers[9][13]~5_combout  = (\rstN~q ) # ((\procI|U2|Decoder0~4_combout  & !\procI|register_write_addr [4]))

	.dataa(\procI|U2|Decoder0~4_combout ),
	.datab(\procI|register_write_addr [4]),
	.datac(\rstN~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|U2|registers[9][13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[9][13]~5 .lut_mask = 16'hF2F2;
defparam \procI|U2|registers[9][13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N1
dffeas \procI|U2|registers[9][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[9][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[9][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[9][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N6
cycloneive_lcell_comb \procI|U2|Decoder0~7 (
// Equation(s):
// \procI|U2|Decoder0~7_combout  = (\procI|register_write_addr [1] & (!\procI|register_write_addr [2] & (\procI|register_write_addr [0] & \procI|register_write_addr [3])))

	.dataa(\procI|register_write_addr [1]),
	.datab(\procI|register_write_addr [2]),
	.datac(\procI|register_write_addr [0]),
	.datad(\procI|register_write_addr [3]),
	.cin(gnd),
	.combout(\procI|U2|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Decoder0~7 .lut_mask = 16'h2000;
defparam \procI|U2|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N10
cycloneive_lcell_comb \procI|U2|registers[11][1]~8 (
// Equation(s):
// \procI|U2|registers[11][1]~8_combout  = (\rstN~q ) # ((\procI|U2|Decoder0~7_combout  & !\procI|register_write_addr [4]))

	.dataa(\rstN~q ),
	.datab(\procI|U2|Decoder0~7_combout ),
	.datac(gnd),
	.datad(\procI|register_write_addr [4]),
	.cin(gnd),
	.combout(\procI|U2|registers[11][1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[11][1]~8 .lut_mask = 16'hAAEE;
defparam \procI|U2|registers[11][1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N11
dffeas \procI|U2|registers[11][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[11][1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[11][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[11][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N0
cycloneive_lcell_comb \procI|U2|Mux17~3 (
// Equation(s):
// \procI|U2|Mux17~3_combout  = (\procI|U2|Mux17~2_combout  & (((\procI|U2|registers[11][14]~q )) # (!\procI|register_read_addr_B [0]))) # (!\procI|U2|Mux17~2_combout  & (\procI|register_read_addr_B [0] & (\procI|U2|registers[9][14]~q )))

	.dataa(\procI|U2|Mux17~2_combout ),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[9][14]~q ),
	.datad(\procI|U2|registers[11][14]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux17~3 .lut_mask = 16'hEA62;
defparam \procI|U2|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cycloneive_lcell_comb \procI|U2|Mux17~5 (
// Equation(s):
// \procI|U2|Mux17~5_combout  = (\procI|U2|data_out_B[5]~1_combout  & ((\procI|U2|Mux17~4_combout  & (\procI|U2|registers[15][14]~q )) # (!\procI|U2|Mux17~4_combout  & ((\procI|U2|Mux17~3_combout ))))) # (!\procI|U2|data_out_B[5]~1_combout  & 
// (\procI|U2|Mux17~4_combout ))

	.dataa(\procI|U2|data_out_B[5]~1_combout ),
	.datab(\procI|U2|Mux17~4_combout ),
	.datac(\procI|U2|registers[15][14]~q ),
	.datad(\procI|U2|Mux17~3_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux17~5 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N28
cycloneive_lcell_comb \procI|U2|data_out_B[5]~3 (
// Equation(s):
// \procI|U2|data_out_B[5]~3_combout  = (\procI|register_read_addr_B [4]) # (\procI|register_read_addr_B [3])

	.dataa(\procI|register_read_addr_B [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|data_out_B[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|data_out_B[5]~3 .lut_mask = 16'hFFAA;
defparam \procI|U2|data_out_B[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N6
cycloneive_lcell_comb \procI|U2|Mux17~8 (
// Equation(s):
// \procI|U2|Mux17~8_combout  = (\procI|U2|data_out_B[5]~0_combout  & (((\procI|U2|data_out_B[5]~3_combout )))) # (!\procI|U2|data_out_B[5]~0_combout  & ((\procI|U2|data_out_B[5]~3_combout  & ((\procI|U2|Mux17~5_combout ))) # 
// (!\procI|U2|data_out_B[5]~3_combout  & (\procI|U2|Mux17~7_combout ))))

	.dataa(\procI|U2|Mux17~7_combout ),
	.datab(\procI|U2|data_out_B[5]~0_combout ),
	.datac(\procI|U2|Mux17~5_combout ),
	.datad(\procI|U2|data_out_B[5]~3_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux17~8 .lut_mask = 16'hFC22;
defparam \procI|U2|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N22
cycloneive_lcell_comb \procI|U2|registers[19][14]~31 (
// Equation(s):
// \procI|U2|registers[19][14]~31_combout  = (\rstN~q ) # ((\procI|register_write_addr [4] & \procI|U2|Decoder0~14_combout ))

	.dataa(gnd),
	.datab(\procI|register_write_addr [4]),
	.datac(\rstN~q ),
	.datad(\procI|U2|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\procI|U2|registers[19][14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[19][14]~31 .lut_mask = 16'hFCF0;
defparam \procI|U2|registers[19][14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N19
dffeas \procI|U2|registers[19][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[19][14]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[19][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[19][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N28
cycloneive_lcell_comb \procI|U2|registers[27][4]~30 (
// Equation(s):
// \procI|U2|registers[27][4]~30_combout  = (\rstN~q ) # ((\procI|U2|Decoder0~7_combout  & \procI|register_write_addr [4]))

	.dataa(\rstN~q ),
	.datab(\procI|U2|Decoder0~7_combout ),
	.datac(gnd),
	.datad(\procI|register_write_addr [4]),
	.cin(gnd),
	.combout(\procI|U2|registers[27][4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[27][4]~30 .lut_mask = 16'hEEAA;
defparam \procI|U2|registers[27][4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N17
dffeas \procI|U2|registers[27][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[27][4]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[27][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[27][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cycloneive_lcell_comb \procI|U2|Mux17~16 (
// Equation(s):
// \procI|U2|Mux17~16_combout  = (\procI|register_read_addr_B [3] & ((\procI|register_read_addr_B [2]) # ((\procI|U2|registers[27][14]~q )))) # (!\procI|register_read_addr_B [3] & (!\procI|register_read_addr_B [2] & (\procI|U2|registers[19][14]~q )))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|U2|registers[19][14]~q ),
	.datad(\procI|U2|registers[27][14]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux17~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux17~16 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux17~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N14
cycloneive_lcell_comb \procI|U2|Decoder0~3 (
// Equation(s):
// \procI|U2|Decoder0~3_combout  = (\procI|register_write_addr [1] & (\procI|register_write_addr [2] & (\procI|register_write_addr [0] & !\procI|register_write_addr [3])))

	.dataa(\procI|register_write_addr [1]),
	.datab(\procI|register_write_addr [2]),
	.datac(\procI|register_write_addr [0]),
	.datad(\procI|register_write_addr [3]),
	.cin(gnd),
	.combout(\procI|U2|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Decoder0~3 .lut_mask = 16'h0080;
defparam \procI|U2|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N20
cycloneive_lcell_comb \procI|U2|registers[23][9]~29 (
// Equation(s):
// \procI|U2|registers[23][9]~29_combout  = (\rstN~q ) # ((\procI|U2|Decoder0~3_combout  & \procI|register_write_addr [4]))

	.dataa(gnd),
	.datab(\procI|U2|Decoder0~3_combout ),
	.datac(\rstN~q ),
	.datad(\procI|register_write_addr [4]),
	.cin(gnd),
	.combout(\procI|U2|registers[23][9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[23][9]~29 .lut_mask = 16'hFCF0;
defparam \procI|U2|registers[23][9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N25
dffeas \procI|U2|registers[23][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[23][9]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[23][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[23][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N10
cycloneive_lcell_comb \procI|U2|Mux17~17 (
// Equation(s):
// \procI|U2|Mux17~17_combout  = (\procI|U2|Mux17~16_combout  & (((\procI|U2|registers[31][14]~q )) # (!\procI|register_read_addr_B [2]))) # (!\procI|U2|Mux17~16_combout  & (\procI|register_read_addr_B [2] & ((\procI|U2|registers[23][14]~q ))))

	.dataa(\procI|U2|Mux17~16_combout ),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|U2|registers[31][14]~q ),
	.datad(\procI|U2|registers[23][14]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux17~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux17~17 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux17~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N30
cycloneive_lcell_comb \procI|U2|Decoder0~15 (
// Equation(s):
// \procI|U2|Decoder0~15_combout  = (\procI|register_write_addr [1] & (\procI|register_write_addr [2] & (!\procI|register_write_addr [0] & \procI|register_write_addr [3])))

	.dataa(\procI|register_write_addr [1]),
	.datab(\procI|register_write_addr [2]),
	.datac(\procI|register_write_addr [0]),
	.datad(\procI|register_write_addr [3]),
	.cin(gnd),
	.combout(\procI|U2|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Decoder0~15 .lut_mask = 16'h0800;
defparam \procI|U2|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N26
cycloneive_lcell_comb \procI|U2|registers[30][2]~20 (
// Equation(s):
// \procI|U2|registers[30][2]~20_combout  = (\rstN~q ) # ((\procI|U2|Decoder0~15_combout  & \procI|register_write_addr [4]))

	.dataa(\procI|U2|Decoder0~15_combout ),
	.datab(\procI|register_write_addr [4]),
	.datac(\rstN~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|U2|registers[30][2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[30][2]~20 .lut_mask = 16'hF8F8;
defparam \procI|U2|registers[30][2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N27
dffeas \procI|U2|registers[30][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[30][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[30][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[30][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N16
cycloneive_lcell_comb \procI|U2|registers[26][14]~18 (
// Equation(s):
// \procI|U2|registers[26][14]~18_combout  = (\rstN~q ) # ((\procI|register_write_addr [4] & \procI|U2|Decoder0~5_combout ))

	.dataa(gnd),
	.datab(\procI|register_write_addr [4]),
	.datac(\rstN~q ),
	.datad(\procI|U2|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\procI|U2|registers[26][14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[26][14]~18 .lut_mask = 16'hFCF0;
defparam \procI|U2|registers[26][14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N1
dffeas \procI|U2|registers[26][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[26][14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[26][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[26][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N12
cycloneive_lcell_comb \procI|U2|registers[18][0]~19 (
// Equation(s):
// \procI|U2|registers[18][0]~19_combout  = (\rstN~q ) # ((\procI|register_write_addr [4] & \procI|U2|Decoder0~11_combout ))

	.dataa(\rstN~q ),
	.datab(gnd),
	.datac(\procI|register_write_addr [4]),
	.datad(\procI|U2|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\procI|U2|registers[18][0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[18][0]~19 .lut_mask = 16'hFAAA;
defparam \procI|U2|registers[18][0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N3
dffeas \procI|U2|registers[18][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[18][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[18][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[18][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N2
cycloneive_lcell_comb \procI|U2|Mux17~9 (
// Equation(s):
// \procI|U2|Mux17~9_combout  = (\procI|register_read_addr_B [3] & ((\procI|U2|registers[26][14]~q ) # ((\procI|register_read_addr_B [2])))) # (!\procI|register_read_addr_B [3] & (((\procI|U2|registers[18][14]~q  & !\procI|register_read_addr_B [2]))))

	.dataa(\procI|U2|registers[26][14]~q ),
	.datab(\procI|register_read_addr_B [3]),
	.datac(\procI|U2|registers[18][14]~q ),
	.datad(\procI|register_read_addr_B [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux17~9 .lut_mask = 16'hCCB8;
defparam \procI|U2|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N10
cycloneive_lcell_comb \procI|U2|Decoder0~1 (
// Equation(s):
// \procI|U2|Decoder0~1_combout  = (\procI|register_write_addr [1] & (\procI|register_write_addr [2] & (!\procI|register_write_addr [0] & !\procI|register_write_addr [3])))

	.dataa(\procI|register_write_addr [1]),
	.datab(\procI|register_write_addr [2]),
	.datac(\procI|register_write_addr [0]),
	.datad(\procI|register_write_addr [3]),
	.cin(gnd),
	.combout(\procI|U2|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Decoder0~1 .lut_mask = 16'h0008;
defparam \procI|U2|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneive_lcell_comb \procI|U2|registers[22][10]~17 (
// Equation(s):
// \procI|U2|registers[22][10]~17_combout  = (\rstN~q ) # ((\procI|register_write_addr [4] & \procI|U2|Decoder0~1_combout ))

	.dataa(gnd),
	.datab(\procI|register_write_addr [4]),
	.datac(\rstN~q ),
	.datad(\procI|U2|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\procI|U2|registers[22][10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[22][10]~17 .lut_mask = 16'hFCF0;
defparam \procI|U2|registers[22][10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N1
dffeas \procI|U2|registers[22][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[22][10]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[22][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[22][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cycloneive_lcell_comb \procI|U2|Mux17~10 (
// Equation(s):
// \procI|U2|Mux17~10_combout  = (\procI|U2|Mux17~9_combout  & ((\procI|U2|registers[30][14]~q ) # ((!\procI|register_read_addr_B [2])))) # (!\procI|U2|Mux17~9_combout  & (((\procI|U2|registers[22][14]~q  & \procI|register_read_addr_B [2]))))

	.dataa(\procI|U2|registers[30][14]~q ),
	.datab(\procI|U2|Mux17~9_combout ),
	.datac(\procI|U2|registers[22][14]~q ),
	.datad(\procI|register_read_addr_B [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux17~10 .lut_mask = 16'hB8CC;
defparam \procI|U2|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N20
cycloneive_lcell_comb \procI|U2|Decoder0~2 (
// Equation(s):
// \procI|U2|Decoder0~2_combout  = (!\procI|register_write_addr [1] & (\procI|register_write_addr [2] & (!\procI|register_write_addr [0] & !\procI|register_write_addr [3])))

	.dataa(\procI|register_write_addr [1]),
	.datab(\procI|register_write_addr [2]),
	.datac(\procI|register_write_addr [0]),
	.datad(\procI|register_write_addr [3]),
	.cin(gnd),
	.combout(\procI|U2|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Decoder0~2 .lut_mask = 16'h0004;
defparam \procI|U2|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N20
cycloneive_lcell_comb \procI|U2|registers[20][8]~26 (
// Equation(s):
// \procI|U2|registers[20][8]~26_combout  = (\rstN~q ) # ((\procI|register_write_addr [4] & \procI|U2|Decoder0~2_combout ))

	.dataa(\procI|register_write_addr [4]),
	.datab(gnd),
	.datac(\rstN~q ),
	.datad(\procI|U2|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|registers[20][8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[20][8]~26 .lut_mask = 16'hFAF0;
defparam \procI|U2|registers[20][8]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N9
dffeas \procI|U2|registers[20][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[20][8]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[20][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[20][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N0
cycloneive_lcell_comb \procI|U2|registers[16][14]~27 (
// Equation(s):
// \procI|U2|registers[16][14]~27_combout  = (\rstN~q ) # ((\procI|register_write_addr [4] & \procI|U2|Decoder0~13_combout ))

	.dataa(gnd),
	.datab(\procI|register_write_addr [4]),
	.datac(\rstN~q ),
	.datad(\procI|U2|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\procI|U2|registers[16][14]~27_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[16][14]~27 .lut_mask = 16'hFCF0;
defparam \procI|U2|registers[16][14]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N3
dffeas \procI|U2|registers[16][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[16][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[16][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[16][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneive_lcell_comb \procI|U2|Mux17~13 (
// Equation(s):
// \procI|U2|Mux17~13_combout  = (\procI|register_read_addr_B [3] & (((\procI|register_read_addr_B [2])))) # (!\procI|register_read_addr_B [3] & ((\procI|register_read_addr_B [2] & (\procI|U2|registers[20][14]~q )) # (!\procI|register_read_addr_B [2] & 
// ((\procI|U2|registers[16][14]~q )))))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|registers[20][14]~q ),
	.datac(\procI|U2|registers[16][14]~q ),
	.datad(\procI|register_read_addr_B [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux17~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux17~13 .lut_mask = 16'hEE50;
defparam \procI|U2|Mux17~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N2
cycloneive_lcell_comb \procI|U2|registers[28][5]~28 (
// Equation(s):
// \procI|U2|registers[28][5]~28_combout  = (\rstN~q ) # ((\procI|register_write_addr [4] & \procI|U2|Decoder0~9_combout ))

	.dataa(gnd),
	.datab(\procI|register_write_addr [4]),
	.datac(\rstN~q ),
	.datad(\procI|U2|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\procI|U2|registers[28][5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[28][5]~28 .lut_mask = 16'hFCF0;
defparam \procI|U2|registers[28][5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N19
dffeas \procI|U2|registers[28][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[28][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[28][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[28][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N30
cycloneive_lcell_comb \procI|U2|registers[24][15]~25 (
// Equation(s):
// \procI|U2|registers[24][15]~25_combout  = (\rstN~q ) # ((\procI|register_write_addr [4] & \procI|U2|Decoder0~6_combout ))

	.dataa(gnd),
	.datab(\procI|register_write_addr [4]),
	.datac(\rstN~q ),
	.datad(\procI|U2|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\procI|U2|registers[24][15]~25_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[24][15]~25 .lut_mask = 16'hFCF0;
defparam \procI|U2|registers[24][15]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N25
dffeas \procI|U2|registers[24][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[24][15]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[24][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[24][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N18
cycloneive_lcell_comb \procI|U2|Mux17~14 (
// Equation(s):
// \procI|U2|Mux17~14_combout  = (\procI|register_read_addr_B [3] & ((\procI|U2|Mux17~13_combout  & (\procI|U2|registers[28][14]~q )) # (!\procI|U2|Mux17~13_combout  & ((\procI|U2|registers[24][14]~q ))))) # (!\procI|register_read_addr_B [3] & 
// (\procI|U2|Mux17~13_combout ))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|Mux17~13_combout ),
	.datac(\procI|U2|registers[28][14]~q ),
	.datad(\procI|U2|registers[24][14]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux17~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux17~14 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux17~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cycloneive_lcell_comb \procI|U2|registers[17][0]~23 (
// Equation(s):
// \procI|U2|registers[17][0]~23_combout  = (\rstN~q ) # ((\procI|register_write_addr [4] & \procI|U2|Decoder0~12_combout ))

	.dataa(gnd),
	.datab(\procI|register_write_addr [4]),
	.datac(\rstN~q ),
	.datad(\procI|U2|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\procI|U2|registers[17][0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[17][0]~23 .lut_mask = 16'hFCF0;
defparam \procI|U2|registers[17][0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N11
dffeas \procI|U2|registers[17][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[17][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[17][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[17][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N16
cycloneive_lcell_comb \procI|U2|Decoder0~0 (
// Equation(s):
// \procI|U2|Decoder0~0_combout  = (!\procI|register_write_addr [1] & (\procI|register_write_addr [2] & (\procI|register_write_addr [0] & !\procI|register_write_addr [3])))

	.dataa(\procI|register_write_addr [1]),
	.datab(\procI|register_write_addr [2]),
	.datac(\procI|register_write_addr [0]),
	.datad(\procI|register_write_addr [3]),
	.cin(gnd),
	.combout(\procI|U2|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Decoder0~0 .lut_mask = 16'h0040;
defparam \procI|U2|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N12
cycloneive_lcell_comb \procI|U2|registers[21][5]~22 (
// Equation(s):
// \procI|U2|registers[21][5]~22_combout  = (\rstN~q ) # ((\procI|U2|Decoder0~0_combout  & \procI|register_write_addr [4]))

	.dataa(\procI|U2|Decoder0~0_combout ),
	.datab(gnd),
	.datac(\rstN~q ),
	.datad(\procI|register_write_addr [4]),
	.cin(gnd),
	.combout(\procI|U2|registers[21][5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[21][5]~22 .lut_mask = 16'hFAF0;
defparam \procI|U2|registers[21][5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N1
dffeas \procI|U2|registers[21][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[21][5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[21][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[21][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N10
cycloneive_lcell_comb \procI|U2|Mux17~11 (
// Equation(s):
// \procI|U2|Mux17~11_combout  = (\procI|register_read_addr_B [3] & (\procI|register_read_addr_B [2])) # (!\procI|register_read_addr_B [3] & ((\procI|register_read_addr_B [2] & ((\procI|U2|registers[21][14]~q ))) # (!\procI|register_read_addr_B [2] & 
// (\procI|U2|registers[17][14]~q ))))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|U2|registers[17][14]~q ),
	.datad(\procI|U2|registers[21][14]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux17~11 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N8
cycloneive_lcell_comb \procI|U2|registers[29][12]~24 (
// Equation(s):
// \procI|U2|registers[29][12]~24_combout  = (\rstN~q ) # ((\procI|U2|Decoder0~8_combout  & \procI|register_write_addr [4]))

	.dataa(\rstN~q ),
	.datab(\procI|U2|Decoder0~8_combout ),
	.datac(\procI|register_write_addr [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|U2|registers[29][12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[29][12]~24 .lut_mask = 16'hEAEA;
defparam \procI|U2|registers[29][12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N27
dffeas \procI|U2|registers[29][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[29][12]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[29][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[29][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N30
cycloneive_lcell_comb \procI|U2|registers[25][10]~21 (
// Equation(s):
// \procI|U2|registers[25][10]~21_combout  = (\rstN~q ) # ((\procI|register_write_addr [4] & \procI|U2|Decoder0~4_combout ))

	.dataa(\rstN~q ),
	.datab(gnd),
	.datac(\procI|register_write_addr [4]),
	.datad(\procI|U2|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\procI|U2|registers[25][10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[25][10]~21 .lut_mask = 16'hFAAA;
defparam \procI|U2|registers[25][10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N1
dffeas \procI|U2|registers[25][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[25][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[25][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[25][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N26
cycloneive_lcell_comb \procI|U2|Mux17~12 (
// Equation(s):
// \procI|U2|Mux17~12_combout  = (\procI|register_read_addr_B [3] & ((\procI|U2|Mux17~11_combout  & (\procI|U2|registers[29][14]~q )) # (!\procI|U2|Mux17~11_combout  & ((\procI|U2|registers[25][14]~q ))))) # (!\procI|register_read_addr_B [3] & 
// (\procI|U2|Mux17~11_combout ))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|Mux17~11_combout ),
	.datac(\procI|U2|registers[29][14]~q ),
	.datad(\procI|U2|registers[25][14]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux17~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux17~12 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux17~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cycloneive_lcell_comb \procI|U2|Mux17~15 (
// Equation(s):
// \procI|U2|Mux17~15_combout  = (\procI|register_read_addr_B [0] & (((\procI|register_read_addr_B [1]) # (\procI|U2|Mux17~12_combout )))) # (!\procI|register_read_addr_B [0] & (\procI|U2|Mux17~14_combout  & (!\procI|register_read_addr_B [1])))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|U2|Mux17~14_combout ),
	.datac(\procI|register_read_addr_B [1]),
	.datad(\procI|U2|Mux17~12_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux17~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux17~15 .lut_mask = 16'hAEA4;
defparam \procI|U2|Mux17~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
cycloneive_lcell_comb \procI|U2|Mux17~18 (
// Equation(s):
// \procI|U2|Mux17~18_combout  = (\procI|register_read_addr_B [1] & ((\procI|U2|Mux17~15_combout  & (\procI|U2|Mux17~17_combout )) # (!\procI|U2|Mux17~15_combout  & ((\procI|U2|Mux17~10_combout ))))) # (!\procI|register_read_addr_B [1] & 
// (((\procI|U2|Mux17~15_combout ))))

	.dataa(\procI|U2|Mux17~17_combout ),
	.datab(\procI|U2|Mux17~10_combout ),
	.datac(\procI|register_read_addr_B [1]),
	.datad(\procI|U2|Mux17~15_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux17~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux17~18 .lut_mask = 16'hAFC0;
defparam \procI|U2|Mux17~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cycloneive_lcell_comb \procI|U2|registers[4][15]~3 (
// Equation(s):
// \procI|U2|registers[4][15]~3_combout  = (\rstN~q ) # ((!\procI|register_write_addr [4] & \procI|U2|Decoder0~2_combout ))

	.dataa(\rstN~q ),
	.datab(gnd),
	.datac(\procI|register_write_addr [4]),
	.datad(\procI|U2|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|registers[4][15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[4][15]~3 .lut_mask = 16'hAFAA;
defparam \procI|U2|registers[4][15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N11
dffeas \procI|U2|registers[4][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[4][15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[4][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cycloneive_lcell_comb \procI|U2|registers[6][3]~2 (
// Equation(s):
// \procI|U2|registers[6][3]~2_combout  = (\rstN~q ) # ((!\procI|register_write_addr [4] & \procI|U2|Decoder0~1_combout ))

	.dataa(gnd),
	.datab(\procI|register_write_addr [4]),
	.datac(\rstN~q ),
	.datad(\procI|U2|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\procI|U2|registers[6][3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[6][3]~2 .lut_mask = 16'hF3F0;
defparam \procI|U2|registers[6][3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N25
dffeas \procI|U2|registers[6][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[6][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N10
cycloneive_lcell_comb \procI|U2|Mux17~0 (
// Equation(s):
// \procI|U2|Mux17~0_combout  = (\procI|register_read_addr_B [1] & ((\procI|register_read_addr_B [0]) # ((\procI|U2|registers[6][14]~q )))) # (!\procI|register_read_addr_B [1] & (!\procI|register_read_addr_B [0] & (\procI|U2|registers[4][14]~q )))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[4][14]~q ),
	.datad(\procI|U2|registers[6][14]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux17~0 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N24
cycloneive_lcell_comb \procI|U2|registers[5][13]~1 (
// Equation(s):
// \procI|U2|registers[5][13]~1_combout  = (\rstN~q ) # ((\procI|U2|Decoder0~0_combout  & !\procI|register_write_addr [4]))

	.dataa(\procI|U2|Decoder0~0_combout ),
	.datab(gnd),
	.datac(\rstN~q ),
	.datad(\procI|register_write_addr [4]),
	.cin(gnd),
	.combout(\procI|U2|registers[5][13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[5][13]~1 .lut_mask = 16'hF0FA;
defparam \procI|U2|registers[5][13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N17
dffeas \procI|U2|registers[5][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[5][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[5][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[5][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N18
cycloneive_lcell_comb \procI|U2|registers[7][4]~4 (
// Equation(s):
// \procI|U2|registers[7][4]~4_combout  = (\rstN~q ) # ((\procI|U2|Decoder0~3_combout  & !\procI|register_write_addr [4]))

	.dataa(gnd),
	.datab(\procI|U2|Decoder0~3_combout ),
	.datac(\rstN~q ),
	.datad(\procI|register_write_addr [4]),
	.cin(gnd),
	.combout(\procI|U2|registers[7][4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[7][4]~4 .lut_mask = 16'hF0FC;
defparam \procI|U2|registers[7][4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N11
dffeas \procI|U2|registers[7][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[7][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N16
cycloneive_lcell_comb \procI|U2|Mux17~1 (
// Equation(s):
// \procI|U2|Mux17~1_combout  = (\procI|U2|Mux17~0_combout  & (((\procI|U2|registers[7][14]~q )) # (!\procI|register_read_addr_B [0]))) # (!\procI|U2|Mux17~0_combout  & (\procI|register_read_addr_B [0] & (\procI|U2|registers[5][14]~q )))

	.dataa(\procI|U2|Mux17~0_combout ),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[5][14]~q ),
	.datad(\procI|U2|registers[7][14]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux17~1 .lut_mask = 16'hEA62;
defparam \procI|U2|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cycloneive_lcell_comb \procI|U2|Mux17~19 (
// Equation(s):
// \procI|U2|Mux17~19_combout  = (\procI|U2|Mux17~8_combout  & (((\procI|U2|Mux17~18_combout )) # (!\procI|U2|data_out_B[5]~0_combout ))) # (!\procI|U2|Mux17~8_combout  & (\procI|U2|data_out_B[5]~0_combout  & ((\procI|U2|Mux17~1_combout ))))

	.dataa(\procI|U2|Mux17~8_combout ),
	.datab(\procI|U2|data_out_B[5]~0_combout ),
	.datac(\procI|U2|Mux17~18_combout ),
	.datad(\procI|U2|Mux17~1_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux17~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux17~19 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux17~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N20
cycloneive_lcell_comb \procI|U2|data_out_B[5]~4 (
// Equation(s):
// \procI|U2|data_out_B[5]~4_combout  = (\procI|register_read_addr_B [0]) # (((!\procI|register_read_addr_B [3]) # (!\procI|register_read_addr_B [1])) # (!\procI|register_read_addr_B [2]))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|register_read_addr_B [1]),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|data_out_B[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|data_out_B[5]~4 .lut_mask = 16'hBFFF;
defparam \procI|U2|data_out_B[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneive_lcell_comb \procI|U2|Mux17~20 (
// Equation(s):
// \procI|U2|Mux17~20_combout  = (\procI|U2|Mux17~19_combout  & ((\procI|register_read_addr_B [4]) # (\procI|U2|data_out_B[5]~4_combout )))

	.dataa(gnd),
	.datab(\procI|U2|Mux17~19_combout ),
	.datac(\procI|register_read_addr_B [4]),
	.datad(\procI|U2|data_out_B[5]~4_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux17~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux17~20 .lut_mask = 16'hCCC0;
defparam \procI|U2|Mux17~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N17
dffeas \procI|U2|data_out_B[14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux17~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_B [14]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_B[14] .is_wysiwyg = "true";
defparam \procI|U2|data_out_B[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N29
dffeas \procI|B[14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_B [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B [14]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B[14] .is_wysiwyg = "true";
defparam \procI|B[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N18
cycloneive_lcell_comb \procI|I[0]~9 (
// Equation(s):
// \procI|I[0]~9_combout  = !\procI|opcode_2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\procI|opcode_2 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|I[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|I[0]~9 .lut_mask = 16'h0F0F;
defparam \procI|I[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N19
dffeas \procI|I[0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|I[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|I[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|I [0]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|I[0] .is_wysiwyg = "true";
defparam \procI|I[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneive_lcell_comb \procI|register_data_in[5]~3 (
// Equation(s):
// \procI|register_data_in[5]~3_combout  = (\procI|register_data_in[2]~2_combout  & ((\procI|I [1]) # ((!\procI|register_carryout_in~0_combout ) # (!\procI|I [0]))))

	.dataa(\procI|I [1]),
	.datab(\procI|I [0]),
	.datac(\procI|register_data_in[2]~2_combout ),
	.datad(\procI|register_carryout_in~0_combout ),
	.cin(gnd),
	.combout(\procI|register_data_in[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|register_data_in[5]~3 .lut_mask = 16'hB0F0;
defparam \procI|register_data_in[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N2
cycloneive_lcell_comb \procI|register_read_addr_A~0 (
// Equation(s):
// \procI|register_read_addr_A~0_combout  = (\procI|OF_Stage~1_combout  & \procI|A_reg_0 [0])

	.dataa(gnd),
	.datab(\procI|OF_Stage~1_combout ),
	.datac(gnd),
	.datad(\procI|A_reg_0 [0]),
	.cin(gnd),
	.combout(\procI|register_read_addr_A~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|register_read_addr_A~0 .lut_mask = 16'hCC00;
defparam \procI|register_read_addr_A~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y24_N3
dffeas \procI|register_read_addr_A[0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|register_read_addr_A~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|register_read_addr_A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_read_addr_A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_read_addr_A[0] .is_wysiwyg = "true";
defparam \procI|register_read_addr_A[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N16
cycloneive_lcell_comb \procI|register_read_addr_A~2 (
// Equation(s):
// \procI|register_read_addr_A~2_combout  = (\procI|A_reg_0 [1] & \procI|OF_Stage~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\procI|A_reg_0 [1]),
	.datad(\procI|OF_Stage~1_combout ),
	.cin(gnd),
	.combout(\procI|register_read_addr_A~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|register_read_addr_A~2 .lut_mask = 16'hF000;
defparam \procI|register_read_addr_A~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N17
dffeas \procI|register_read_addr_A[1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|register_read_addr_A~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|register_read_addr_A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_read_addr_A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_read_addr_A[1] .is_wysiwyg = "true";
defparam \procI|register_read_addr_A[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N31
dffeas \procI|U2|registers[30][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[30][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[30][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[30][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N0
cycloneive_lcell_comb \procI|register_read_addr_A~5 (
// Equation(s):
// \procI|register_read_addr_A~5_combout  = (\procI|OF_Stage~1_combout  & \procI|A_reg_0 [3])

	.dataa(gnd),
	.datab(\procI|OF_Stage~1_combout ),
	.datac(gnd),
	.datad(\procI|A_reg_0 [3]),
	.cin(gnd),
	.combout(\procI|register_read_addr_A~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|register_read_addr_A~5 .lut_mask = 16'hCC00;
defparam \procI|register_read_addr_A~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y24_N1
dffeas \procI|register_read_addr_A[3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|register_read_addr_A~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|register_read_addr_A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_read_addr_A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_read_addr_A[3] .is_wysiwyg = "true";
defparam \procI|register_read_addr_A[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N30
cycloneive_lcell_comb \procI|register_read_addr_A~4 (
// Equation(s):
// \procI|register_read_addr_A~4_combout  = (\procI|OF_Stage~1_combout  & \procI|A_reg_0 [2])

	.dataa(gnd),
	.datab(\procI|OF_Stage~1_combout ),
	.datac(gnd),
	.datad(\procI|A_reg_0 [2]),
	.cin(gnd),
	.combout(\procI|register_read_addr_A~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|register_read_addr_A~4 .lut_mask = 16'hCC00;
defparam \procI|register_read_addr_A~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y24_N31
dffeas \procI|register_read_addr_A[2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|register_read_addr_A~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|register_read_addr_A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_read_addr_A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_read_addr_A[2] .is_wysiwyg = "true";
defparam \procI|register_read_addr_A[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N5
dffeas \procI|U2|registers[26][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[26][14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[26][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[26][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
cycloneive_lcell_comb \procI|U2|registers~62 (
// Equation(s):
// \procI|U2|registers~62_combout  = (\rstN~q ) # (\procI|register_data_in [13])

	.dataa(gnd),
	.datab(\rstN~q ),
	.datac(gnd),
	.datad(\procI|register_data_in [13]),
	.cin(gnd),
	.combout(\procI|U2|registers~62_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~62 .lut_mask = 16'hFFCC;
defparam \procI|U2|registers~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N29
dffeas \procI|U2|registers[18][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[18][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[18][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[18][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N4
cycloneive_lcell_comb \procI|U2|Mux2~11 (
// Equation(s):
// \procI|U2|Mux2~11_combout  = (\procI|register_read_addr_A [3] & ((\procI|register_read_addr_A [2]) # ((\procI|U2|registers[26][13]~q )))) # (!\procI|register_read_addr_A [3] & (!\procI|register_read_addr_A [2] & ((\procI|U2|registers[18][13]~q ))))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[26][13]~q ),
	.datad(\procI|U2|registers[18][13]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux2~11 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N21
dffeas \procI|U2|registers[22][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[22][10]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[22][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[22][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N20
cycloneive_lcell_comb \procI|U2|Mux2~12 (
// Equation(s):
// \procI|U2|Mux2~12_combout  = (\procI|U2|Mux2~11_combout  & ((\procI|U2|registers[30][13]~q ) # ((!\procI|register_read_addr_A [2])))) # (!\procI|U2|Mux2~11_combout  & (((\procI|U2|registers[22][13]~q  & \procI|register_read_addr_A [2]))))

	.dataa(\procI|U2|registers[30][13]~q ),
	.datab(\procI|U2|Mux2~11_combout ),
	.datac(\procI|U2|registers[22][13]~q ),
	.datad(\procI|register_read_addr_A [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux2~12 .lut_mask = 16'hB8CC;
defparam \procI|U2|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N31
dffeas \procI|U2|registers[28][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[28][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[28][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[28][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N13
dffeas \procI|U2|registers[24][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[24][15]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[24][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[24][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N31
dffeas \procI|U2|registers[20][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[20][8]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[20][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[20][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N25
dffeas \procI|U2|registers[16][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[16][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[16][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[16][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N30
cycloneive_lcell_comb \procI|U2|Mux2~13 (
// Equation(s):
// \procI|U2|Mux2~13_combout  = (\procI|register_read_addr_A [2] & ((\procI|register_read_addr_A [3]) # ((\procI|U2|registers[20][13]~q )))) # (!\procI|register_read_addr_A [2] & (!\procI|register_read_addr_A [3] & ((\procI|U2|registers[16][13]~q ))))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[20][13]~q ),
	.datad(\procI|U2|registers[16][13]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux2~13 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N12
cycloneive_lcell_comb \procI|U2|Mux2~14 (
// Equation(s):
// \procI|U2|Mux2~14_combout  = (\procI|register_read_addr_A [3] & ((\procI|U2|Mux2~13_combout  & (\procI|U2|registers[28][13]~q )) # (!\procI|U2|Mux2~13_combout  & ((\procI|U2|registers[24][13]~q ))))) # (!\procI|register_read_addr_A [3] & 
// (((\procI|U2|Mux2~13_combout ))))

	.dataa(\procI|U2|registers[28][13]~q ),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[24][13]~q ),
	.datad(\procI|U2|Mux2~13_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux2~14 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N24
cycloneive_lcell_comb \procI|U2|Mux2~15 (
// Equation(s):
// \procI|U2|Mux2~15_combout  = (\procI|register_read_addr_A [0] & (\procI|register_read_addr_A [1])) # (!\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1] & (\procI|U2|Mux2~12_combout )) # (!\procI|register_read_addr_A [1] & 
// ((\procI|U2|Mux2~14_combout )))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|Mux2~12_combout ),
	.datad(\procI|U2|Mux2~14_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux2~15 .lut_mask = 16'hD9C8;
defparam \procI|U2|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N7
dffeas \procI|U2|registers[19][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[19][14]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[19][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[19][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N13
dffeas \procI|U2|registers[27][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[27][4]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[27][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[27][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneive_lcell_comb \procI|U2|Mux2~16 (
// Equation(s):
// \procI|U2|Mux2~16_combout  = (\procI|register_read_addr_A [3] & (((\procI|U2|registers[27][13]~q ) # (\procI|register_read_addr_A [2])))) # (!\procI|register_read_addr_A [3] & (\procI|U2|registers[19][13]~q  & ((!\procI|register_read_addr_A [2]))))

	.dataa(\procI|U2|registers[19][13]~q ),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[27][13]~q ),
	.datad(\procI|register_read_addr_A [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux2~16 .lut_mask = 16'hCCE2;
defparam \procI|U2|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N25
dffeas \procI|U2|registers[23][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[23][9]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[23][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[23][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N6
cycloneive_lcell_comb \procI|U2|registers[31][10]~32 (
// Equation(s):
// \procI|U2|registers[31][10]~32_combout  = (\rstN~q ) # ((\procI|register_write_addr [4] & \procI|U2|Decoder0~10_combout ))

	.dataa(\procI|register_write_addr [4]),
	.datab(\procI|U2|Decoder0~10_combout ),
	.datac(\rstN~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|U2|registers[31][10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[31][10]~32 .lut_mask = 16'hF8F8;
defparam \procI|U2|registers[31][10]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N3
dffeas \procI|U2|registers[31][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[31][10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[31][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[31][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneive_lcell_comb \procI|U2|Mux2~17 (
// Equation(s):
// \procI|U2|Mux2~17_combout  = (\procI|register_read_addr_A [2] & ((\procI|U2|Mux2~16_combout  & ((\procI|U2|registers[31][13]~q ))) # (!\procI|U2|Mux2~16_combout  & (\procI|U2|registers[23][13]~q )))) # (!\procI|register_read_addr_A [2] & 
// (\procI|U2|Mux2~16_combout ))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|U2|Mux2~16_combout ),
	.datac(\procI|U2|registers[23][13]~q ),
	.datad(\procI|U2|registers[31][13]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux2~17 .lut_mask = 16'hEC64;
defparam \procI|U2|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N31
dffeas \procI|U2|registers[17][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[17][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[17][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[17][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N29
dffeas \procI|U2|registers[21][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[21][5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[21][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[21][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cycloneive_lcell_comb \procI|U2|Mux2~9 (
// Equation(s):
// \procI|U2|Mux2~9_combout  = (\procI|register_read_addr_A [2] & (((\procI|U2|registers[21][13]~q ) # (\procI|register_read_addr_A [3])))) # (!\procI|register_read_addr_A [2] & (\procI|U2|registers[17][13]~q  & ((!\procI|register_read_addr_A [3]))))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|U2|registers[17][13]~q ),
	.datac(\procI|U2|registers[21][13]~q ),
	.datad(\procI|register_read_addr_A [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux2~9 .lut_mask = 16'hAAE4;
defparam \procI|U2|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N9
dffeas \procI|U2|registers[25][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[25][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[25][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[25][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N3
dffeas \procI|U2|registers[29][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[29][12]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[29][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[29][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
cycloneive_lcell_comb \procI|U2|Mux2~10 (
// Equation(s):
// \procI|U2|Mux2~10_combout  = (\procI|U2|Mux2~9_combout  & (((\procI|U2|registers[29][13]~q ) # (!\procI|register_read_addr_A [3])))) # (!\procI|U2|Mux2~9_combout  & (\procI|U2|registers[25][13]~q  & ((\procI|register_read_addr_A [3]))))

	.dataa(\procI|U2|Mux2~9_combout ),
	.datab(\procI|U2|registers[25][13]~q ),
	.datac(\procI|U2|registers[29][13]~q ),
	.datad(\procI|register_read_addr_A [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux2~10 .lut_mask = 16'hE4AA;
defparam \procI|U2|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N10
cycloneive_lcell_comb \procI|U2|Mux2~18 (
// Equation(s):
// \procI|U2|Mux2~18_combout  = (\procI|register_read_addr_A [0] & ((\procI|U2|Mux2~15_combout  & (\procI|U2|Mux2~17_combout )) # (!\procI|U2|Mux2~15_combout  & ((\procI|U2|Mux2~10_combout ))))) # (!\procI|register_read_addr_A [0] & 
// (\procI|U2|Mux2~15_combout ))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|U2|Mux2~15_combout ),
	.datac(\procI|U2|Mux2~17_combout ),
	.datad(\procI|U2|Mux2~10_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux2~18 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cycloneive_lcell_comb \procI|U2|data_out_A[15]~3 (
// Equation(s):
// \procI|U2|data_out_A[15]~3_combout  = (\procI|register_read_addr_A [3]) # (\procI|register_read_addr_A [4])

	.dataa(\procI|register_read_addr_A [3]),
	.datab(gnd),
	.datac(\procI|register_read_addr_A [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|U2|data_out_A[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|data_out_A[15]~3 .lut_mask = 16'hFAFA;
defparam \procI|U2|data_out_A[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneive_lcell_comb \procI|U2|data_out_A[15]~2 (
// Equation(s):
// \procI|U2|data_out_A[15]~2_combout  = (\procI|register_read_addr_A [2] & ((\procI|register_read_addr_A [0]) # (\procI|register_read_addr_A [1])))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|register_read_addr_A [1]),
	.datac(gnd),
	.datad(\procI|register_read_addr_A [2]),
	.cin(gnd),
	.combout(\procI|U2|data_out_A[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|data_out_A[15]~2 .lut_mask = 16'hEE00;
defparam \procI|U2|data_out_A[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N29
dffeas \procI|U2|registers[13][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[13][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[13][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[13][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N7
dffeas \procI|U2|registers[15][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[15][14]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[15][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[15][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneive_lcell_comb \procI|U2|data_out_A[15]~1 (
// Equation(s):
// \procI|U2|data_out_A[15]~1_combout  = (\procI|register_read_addr_A [1]) # (!\procI|register_read_addr_A [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\procI|register_read_addr_A [2]),
	.datad(\procI|register_read_addr_A [1]),
	.cin(gnd),
	.combout(\procI|U2|data_out_A[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|data_out_A[15]~1 .lut_mask = 16'hFF0F;
defparam \procI|U2|data_out_A[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N7
dffeas \procI|U2|registers[12][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[12][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[12][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[12][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N31
dffeas \procI|U2|registers[11][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[11][1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[11][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N5
dffeas \procI|U2|registers[10][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[10][3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[10][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[10][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N7
dffeas \procI|U2|registers[8][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[8][6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[8][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[8][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N5
dffeas \procI|U2|registers[9][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[9][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[9][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[9][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N4
cycloneive_lcell_comb \procI|U2|Mux2~0 (
// Equation(s):
// \procI|U2|Mux2~0_combout  = (\procI|register_read_addr_A [1] & (((\procI|register_read_addr_A [0])))) # (!\procI|register_read_addr_A [1] & ((\procI|register_read_addr_A [0] & ((\procI|U2|registers[9][13]~q ))) # (!\procI|register_read_addr_A [0] & 
// (\procI|U2|registers[8][13]~q ))))

	.dataa(\procI|U2|registers[8][13]~q ),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[9][13]~q ),
	.datad(\procI|register_read_addr_A [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux2~0 .lut_mask = 16'hFC22;
defparam \procI|U2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N4
cycloneive_lcell_comb \procI|U2|Mux2~1 (
// Equation(s):
// \procI|U2|Mux2~1_combout  = (\procI|register_read_addr_A [1] & ((\procI|U2|Mux2~0_combout  & (\procI|U2|registers[11][13]~q )) # (!\procI|U2|Mux2~0_combout  & ((\procI|U2|registers[10][13]~q ))))) # (!\procI|register_read_addr_A [1] & 
// (((\procI|U2|Mux2~0_combout ))))

	.dataa(\procI|U2|registers[11][13]~q ),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[10][13]~q ),
	.datad(\procI|U2|Mux2~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux2~1 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneive_lcell_comb \procI|U2|Mux2~2 (
// Equation(s):
// \procI|U2|Mux2~2_combout  = (\procI|U2|data_out_A[15]~2_combout  & (\procI|U2|data_out_A[15]~1_combout )) # (!\procI|U2|data_out_A[15]~2_combout  & ((\procI|U2|data_out_A[15]~1_combout  & ((\procI|U2|Mux2~1_combout ))) # 
// (!\procI|U2|data_out_A[15]~1_combout  & (\procI|U2|registers[12][13]~q ))))

	.dataa(\procI|U2|data_out_A[15]~2_combout ),
	.datab(\procI|U2|data_out_A[15]~1_combout ),
	.datac(\procI|U2|registers[12][13]~q ),
	.datad(\procI|U2|Mux2~1_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux2~2 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_lcell_comb \procI|U2|Mux2~3 (
// Equation(s):
// \procI|U2|Mux2~3_combout  = (\procI|U2|data_out_A[15]~2_combout  & ((\procI|U2|Mux2~2_combout  & ((\procI|U2|registers[15][13]~q ))) # (!\procI|U2|Mux2~2_combout  & (\procI|U2|registers[13][13]~q )))) # (!\procI|U2|data_out_A[15]~2_combout  & 
// (((\procI|U2|Mux2~2_combout ))))

	.dataa(\procI|U2|data_out_A[15]~2_combout ),
	.datab(\procI|U2|registers[13][13]~q ),
	.datac(\procI|U2|registers[15][13]~q ),
	.datad(\procI|U2|Mux2~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux2~3 .lut_mask = 16'hF588;
defparam \procI|U2|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N23
dffeas \procI|U2|registers[3][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[3][13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[3][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N29
dffeas \procI|U2|registers[2][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[2][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[2][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N13
dffeas \procI|U2|registers[0][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[0][3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[0][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N28
cycloneive_lcell_comb \procI|U2|Mux2~6 (
// Equation(s):
// \procI|U2|Mux2~6_combout  = (\procI|register_read_addr_A [0] & (\procI|register_read_addr_A [1])) # (!\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1] & (\procI|U2|registers[2][13]~q )) # (!\procI|register_read_addr_A [1] & 
// ((\procI|U2|registers[0][13]~q )))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[2][13]~q ),
	.datad(\procI|U2|registers[0][13]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux2~6 .lut_mask = 16'hD9C8;
defparam \procI|U2|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N18
cycloneive_lcell_comb \procI|U2|Mux2~7 (
// Equation(s):
// \procI|U2|Mux2~7_combout  = (\procI|register_read_addr_A [0] & ((\procI|U2|Mux2~6_combout  & (\procI|U2|registers[3][13]~q )) # (!\procI|U2|Mux2~6_combout  & ((\procI|U2|registers[1][13]~q ))))) # (!\procI|register_read_addr_A [0] & 
// (((\procI|U2|Mux2~6_combout ))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|U2|registers[3][13]~q ),
	.datac(\procI|U2|registers[1][13]~q ),
	.datad(\procI|U2|Mux2~6_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux2~7 .lut_mask = 16'hDDA0;
defparam \procI|U2|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cycloneive_lcell_comb \procI|U2|data_out_A[15]~0 (
// Equation(s):
// \procI|U2|data_out_A[15]~0_combout  = (\procI|register_read_addr_A [4]) # ((!\procI|register_read_addr_A [3] & \procI|register_read_addr_A [2]))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|register_read_addr_A [4]),
	.datac(\procI|register_read_addr_A [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|U2|data_out_A[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|data_out_A[15]~0 .lut_mask = 16'hDCDC;
defparam \procI|U2|data_out_A[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N23
dffeas \procI|U2|registers[7][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[7][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N19
dffeas \procI|U2|registers[5][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[5][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[5][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N29
dffeas \procI|U2|registers[4][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[4][15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[4][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneive_lcell_comb \procI|U2|Mux2~4 (
// Equation(s):
// \procI|U2|Mux2~4_combout  = (\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1]) # ((\procI|U2|registers[5][13]~q )))) # (!\procI|register_read_addr_A [0] & (!\procI|register_read_addr_A [1] & ((\procI|U2|registers[4][13]~q ))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[5][13]~q ),
	.datad(\procI|U2|registers[4][13]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux2~4 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N21
dffeas \procI|U2|registers[6][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[6][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[6][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneive_lcell_comb \procI|U2|Mux2~5 (
// Equation(s):
// \procI|U2|Mux2~5_combout  = (\procI|U2|Mux2~4_combout  & ((\procI|U2|registers[7][13]~q ) # ((!\procI|register_read_addr_A [1])))) # (!\procI|U2|Mux2~4_combout  & (((\procI|U2|registers[6][13]~q  & \procI|register_read_addr_A [1]))))

	.dataa(\procI|U2|registers[7][13]~q ),
	.datab(\procI|U2|Mux2~4_combout ),
	.datac(\procI|U2|registers[6][13]~q ),
	.datad(\procI|register_read_addr_A [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux2~5 .lut_mask = 16'hB8CC;
defparam \procI|U2|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N6
cycloneive_lcell_comb \procI|U2|Mux2~8 (
// Equation(s):
// \procI|U2|Mux2~8_combout  = (\procI|U2|data_out_A[15]~0_combout  & (((\procI|U2|data_out_A[15]~3_combout ) # (\procI|U2|Mux2~5_combout )))) # (!\procI|U2|data_out_A[15]~0_combout  & (\procI|U2|Mux2~7_combout  & (!\procI|U2|data_out_A[15]~3_combout )))

	.dataa(\procI|U2|Mux2~7_combout ),
	.datab(\procI|U2|data_out_A[15]~0_combout ),
	.datac(\procI|U2|data_out_A[15]~3_combout ),
	.datad(\procI|U2|Mux2~5_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux2~8 .lut_mask = 16'hCEC2;
defparam \procI|U2|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N28
cycloneive_lcell_comb \procI|U2|Mux2~19 (
// Equation(s):
// \procI|U2|Mux2~19_combout  = (\procI|U2|data_out_A[15]~3_combout  & ((\procI|U2|Mux2~8_combout  & (\procI|U2|Mux2~18_combout )) # (!\procI|U2|Mux2~8_combout  & ((\procI|U2|Mux2~3_combout ))))) # (!\procI|U2|data_out_A[15]~3_combout  & 
// (((\procI|U2|Mux2~8_combout ))))

	.dataa(\procI|U2|Mux2~18_combout ),
	.datab(\procI|U2|data_out_A[15]~3_combout ),
	.datac(\procI|U2|Mux2~3_combout ),
	.datad(\procI|U2|Mux2~8_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux2~19 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneive_lcell_comb \procI|U2|data_out_A[15]~4 (
// Equation(s):
// \procI|U2|data_out_A[15]~4_combout  = ((\procI|register_read_addr_A [0]) # ((!\procI|register_read_addr_A [1]) # (!\procI|register_read_addr_A [3]))) # (!\procI|register_read_addr_A [2])

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|register_read_addr_A [0]),
	.datac(\procI|register_read_addr_A [3]),
	.datad(\procI|register_read_addr_A [1]),
	.cin(gnd),
	.combout(\procI|U2|data_out_A[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|data_out_A[15]~4 .lut_mask = 16'hDFFF;
defparam \procI|U2|data_out_A[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneive_lcell_comb \procI|U2|Mux2~20 (
// Equation(s):
// \procI|U2|Mux2~20_combout  = (\procI|U2|Mux2~19_combout  & ((\procI|register_read_addr_A [4]) # (\procI|U2|data_out_A[15]~4_combout )))

	.dataa(gnd),
	.datab(\procI|register_read_addr_A [4]),
	.datac(\procI|U2|Mux2~19_combout ),
	.datad(\procI|U2|data_out_A[15]~4_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux2~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux2~20 .lut_mask = 16'hF0C0;
defparam \procI|U2|Mux2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N23
dffeas \procI|U2|data_out_A[13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux2~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_A [13]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_A[13] .is_wysiwyg = "true";
defparam \procI|U2|data_out_A[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N11
dffeas \procI|A[13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_A [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A [13]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A[13] .is_wysiwyg = "true";
defparam \procI|A[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N9
dffeas \procI|I[2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|opcode_2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|I [2]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|I[2] .is_wysiwyg = "true";
defparam \procI|I[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N0
cycloneive_lcell_comb \procI|Mux142~0 (
// Equation(s):
// \procI|Mux142~0_combout  = (!\procI|I [4] & (\procI|I [31] & !\procI|I [5]))

	.dataa(\procI|I [4]),
	.datab(\procI|I [31]),
	.datac(\procI|I [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|Mux142~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux142~0 .lut_mask = 16'h0404;
defparam \procI|Mux142~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneive_lcell_comb \procI|register_data_in[5]~5 (
// Equation(s):
// \procI|register_data_in[5]~5_combout  = ((\procI|I [2] & (!\procI|I [1] & \procI|I [3]))) # (!\procI|Mux142~0_combout )

	.dataa(\procI|I [2]),
	.datab(\procI|Mux142~0_combout ),
	.datac(\procI|I [1]),
	.datad(\procI|I [3]),
	.cin(gnd),
	.combout(\procI|register_data_in[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|register_data_in[5]~5 .lut_mask = 16'h3B33;
defparam \procI|register_data_in[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneive_lcell_comb \procI|register_data_in[5]~6 (
// Equation(s):
// \procI|register_data_in[5]~6_combout  = (\procI|register_data_in[5]~4_combout  & (((!\procI|register_data_in[5]~3_combout )) # (!\procI|register_data_in[5]~5_combout ))) # (!\procI|register_data_in[5]~4_combout  & (((\procI|I [2]))))

	.dataa(\procI|register_data_in[5]~5_combout ),
	.datab(\procI|register_data_in[5]~4_combout ),
	.datac(\procI|register_data_in[5]~3_combout ),
	.datad(\procI|I [2]),
	.cin(gnd),
	.combout(\procI|register_data_in[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|register_data_in[5]~6 .lut_mask = 16'h7F4C;
defparam \procI|register_data_in[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N13
dffeas \procI|U2|registers[27][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[27][4]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[27][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[27][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N31
dffeas \procI|U2|registers[19][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[19][14]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[19][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[19][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N30
cycloneive_lcell_comb \procI|U2|Mux20~16 (
// Equation(s):
// \procI|U2|Mux20~16_combout  = (\procI|register_read_addr_B [2] & (((\procI|register_read_addr_B [3])))) # (!\procI|register_read_addr_B [2] & ((\procI|register_read_addr_B [3] & (\procI|U2|registers[27][11]~q )) # (!\procI|register_read_addr_B [3] & 
// ((\procI|U2|registers[19][11]~q )))))

	.dataa(\procI|U2|registers[27][11]~q ),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|U2|registers[19][11]~q ),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux20~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux20~16 .lut_mask = 16'hEE30;
defparam \procI|U2|Mux20~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N31
dffeas \procI|U2|registers[31][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[31][10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[31][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[31][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N29
dffeas \procI|U2|registers[23][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[23][9]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[23][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[23][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N30
cycloneive_lcell_comb \procI|U2|Mux20~17 (
// Equation(s):
// \procI|U2|Mux20~17_combout  = (\procI|U2|Mux20~16_combout  & (((\procI|U2|registers[31][11]~q )) # (!\procI|register_read_addr_B [2]))) # (!\procI|U2|Mux20~16_combout  & (\procI|register_read_addr_B [2] & ((\procI|U2|registers[23][11]~q ))))

	.dataa(\procI|U2|Mux20~16_combout ),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|U2|registers[31][11]~q ),
	.datad(\procI|U2|registers[23][11]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux20~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux20~17 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux20~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N31
dffeas \procI|U2|registers[17][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[17][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[17][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[17][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N29
dffeas \procI|U2|registers[21][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[21][5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[21][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[21][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
cycloneive_lcell_comb \procI|U2|Mux20~9 (
// Equation(s):
// \procI|U2|Mux20~9_combout  = (\procI|register_read_addr_B [3] & (\procI|register_read_addr_B [2])) # (!\procI|register_read_addr_B [3] & ((\procI|register_read_addr_B [2] & ((\procI|U2|registers[21][11]~q ))) # (!\procI|register_read_addr_B [2] & 
// (\procI|U2|registers[17][11]~q ))))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|U2|registers[17][11]~q ),
	.datad(\procI|U2|registers[21][11]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux20~9 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N15
dffeas \procI|U2|registers[29][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[29][12]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[29][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[29][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N21
dffeas \procI|U2|registers[25][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[25][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[25][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[25][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N20
cycloneive_lcell_comb \procI|U2|Mux20~10 (
// Equation(s):
// \procI|U2|Mux20~10_combout  = (\procI|U2|Mux20~9_combout  & ((\procI|U2|registers[29][11]~q ) # ((!\procI|register_read_addr_B [3])))) # (!\procI|U2|Mux20~9_combout  & (((\procI|U2|registers[25][11]~q  & \procI|register_read_addr_B [3]))))

	.dataa(\procI|U2|Mux20~9_combout ),
	.datab(\procI|U2|registers[29][11]~q ),
	.datac(\procI|U2|registers[25][11]~q ),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux20~10 .lut_mask = 16'hD8AA;
defparam \procI|U2|Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N27
dffeas \procI|U2|registers[20][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[20][8]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[20][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[20][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N5
dffeas \procI|U2|registers[16][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[16][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[16][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[16][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneive_lcell_comb \procI|U2|Mux20~13 (
// Equation(s):
// \procI|U2|Mux20~13_combout  = (\procI|register_read_addr_B [3] & (((\procI|register_read_addr_B [2])))) # (!\procI|register_read_addr_B [3] & ((\procI|register_read_addr_B [2] & (\procI|U2|registers[20][11]~q )) # (!\procI|register_read_addr_B [2] & 
// ((\procI|U2|registers[16][11]~q )))))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|registers[20][11]~q ),
	.datac(\procI|U2|registers[16][11]~q ),
	.datad(\procI|register_read_addr_B [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux20~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux20~13 .lut_mask = 16'hEE50;
defparam \procI|U2|Mux20~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N21
dffeas \procI|U2|registers[24][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[24][15]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[24][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[24][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N7
dffeas \procI|U2|registers[28][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[28][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[28][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[28][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N6
cycloneive_lcell_comb \procI|U2|Mux20~14 (
// Equation(s):
// \procI|U2|Mux20~14_combout  = (\procI|U2|Mux20~13_combout  & (((\procI|U2|registers[28][11]~q ) # (!\procI|register_read_addr_B [3])))) # (!\procI|U2|Mux20~13_combout  & (\procI|U2|registers[24][11]~q  & ((\procI|register_read_addr_B [3]))))

	.dataa(\procI|U2|Mux20~13_combout ),
	.datab(\procI|U2|registers[24][11]~q ),
	.datac(\procI|U2|registers[28][11]~q ),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux20~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux20~14 .lut_mask = 16'hE4AA;
defparam \procI|U2|Mux20~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N21
dffeas \procI|U2|registers[26][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[26][14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[26][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[26][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cycloneive_lcell_comb \procI|U2|registers~58 (
// Equation(s):
// \procI|U2|registers~58_combout  = (\procI|register_data_in [11]) # (\rstN~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\procI|register_data_in [11]),
	.datad(\rstN~q ),
	.cin(gnd),
	.combout(\procI|U2|registers~58_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~58 .lut_mask = 16'hFFF0;
defparam \procI|U2|registers~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N23
dffeas \procI|U2|registers[18][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|registers~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|U2|registers[18][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[18][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[18][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N20
cycloneive_lcell_comb \procI|U2|Mux20~11 (
// Equation(s):
// \procI|U2|Mux20~11_combout  = (\procI|register_read_addr_B [3] & ((\procI|register_read_addr_B [2]) # ((\procI|U2|registers[26][11]~q )))) # (!\procI|register_read_addr_B [3] & (!\procI|register_read_addr_B [2] & ((\procI|U2|registers[18][11]~q ))))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|U2|registers[26][11]~q ),
	.datad(\procI|U2|registers[18][11]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux20~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux20~11 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux20~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N9
dffeas \procI|U2|registers[30][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[30][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[30][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[30][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N21
dffeas \procI|U2|registers[22][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[22][10]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[22][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[22][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cycloneive_lcell_comb \procI|U2|Mux20~12 (
// Equation(s):
// \procI|U2|Mux20~12_combout  = (\procI|register_read_addr_B [2] & ((\procI|U2|Mux20~11_combout  & (\procI|U2|registers[30][11]~q )) # (!\procI|U2|Mux20~11_combout  & ((\procI|U2|registers[22][11]~q ))))) # (!\procI|register_read_addr_B [2] & 
// (\procI|U2|Mux20~11_combout ))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|Mux20~11_combout ),
	.datac(\procI|U2|registers[30][11]~q ),
	.datad(\procI|U2|registers[22][11]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux20~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux20~12 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux20~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneive_lcell_comb \procI|U2|Mux20~15 (
// Equation(s):
// \procI|U2|Mux20~15_combout  = (\procI|register_read_addr_B [1] & (((\procI|U2|Mux20~12_combout ) # (\procI|register_read_addr_B [0])))) # (!\procI|register_read_addr_B [1] & (\procI|U2|Mux20~14_combout  & ((!\procI|register_read_addr_B [0]))))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|U2|Mux20~14_combout ),
	.datac(\procI|U2|Mux20~12_combout ),
	.datad(\procI|register_read_addr_B [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux20~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux20~15 .lut_mask = 16'hAAE4;
defparam \procI|U2|Mux20~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneive_lcell_comb \procI|U2|Mux20~18 (
// Equation(s):
// \procI|U2|Mux20~18_combout  = (\procI|U2|Mux20~15_combout  & ((\procI|U2|Mux20~17_combout ) # ((!\procI|register_read_addr_B [0])))) # (!\procI|U2|Mux20~15_combout  & (((\procI|U2|Mux20~10_combout  & \procI|register_read_addr_B [0]))))

	.dataa(\procI|U2|Mux20~17_combout ),
	.datab(\procI|U2|Mux20~10_combout ),
	.datac(\procI|U2|Mux20~15_combout ),
	.datad(\procI|register_read_addr_B [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux20~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux20~18 .lut_mask = 16'hACF0;
defparam \procI|U2|Mux20~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N21
dffeas \procI|U2|registers[15][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[15][14]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[15][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[15][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N3
dffeas \procI|U2|registers[8][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[8][6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[8][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N9
dffeas \procI|U2|registers[9][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[9][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[9][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[9][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N2
cycloneive_lcell_comb \procI|U2|Mux20~0 (
// Equation(s):
// \procI|U2|Mux20~0_combout  = (\procI|register_read_addr_B [0] & ((\procI|register_read_addr_B [1]) # ((\procI|U2|registers[9][11]~q )))) # (!\procI|register_read_addr_B [0] & (!\procI|register_read_addr_B [1] & (\procI|U2|registers[8][11]~q )))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[8][11]~q ),
	.datad(\procI|U2|registers[9][11]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux20~0 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N3
dffeas \procI|U2|registers[11][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[11][1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[11][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N1
dffeas \procI|U2|registers[10][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[10][3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[10][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[10][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneive_lcell_comb \procI|U2|Mux20~1 (
// Equation(s):
// \procI|U2|Mux20~1_combout  = (\procI|U2|Mux20~0_combout  & (((\procI|U2|registers[11][11]~q )) # (!\procI|register_read_addr_B [1]))) # (!\procI|U2|Mux20~0_combout  & (\procI|register_read_addr_B [1] & ((\procI|U2|registers[10][11]~q ))))

	.dataa(\procI|U2|Mux20~0_combout ),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[11][11]~q ),
	.datad(\procI|U2|registers[10][11]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux20~1 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N19
dffeas \procI|U2|registers[12][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[12][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[12][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[12][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneive_lcell_comb \procI|U2|Mux20~2 (
// Equation(s):
// \procI|U2|Mux20~2_combout  = (\procI|U2|data_out_B[5]~1_combout  & ((\procI|U2|Mux20~1_combout ) # ((\procI|U2|data_out_B[5]~2_combout )))) # (!\procI|U2|data_out_B[5]~1_combout  & (((\procI|U2|registers[12][11]~q  & !\procI|U2|data_out_B[5]~2_combout 
// ))))

	.dataa(\procI|U2|Mux20~1_combout ),
	.datab(\procI|U2|data_out_B[5]~1_combout ),
	.datac(\procI|U2|registers[12][11]~q ),
	.datad(\procI|U2|data_out_B[5]~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux20~2 .lut_mask = 16'hCCB8;
defparam \procI|U2|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N9
dffeas \procI|U2|registers[13][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[13][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[13][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[13][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneive_lcell_comb \procI|U2|Mux20~3 (
// Equation(s):
// \procI|U2|Mux20~3_combout  = (\procI|U2|Mux20~2_combout  & ((\procI|U2|registers[15][11]~q ) # ((!\procI|U2|data_out_B[5]~2_combout )))) # (!\procI|U2|Mux20~2_combout  & (((\procI|U2|registers[13][11]~q  & \procI|U2|data_out_B[5]~2_combout ))))

	.dataa(\procI|U2|registers[15][11]~q ),
	.datab(\procI|U2|Mux20~2_combout ),
	.datac(\procI|U2|registers[13][11]~q ),
	.datad(\procI|U2|data_out_B[5]~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux20~3 .lut_mask = 16'hB8CC;
defparam \procI|U2|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N7
dffeas \procI|U2|registers[4][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[4][15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[4][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N13
dffeas \procI|U2|registers[5][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[5][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[5][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneive_lcell_comb \procI|U2|Mux20~4 (
// Equation(s):
// \procI|U2|Mux20~4_combout  = (\procI|register_read_addr_B [1] & (\procI|register_read_addr_B [0])) # (!\procI|register_read_addr_B [1] & ((\procI|register_read_addr_B [0] & ((\procI|U2|registers[5][11]~q ))) # (!\procI|register_read_addr_B [0] & 
// (\procI|U2|registers[4][11]~q ))))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[4][11]~q ),
	.datad(\procI|U2|registers[5][11]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux20~4 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N1
dffeas \procI|U2|registers[6][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[6][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneive_lcell_comb \procI|U2|Mux20~5 (
// Equation(s):
// \procI|U2|Mux20~5_combout  = (\procI|U2|Mux20~4_combout  & (((\procI|U2|registers[7][11]~q )) # (!\procI|register_read_addr_B [1]))) # (!\procI|U2|Mux20~4_combout  & (\procI|register_read_addr_B [1] & ((\procI|U2|registers[6][11]~q ))))

	.dataa(\procI|U2|Mux20~4_combout ),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[7][11]~q ),
	.datad(\procI|U2|registers[6][11]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux20~5 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N19
dffeas \procI|U2|registers[0][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[0][3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[0][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N25
dffeas \procI|U2|registers[2][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[2][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[2][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cycloneive_lcell_comb \procI|U2|Mux20~6 (
// Equation(s):
// \procI|U2|Mux20~6_combout  = (\procI|register_read_addr_B [0] & (\procI|register_read_addr_B [1])) # (!\procI|register_read_addr_B [0] & ((\procI|register_read_addr_B [1] & ((\procI|U2|registers[2][11]~q ))) # (!\procI|register_read_addr_B [1] & 
// (\procI|U2|registers[0][11]~q ))))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[0][11]~q ),
	.datad(\procI|U2|registers[2][11]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux20~6 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N21
dffeas \procI|U2|registers[1][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[1][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[1][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N15
dffeas \procI|U2|registers[3][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[3][13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[3][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N14
cycloneive_lcell_comb \procI|U2|Mux20~7 (
// Equation(s):
// \procI|U2|Mux20~7_combout  = (\procI|U2|Mux20~6_combout  & (((\procI|U2|registers[3][11]~q ) # (!\procI|register_read_addr_B [0])))) # (!\procI|U2|Mux20~6_combout  & (\procI|U2|registers[1][11]~q  & ((\procI|register_read_addr_B [0]))))

	.dataa(\procI|U2|Mux20~6_combout ),
	.datab(\procI|U2|registers[1][11]~q ),
	.datac(\procI|U2|registers[3][11]~q ),
	.datad(\procI|register_read_addr_B [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux20~7 .lut_mask = 16'hE4AA;
defparam \procI|U2|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneive_lcell_comb \procI|U2|Mux20~8 (
// Equation(s):
// \procI|U2|Mux20~8_combout  = (\procI|U2|data_out_B[5]~3_combout  & (((\procI|U2|data_out_B[5]~0_combout )))) # (!\procI|U2|data_out_B[5]~3_combout  & ((\procI|U2|data_out_B[5]~0_combout  & (\procI|U2|Mux20~5_combout )) # 
// (!\procI|U2|data_out_B[5]~0_combout  & ((\procI|U2|Mux20~7_combout )))))

	.dataa(\procI|U2|data_out_B[5]~3_combout ),
	.datab(\procI|U2|Mux20~5_combout ),
	.datac(\procI|U2|Mux20~7_combout ),
	.datad(\procI|U2|data_out_B[5]~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux20~8 .lut_mask = 16'hEE50;
defparam \procI|U2|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneive_lcell_comb \procI|U2|Mux20~19 (
// Equation(s):
// \procI|U2|Mux20~19_combout  = (\procI|U2|data_out_B[5]~3_combout  & ((\procI|U2|Mux20~8_combout  & (\procI|U2|Mux20~18_combout )) # (!\procI|U2|Mux20~8_combout  & ((\procI|U2|Mux20~3_combout ))))) # (!\procI|U2|data_out_B[5]~3_combout  & 
// (((\procI|U2|Mux20~8_combout ))))

	.dataa(\procI|U2|Mux20~18_combout ),
	.datab(\procI|U2|Mux20~3_combout ),
	.datac(\procI|U2|data_out_B[5]~3_combout ),
	.datad(\procI|U2|Mux20~8_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux20~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux20~19 .lut_mask = 16'hAFC0;
defparam \procI|U2|Mux20~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneive_lcell_comb \procI|U2|Mux20~20 (
// Equation(s):
// \procI|U2|Mux20~20_combout  = (\procI|U2|Mux20~19_combout  & ((\procI|register_read_addr_B [4]) # (\procI|U2|data_out_B[5]~4_combout )))

	.dataa(gnd),
	.datab(\procI|U2|Mux20~19_combout ),
	.datac(\procI|register_read_addr_B [4]),
	.datad(\procI|U2|data_out_B[5]~4_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux20~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux20~20 .lut_mask = 16'hCCC0;
defparam \procI|U2|Mux20~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N23
dffeas \procI|U2|data_out_B[11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux20~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_B [11]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_B[11] .is_wysiwyg = "true";
defparam \procI|U2|data_out_B[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N7
dffeas \procI|B[11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_B [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B [11]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B[11] .is_wysiwyg = "true";
defparam \procI|B[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N15
dffeas \procI|U2|registers[5][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[5][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[5][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N25
dffeas \procI|U2|registers[4][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[4][15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[4][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cycloneive_lcell_comb \procI|U2|Mux5~0 (
// Equation(s):
// \procI|U2|Mux5~0_combout  = (\procI|register_read_addr_A [1] & ((\procI|register_read_addr_A [0]) # ((\procI|U2|registers[6][10]~q )))) # (!\procI|register_read_addr_A [1] & (!\procI|register_read_addr_A [0] & ((\procI|U2|registers[4][10]~q ))))

	.dataa(\procI|register_read_addr_A [1]),
	.datab(\procI|register_read_addr_A [0]),
	.datac(\procI|U2|registers[6][10]~q ),
	.datad(\procI|U2|registers[4][10]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux5~0 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N17
dffeas \procI|U2|registers[7][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[7][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cycloneive_lcell_comb \procI|U2|Mux5~1 (
// Equation(s):
// \procI|U2|Mux5~1_combout  = (\procI|U2|Mux5~0_combout  & (((\procI|U2|registers[7][10]~q ) # (!\procI|register_read_addr_A [0])))) # (!\procI|U2|Mux5~0_combout  & (\procI|U2|registers[5][10]~q  & ((\procI|register_read_addr_A [0]))))

	.dataa(\procI|U2|registers[5][10]~q ),
	.datab(\procI|U2|Mux5~0_combout ),
	.datac(\procI|U2|registers[7][10]~q ),
	.datad(\procI|register_read_addr_A [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux5~1 .lut_mask = 16'hE2CC;
defparam \procI|U2|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N1
dffeas \procI|U2|registers[1][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[1][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[1][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N3
dffeas \procI|U2|registers[0][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[0][3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[0][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N0
cycloneive_lcell_comb \procI|U2|Mux5~6 (
// Equation(s):
// \procI|U2|Mux5~6_combout  = (\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1]) # ((\procI|U2|registers[1][10]~q )))) # (!\procI|register_read_addr_A [0] & (!\procI|register_read_addr_A [1] & ((\procI|U2|registers[0][10]~q ))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[1][10]~q ),
	.datad(\procI|U2|registers[0][10]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux5~6 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N19
dffeas \procI|U2|registers[2][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[2][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[2][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N21
dffeas \procI|U2|registers[3][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[3][13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[3][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N18
cycloneive_lcell_comb \procI|U2|Mux5~7 (
// Equation(s):
// \procI|U2|Mux5~7_combout  = (\procI|U2|Mux5~6_combout  & (((\procI|U2|registers[3][10]~q )) # (!\procI|register_read_addr_A [1]))) # (!\procI|U2|Mux5~6_combout  & (\procI|register_read_addr_A [1] & (\procI|U2|registers[2][10]~q )))

	.dataa(\procI|U2|Mux5~6_combout ),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[2][10]~q ),
	.datad(\procI|U2|registers[3][10]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux5~7 .lut_mask = 16'hEA62;
defparam \procI|U2|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N23
dffeas \procI|U2|registers[12][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[12][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[12][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N29
dffeas \procI|U2|registers[13][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[13][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[13][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[13][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N28
cycloneive_lcell_comb \procI|U2|Mux5~4 (
// Equation(s):
// \procI|U2|Mux5~4_combout  = (\procI|U2|data_out_A[15]~1_combout  & (((\procI|U2|data_out_A[15]~2_combout )))) # (!\procI|U2|data_out_A[15]~1_combout  & ((\procI|U2|data_out_A[15]~2_combout  & ((\procI|U2|registers[13][10]~q ))) # 
// (!\procI|U2|data_out_A[15]~2_combout  & (\procI|U2|registers[12][10]~q ))))

	.dataa(\procI|U2|registers[12][10]~q ),
	.datab(\procI|U2|data_out_A[15]~1_combout ),
	.datac(\procI|U2|registers[13][10]~q ),
	.datad(\procI|U2|data_out_A[15]~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux5~4 .lut_mask = 16'hFC22;
defparam \procI|U2|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N13
dffeas \procI|U2|registers[10][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[10][3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[10][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[10][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N15
dffeas \procI|U2|registers[8][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[8][6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[8][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[8][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
cycloneive_lcell_comb \procI|U2|Mux5~2 (
// Equation(s):
// \procI|U2|Mux5~2_combout  = (\procI|register_read_addr_A [1] & ((\procI|register_read_addr_A [0]) # ((\procI|U2|registers[10][10]~q )))) # (!\procI|register_read_addr_A [1] & (!\procI|register_read_addr_A [0] & ((\procI|U2|registers[8][10]~q ))))

	.dataa(\procI|register_read_addr_A [1]),
	.datab(\procI|register_read_addr_A [0]),
	.datac(\procI|U2|registers[10][10]~q ),
	.datad(\procI|U2|registers[8][10]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux5~2 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N23
dffeas \procI|U2|registers[11][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[11][1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[11][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N29
dffeas \procI|U2|registers[9][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[9][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[9][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[9][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N22
cycloneive_lcell_comb \procI|U2|Mux5~3 (
// Equation(s):
// \procI|U2|Mux5~3_combout  = (\procI|U2|Mux5~2_combout  & (((\procI|U2|registers[11][10]~q )) # (!\procI|register_read_addr_A [0]))) # (!\procI|U2|Mux5~2_combout  & (\procI|register_read_addr_A [0] & ((\procI|U2|registers[9][10]~q ))))

	.dataa(\procI|U2|Mux5~2_combout ),
	.datab(\procI|register_read_addr_A [0]),
	.datac(\procI|U2|registers[11][10]~q ),
	.datad(\procI|U2|registers[9][10]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux5~3 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneive_lcell_comb \procI|U2|registers~56 (
// Equation(s):
// \procI|U2|registers~56_combout  = (\rstN~q ) # (\procI|register_data_in [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstN~q ),
	.datad(\procI|register_data_in [10]),
	.cin(gnd),
	.combout(\procI|U2|registers~56_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~56 .lut_mask = 16'hFFF0;
defparam \procI|U2|registers~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N27
dffeas \procI|U2|registers[15][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[15][14]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[15][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[15][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N16
cycloneive_lcell_comb \procI|U2|Mux5~5 (
// Equation(s):
// \procI|U2|Mux5~5_combout  = (\procI|U2|data_out_A[15]~1_combout  & ((\procI|U2|Mux5~4_combout  & ((\procI|U2|registers[15][10]~q ))) # (!\procI|U2|Mux5~4_combout  & (\procI|U2|Mux5~3_combout )))) # (!\procI|U2|data_out_A[15]~1_combout  & 
// (\procI|U2|Mux5~4_combout ))

	.dataa(\procI|U2|data_out_A[15]~1_combout ),
	.datab(\procI|U2|Mux5~4_combout ),
	.datac(\procI|U2|Mux5~3_combout ),
	.datad(\procI|U2|registers[15][10]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux5~5 .lut_mask = 16'hEC64;
defparam \procI|U2|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cycloneive_lcell_comb \procI|U2|Mux5~8 (
// Equation(s):
// \procI|U2|Mux5~8_combout  = (\procI|U2|data_out_A[15]~3_combout  & (((\procI|U2|Mux5~5_combout ) # (\procI|U2|data_out_A[15]~0_combout )))) # (!\procI|U2|data_out_A[15]~3_combout  & (\procI|U2|Mux5~7_combout  & ((!\procI|U2|data_out_A[15]~0_combout ))))

	.dataa(\procI|U2|data_out_A[15]~3_combout ),
	.datab(\procI|U2|Mux5~7_combout ),
	.datac(\procI|U2|Mux5~5_combout ),
	.datad(\procI|U2|data_out_A[15]~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux5~8 .lut_mask = 16'hAAE4;
defparam \procI|U2|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N15
dffeas \procI|U2|registers[19][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[19][14]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[19][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[19][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N5
dffeas \procI|U2|registers[27][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[27][4]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[27][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[27][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cycloneive_lcell_comb \procI|U2|Mux5~16 (
// Equation(s):
// \procI|U2|Mux5~16_combout  = (\procI|register_read_addr_A [3] & (((\procI|U2|registers[27][10]~q ) # (\procI|register_read_addr_A [2])))) # (!\procI|register_read_addr_A [3] & (\procI|U2|registers[19][10]~q  & ((!\procI|register_read_addr_A [2]))))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|U2|registers[19][10]~q ),
	.datac(\procI|U2|registers[27][10]~q ),
	.datad(\procI|register_read_addr_A [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux5~16 .lut_mask = 16'hAAE4;
defparam \procI|U2|Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N9
dffeas \procI|U2|registers[23][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[23][9]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[23][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[23][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N19
dffeas \procI|U2|registers[31][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[31][10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[31][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[31][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
cycloneive_lcell_comb \procI|U2|Mux5~17 (
// Equation(s):
// \procI|U2|Mux5~17_combout  = (\procI|register_read_addr_A [2] & ((\procI|U2|Mux5~16_combout  & ((\procI|U2|registers[31][10]~q ))) # (!\procI|U2|Mux5~16_combout  & (\procI|U2|registers[23][10]~q )))) # (!\procI|register_read_addr_A [2] & 
// (\procI|U2|Mux5~16_combout ))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|U2|Mux5~16_combout ),
	.datac(\procI|U2|registers[23][10]~q ),
	.datad(\procI|U2|registers[31][10]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux5~17 .lut_mask = 16'hEC64;
defparam \procI|U2|Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N15
dffeas \procI|U2|registers[20][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[20][8]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[20][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[20][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N17
dffeas \procI|U2|registers[16][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[16][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[16][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[16][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N14
cycloneive_lcell_comb \procI|U2|Mux5~13 (
// Equation(s):
// \procI|U2|Mux5~13_combout  = (\procI|register_read_addr_A [2] & ((\procI|register_read_addr_A [3]) # ((\procI|U2|registers[20][10]~q )))) # (!\procI|register_read_addr_A [2] & (!\procI|register_read_addr_A [3] & ((\procI|U2|registers[16][10]~q ))))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[20][10]~q ),
	.datad(\procI|U2|registers[16][10]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux5~13 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N15
dffeas \procI|U2|registers[28][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[28][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[28][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[28][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N29
dffeas \procI|U2|registers[24][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[24][15]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[24][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[24][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N28
cycloneive_lcell_comb \procI|U2|Mux5~14 (
// Equation(s):
// \procI|U2|Mux5~14_combout  = (\procI|U2|Mux5~13_combout  & ((\procI|U2|registers[28][10]~q ) # ((!\procI|register_read_addr_A [3])))) # (!\procI|U2|Mux5~13_combout  & (((\procI|U2|registers[24][10]~q  & \procI|register_read_addr_A [3]))))

	.dataa(\procI|U2|Mux5~13_combout ),
	.datab(\procI|U2|registers[28][10]~q ),
	.datac(\procI|U2|registers[24][10]~q ),
	.datad(\procI|register_read_addr_A [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux5~14 .lut_mask = 16'hD8AA;
defparam \procI|U2|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N11
dffeas \procI|U2|registers[29][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[29][12]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[29][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[29][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N15
dffeas \procI|U2|registers[17][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[17][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[17][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[17][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N21
dffeas \procI|U2|registers[21][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[21][5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[21][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[21][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
cycloneive_lcell_comb \procI|U2|Mux5~11 (
// Equation(s):
// \procI|U2|Mux5~11_combout  = (\procI|register_read_addr_A [2] & (((\procI|U2|registers[21][10]~q ) # (\procI|register_read_addr_A [3])))) # (!\procI|register_read_addr_A [2] & (\procI|U2|registers[17][10]~q  & ((!\procI|register_read_addr_A [3]))))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|U2|registers[17][10]~q ),
	.datac(\procI|U2|registers[21][10]~q ),
	.datad(\procI|register_read_addr_A [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux5~11 .lut_mask = 16'hAAE4;
defparam \procI|U2|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N17
dffeas \procI|U2|registers[25][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[25][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[25][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[25][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
cycloneive_lcell_comb \procI|U2|Mux5~12 (
// Equation(s):
// \procI|U2|Mux5~12_combout  = (\procI|U2|Mux5~11_combout  & ((\procI|U2|registers[29][10]~q ) # ((!\procI|register_read_addr_A [3])))) # (!\procI|U2|Mux5~11_combout  & (((\procI|U2|registers[25][10]~q  & \procI|register_read_addr_A [3]))))

	.dataa(\procI|U2|registers[29][10]~q ),
	.datab(\procI|U2|Mux5~11_combout ),
	.datac(\procI|U2|registers[25][10]~q ),
	.datad(\procI|register_read_addr_A [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux5~12 .lut_mask = 16'hB8CC;
defparam \procI|U2|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N16
cycloneive_lcell_comb \procI|U2|Mux5~15 (
// Equation(s):
// \procI|U2|Mux5~15_combout  = (\procI|register_read_addr_A [0] & (((\procI|register_read_addr_A [1]) # (\procI|U2|Mux5~12_combout )))) # (!\procI|register_read_addr_A [0] & (\procI|U2|Mux5~14_combout  & (!\procI|register_read_addr_A [1])))

	.dataa(\procI|U2|Mux5~14_combout ),
	.datab(\procI|register_read_addr_A [0]),
	.datac(\procI|register_read_addr_A [1]),
	.datad(\procI|U2|Mux5~12_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux5~15 .lut_mask = 16'hCEC2;
defparam \procI|U2|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N25
dffeas \procI|U2|registers[26][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[26][14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[26][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[26][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N3
dffeas \procI|U2|registers[18][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[18][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[18][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[18][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneive_lcell_comb \procI|U2|Mux5~9 (
// Equation(s):
// \procI|U2|Mux5~9_combout  = (\procI|register_read_addr_A [3] & ((\procI|register_read_addr_A [2]) # ((\procI|U2|registers[26][10]~q )))) # (!\procI|register_read_addr_A [3] & (!\procI|register_read_addr_A [2] & ((\procI|U2|registers[18][10]~q ))))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[26][10]~q ),
	.datad(\procI|U2|registers[18][10]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux5~9 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N23
dffeas \procI|U2|registers[30][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[30][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[30][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[30][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N13
dffeas \procI|U2|registers[22][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[22][10]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[22][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[22][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N22
cycloneive_lcell_comb \procI|U2|Mux5~10 (
// Equation(s):
// \procI|U2|Mux5~10_combout  = (\procI|register_read_addr_A [2] & ((\procI|U2|Mux5~9_combout  & (\procI|U2|registers[30][10]~q )) # (!\procI|U2|Mux5~9_combout  & ((\procI|U2|registers[22][10]~q ))))) # (!\procI|register_read_addr_A [2] & 
// (\procI|U2|Mux5~9_combout ))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|U2|Mux5~9_combout ),
	.datac(\procI|U2|registers[30][10]~q ),
	.datad(\procI|U2|registers[22][10]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux5~10 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N2
cycloneive_lcell_comb \procI|U2|Mux5~18 (
// Equation(s):
// \procI|U2|Mux5~18_combout  = (\procI|U2|Mux5~15_combout  & ((\procI|U2|Mux5~17_combout ) # ((!\procI|register_read_addr_A [1])))) # (!\procI|U2|Mux5~15_combout  & (((\procI|register_read_addr_A [1] & \procI|U2|Mux5~10_combout ))))

	.dataa(\procI|U2|Mux5~17_combout ),
	.datab(\procI|U2|Mux5~15_combout ),
	.datac(\procI|register_read_addr_A [1]),
	.datad(\procI|U2|Mux5~10_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux5~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux5~18 .lut_mask = 16'hBC8C;
defparam \procI|U2|Mux5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N14
cycloneive_lcell_comb \procI|U2|Mux5~19 (
// Equation(s):
// \procI|U2|Mux5~19_combout  = (\procI|U2|Mux5~8_combout  & (((\procI|U2|Mux5~18_combout ) # (!\procI|U2|data_out_A[15]~0_combout )))) # (!\procI|U2|Mux5~8_combout  & (\procI|U2|Mux5~1_combout  & ((\procI|U2|data_out_A[15]~0_combout ))))

	.dataa(\procI|U2|Mux5~1_combout ),
	.datab(\procI|U2|Mux5~8_combout ),
	.datac(\procI|U2|Mux5~18_combout ),
	.datad(\procI|U2|data_out_A[15]~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux5~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux5~19 .lut_mask = 16'hE2CC;
defparam \procI|U2|Mux5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneive_lcell_comb \procI|U2|Mux5~20 (
// Equation(s):
// \procI|U2|Mux5~20_combout  = (\procI|U2|Mux5~19_combout  & ((\procI|U2|data_out_A[15]~4_combout ) # (\procI|register_read_addr_A [4])))

	.dataa(\procI|U2|data_out_A[15]~4_combout ),
	.datab(gnd),
	.datac(\procI|U2|Mux5~19_combout ),
	.datad(\procI|register_read_addr_A [4]),
	.cin(gnd),
	.combout(\procI|U2|Mux5~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux5~20 .lut_mask = 16'hF0A0;
defparam \procI|U2|Mux5~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N9
dffeas \procI|U2|data_out_A[10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux5~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_A [10]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_A[10] .is_wysiwyg = "true";
defparam \procI|U2|data_out_A[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N5
dffeas \procI|A[10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_A [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A [10]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A[10] .is_wysiwyg = "true";
defparam \procI|A[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
cycloneive_lcell_comb \procI|Mux2~0 (
// Equation(s):
// \procI|Mux2~0_combout  = (\procI|opcode_2 [2] & (\procI|U2|data_out_B [13])) # (!\procI|opcode_2 [2] & ((\procI|B [13])))

	.dataa(\procI|opcode_2 [2]),
	.datab(gnd),
	.datac(\procI|U2|data_out_B [13]),
	.datad(\procI|B [13]),
	.cin(gnd),
	.combout(\procI|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux2~0 .lut_mask = 16'hF5A0;
defparam \procI|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N18
cycloneive_lcell_comb \procI|Mux0~2 (
// Equation(s):
// \procI|Mux0~2_combout  = (\procI|opcode_2 [3] & (!\procI|opcode_2 [4] & !\procI|opcode_2 [5]))

	.dataa(\procI|opcode_2 [3]),
	.datab(gnd),
	.datac(\procI|opcode_2 [4]),
	.datad(\procI|opcode_2 [5]),
	.cin(gnd),
	.combout(\procI|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux0~2 .lut_mask = 16'h000A;
defparam \procI|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N20
cycloneive_lcell_comb \procI|dAddr[7]~0 (
// Equation(s):
// \procI|dAddr[7]~0_combout  = (\procI|Mux0~2_combout  & ((\procI|opcode_2 [1] & (\procI|opcode_2 [0] & !\procI|opcode_2 [2])) # (!\procI|opcode_2 [1] & (!\procI|opcode_2 [0] & \procI|opcode_2 [2]))))

	.dataa(\procI|opcode_2 [1]),
	.datab(\procI|opcode_2 [0]),
	.datac(\procI|opcode_2 [2]),
	.datad(\procI|Mux0~2_combout ),
	.cin(gnd),
	.combout(\procI|dAddr[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|dAddr[7]~0 .lut_mask = 16'h1800;
defparam \procI|dAddr[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N19
dffeas \procI|dAddr[13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|dAddr[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dAddr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dAddr[13] .is_wysiwyg = "true";
defparam \procI|dAddr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneive_lcell_comb \procI|Mux1~0 (
// Equation(s):
// \procI|Mux1~0_combout  = (\procI|opcode_2 [2] & ((\procI|U2|data_out_B [14]))) # (!\procI|opcode_2 [2] & (\procI|B [14]))

	.dataa(\procI|B [14]),
	.datab(\procI|U2|data_out_B [14]),
	.datac(\procI|opcode_2 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux1~0 .lut_mask = 16'hCACA;
defparam \procI|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N29
dffeas \procI|dAddr[14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|dAddr[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dAddr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dAddr[14] .is_wysiwyg = "true";
defparam \procI|dAddr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N6
cycloneive_lcell_comb \procI|Mux0~3 (
// Equation(s):
// \procI|Mux0~3_combout  = (\procI|opcode_2 [1] & (\procI|opcode_2 [0] & (!\procI|opcode_2 [2] & \procI|Mux0~2_combout )))

	.dataa(\procI|opcode_2 [1]),
	.datab(\procI|opcode_2 [0]),
	.datac(\procI|opcode_2 [2]),
	.datad(\procI|Mux0~2_combout ),
	.cin(gnd),
	.combout(\procI|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux0~3 .lut_mask = 16'h0800;
defparam \procI|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N16
cycloneive_lcell_comb \procI|dnWE~0 (
// Equation(s):
// \procI|dnWE~0_combout  = !\procI|Mux0~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|Mux0~3_combout ),
	.cin(gnd),
	.combout(\procI|dnWE~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|dnWE~0 .lut_mask = 16'h00FF;
defparam \procI|dnWE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N17
dffeas \procI|dnWE (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|dnWE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dnWE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dnWE .is_wysiwyg = "true";
defparam \procI|dnWE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N24
cycloneive_lcell_comb \dataMemI|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0 (
// Equation(s):
// \dataMemI|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout  = (\procI|dAddr [13] & (\procI|dAddr [14] & !\procI|dnWE~q ))

	.dataa(\procI|dAddr [13]),
	.datab(\procI|dAddr [14]),
	.datac(\procI|dnWE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0 .lut_mask = 16'h0808;
defparam \dataMemI|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N10
cycloneive_lcell_comb \dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~2 (
// Equation(s):
// \dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~2_combout  = (\procI|dAddr [14] & \procI|dAddr [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\procI|dAddr [14]),
	.datad(\procI|dAddr [13]),
	.cin(gnd),
	.combout(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~2 .lut_mask = 16'hF000;
defparam \dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N6
cycloneive_lcell_comb \procI|dDataO[9]~feeder (
// Equation(s):
// \procI|dDataO[9]~feeder_combout  = \procI|A [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|A [9]),
	.cin(gnd),
	.combout(\procI|dDataO[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|dDataO[9]~feeder .lut_mask = 16'hFF00;
defparam \procI|dDataO[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N7
dffeas \procI|dDataO[9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|dDataO[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|Mux0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dDataO [9]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dDataO[9] .is_wysiwyg = "true";
defparam \procI|dDataO[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N6
cycloneive_lcell_comb \procI|Mux142~2 (
// Equation(s):
// \procI|Mux142~2_combout  = (\procI|opcode_3 [4] & ((\procI|opcode_3 [3]) # ((\procI|opcode_3 [1] & \procI|opcode_3 [0])))) # (!\procI|opcode_3 [4] & ((\procI|opcode_3 [3] & ((!\procI|opcode_3 [0]) # (!\procI|opcode_3 [1]))) # (!\procI|opcode_3 [3] & 
// ((\procI|opcode_3 [1]) # (\procI|opcode_3 [0])))))

	.dataa(\procI|opcode_3 [4]),
	.datab(\procI|opcode_3 [3]),
	.datac(\procI|opcode_3 [1]),
	.datad(\procI|opcode_3 [0]),
	.cin(gnd),
	.combout(\procI|Mux142~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux142~2 .lut_mask = 16'hBDDC;
defparam \procI|Mux142~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N14
cycloneive_lcell_comb \procI|Mux142~1 (
// Equation(s):
// \procI|Mux142~1_combout  = (!\procI|opcode_3 [1] & (\procI|register_write_addr[4]~0_combout  & !\procI|opcode_3 [0]))

	.dataa(\procI|opcode_3 [1]),
	.datab(\procI|register_write_addr[4]~0_combout ),
	.datac(\procI|opcode_3 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|Mux142~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux142~1 .lut_mask = 16'h0404;
defparam \procI|Mux142~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N30
cycloneive_lcell_comb \procI|Mux142~3 (
// Equation(s):
// \procI|Mux142~3_combout  = (!\procI|opcode_3 [5] & ((\procI|Mux142~1_combout ) # ((!\procI|Mux142~2_combout  & !\procI|opcode_3 [2]))))

	.dataa(\procI|Mux142~2_combout ),
	.datab(\procI|Mux142~1_combout ),
	.datac(\procI|opcode_3 [5]),
	.datad(\procI|opcode_3 [2]),
	.cin(gnd),
	.combout(\procI|Mux142~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux142~3 .lut_mask = 16'h0C0D;
defparam \procI|Mux142~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N10
cycloneive_lcell_comb \procI|B_reg_1[0]~feeder (
// Equation(s):
// \procI|B_reg_1[0]~feeder_combout  = \procI|B_reg_0 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\procI|B_reg_0 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|B_reg_1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|B_reg_1[0]~feeder .lut_mask = 16'hF0F0;
defparam \procI|B_reg_1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N11
dffeas \procI|B_reg_1[0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|B_reg_1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B_reg_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B_reg_1[0] .is_wysiwyg = "true";
defparam \procI|B_reg_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N22
cycloneive_lcell_comb \procI|B_reg_2[0]~feeder (
// Equation(s):
// \procI|B_reg_2[0]~feeder_combout  = \procI|B_reg_1 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|B_reg_1 [0]),
	.cin(gnd),
	.combout(\procI|B_reg_2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|B_reg_2[0]~feeder .lut_mask = 16'hFF00;
defparam \procI|B_reg_2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N23
dffeas \procI|B_reg_2[0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|B_reg_2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B_reg_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B_reg_2[0] .is_wysiwyg = "true";
defparam \procI|B_reg_2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N1
dffeas \procI|Imm[0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|B_reg_2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|Imm [0]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|Imm[0] .is_wysiwyg = "true";
defparam \procI|Imm[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N25
dffeas \procI|U2|registers[8][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[8][6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[8][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N30
cycloneive_lcell_comb \procI|U2|Mux15~10 (
// Equation(s):
// \procI|U2|Mux15~10_combout  = (\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1]) # ((\procI|U2|registers[9][0]~q )))) # (!\procI|register_read_addr_A [0] & (!\procI|register_read_addr_A [1] & ((\procI|U2|registers[8][0]~q ))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[9][0]~q ),
	.datad(\procI|U2|registers[8][0]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux15~10 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N27
dffeas \procI|U2|registers[11][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[11][1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[11][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N25
dffeas \procI|U2|registers[10][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[10][3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[10][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneive_lcell_comb \procI|U2|Mux15~11 (
// Equation(s):
// \procI|U2|Mux15~11_combout  = (\procI|register_read_addr_A [1] & ((\procI|U2|Mux15~10_combout  & (\procI|U2|registers[11][0]~q )) # (!\procI|U2|Mux15~10_combout  & ((\procI|U2|registers[10][0]~q ))))) # (!\procI|register_read_addr_A [1] & 
// (\procI|U2|Mux15~10_combout ))

	.dataa(\procI|register_read_addr_A [1]),
	.datab(\procI|U2|Mux15~10_combout ),
	.datac(\procI|U2|registers[11][0]~q ),
	.datad(\procI|U2|registers[10][0]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux15~11 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N1
dffeas \procI|U2|registers[13][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[13][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[13][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N27
dffeas \procI|U2|registers[15][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[15][14]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[15][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N9
dffeas \procI|U2|registers[15][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[15][14]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[15][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[15][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N1
dffeas \procI|U2|registers[13][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[13][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[13][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N13
dffeas \procI|U2|registers[8][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[8][6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[8][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N9
dffeas \procI|U2|registers[9][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[9][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[9][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[9][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N12
cycloneive_lcell_comb \procI|U2|Mux16~0 (
// Equation(s):
// \procI|U2|Mux16~0_combout  = (\procI|register_read_addr_B [0] & ((\procI|register_read_addr_B [1]) # ((\procI|U2|registers[9][15]~q )))) # (!\procI|register_read_addr_B [0] & (!\procI|register_read_addr_B [1] & (\procI|U2|registers[8][15]~q )))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[8][15]~q ),
	.datad(\procI|U2|registers[9][15]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux16~0 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N21
dffeas \procI|U2|registers[11][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[11][1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[11][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N19
dffeas \procI|U2|registers[10][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[10][3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[10][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[10][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneive_lcell_comb \procI|U2|Mux16~1 (
// Equation(s):
// \procI|U2|Mux16~1_combout  = (\procI|U2|Mux16~0_combout  & (((\procI|U2|registers[11][15]~q )) # (!\procI|register_read_addr_B [1]))) # (!\procI|U2|Mux16~0_combout  & (\procI|register_read_addr_B [1] & ((\procI|U2|registers[10][15]~q ))))

	.dataa(\procI|U2|Mux16~0_combout ),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[11][15]~q ),
	.datad(\procI|U2|registers[10][15]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux16~1 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N11
dffeas \procI|U2|registers[12][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[12][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[12][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[12][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneive_lcell_comb \procI|U2|Mux16~2 (
// Equation(s):
// \procI|U2|Mux16~2_combout  = (\procI|U2|data_out_B[5]~1_combout  & ((\procI|U2|Mux16~1_combout ) # ((\procI|U2|data_out_B[5]~2_combout )))) # (!\procI|U2|data_out_B[5]~1_combout  & (((\procI|U2|registers[12][15]~q  & !\procI|U2|data_out_B[5]~2_combout 
// ))))

	.dataa(\procI|U2|Mux16~1_combout ),
	.datab(\procI|U2|data_out_B[5]~1_combout ),
	.datac(\procI|U2|registers[12][15]~q ),
	.datad(\procI|U2|data_out_B[5]~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux16~2 .lut_mask = 16'hCCB8;
defparam \procI|U2|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneive_lcell_comb \procI|U2|Mux16~3 (
// Equation(s):
// \procI|U2|Mux16~3_combout  = (\procI|U2|data_out_B[5]~2_combout  & ((\procI|U2|Mux16~2_combout  & (\procI|U2|registers[15][15]~q )) # (!\procI|U2|Mux16~2_combout  & ((\procI|U2|registers[13][15]~q ))))) # (!\procI|U2|data_out_B[5]~2_combout  & 
// (((\procI|U2|Mux16~2_combout ))))

	.dataa(\procI|U2|data_out_B[5]~2_combout ),
	.datab(\procI|U2|registers[15][15]~q ),
	.datac(\procI|U2|registers[13][15]~q ),
	.datad(\procI|U2|Mux16~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux16~3 .lut_mask = 16'hDDA0;
defparam \procI|U2|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N13
dffeas \procI|U2|registers[24][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[24][15]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[24][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[24][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N31
dffeas \procI|U2|registers[28][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[28][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[28][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[28][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N15
dffeas \procI|U2|registers[16][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[16][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[16][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[16][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N13
dffeas \procI|U2|registers[20][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[20][8]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[20][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[20][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N16
cycloneive_lcell_comb \procI|U2|Mux16~13 (
// Equation(s):
// \procI|U2|Mux16~13_combout  = (\procI|register_read_addr_B [2] & (((\procI|U2|registers[20][15]~q ) # (\procI|register_read_addr_B [3])))) # (!\procI|register_read_addr_B [2] & (\procI|U2|registers[16][15]~q  & ((!\procI|register_read_addr_B [3]))))

	.dataa(\procI|U2|registers[16][15]~q ),
	.datab(\procI|U2|registers[20][15]~q ),
	.datac(\procI|register_read_addr_B [2]),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux16~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux16~13 .lut_mask = 16'hF0CA;
defparam \procI|U2|Mux16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N30
cycloneive_lcell_comb \procI|U2|Mux16~14 (
// Equation(s):
// \procI|U2|Mux16~14_combout  = (\procI|register_read_addr_B [3] & ((\procI|U2|Mux16~13_combout  & ((\procI|U2|registers[28][15]~q ))) # (!\procI|U2|Mux16~13_combout  & (\procI|U2|registers[24][15]~q )))) # (!\procI|register_read_addr_B [3] & 
// (((\procI|U2|Mux16~13_combout ))))

	.dataa(\procI|U2|registers[24][15]~q ),
	.datab(\procI|register_read_addr_B [3]),
	.datac(\procI|U2|registers[28][15]~q ),
	.datad(\procI|U2|Mux16~13_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux16~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux16~14 .lut_mask = 16'hF388;
defparam \procI|U2|Mux16~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N17
dffeas \procI|U2|registers[26][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[26][14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[26][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[26][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N29
dffeas \procI|U2|registers[18][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[18][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[18][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[18][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cycloneive_lcell_comb \procI|U2|Mux16~11 (
// Equation(s):
// \procI|U2|Mux16~11_combout  = (\procI|register_read_addr_B [3] & ((\procI|U2|registers[26][15]~q ) # ((\procI|register_read_addr_B [2])))) # (!\procI|register_read_addr_B [3] & (((\procI|U2|registers[18][15]~q  & !\procI|register_read_addr_B [2]))))

	.dataa(\procI|U2|registers[26][15]~q ),
	.datab(\procI|register_read_addr_B [3]),
	.datac(\procI|U2|registers[18][15]~q ),
	.datad(\procI|register_read_addr_B [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux16~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux16~11 .lut_mask = 16'hCCB8;
defparam \procI|U2|Mux16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N15
dffeas \procI|U2|registers[30][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[30][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[30][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[30][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N13
dffeas \procI|U2|registers[22][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[22][10]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[22][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[22][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N14
cycloneive_lcell_comb \procI|U2|Mux16~12 (
// Equation(s):
// \procI|U2|Mux16~12_combout  = (\procI|register_read_addr_B [2] & ((\procI|U2|Mux16~11_combout  & (\procI|U2|registers[30][15]~q )) # (!\procI|U2|Mux16~11_combout  & ((\procI|U2|registers[22][15]~q ))))) # (!\procI|register_read_addr_B [2] & 
// (\procI|U2|Mux16~11_combout ))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|Mux16~11_combout ),
	.datac(\procI|U2|registers[30][15]~q ),
	.datad(\procI|U2|registers[22][15]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux16~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux16~12 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cycloneive_lcell_comb \procI|U2|Mux16~15 (
// Equation(s):
// \procI|U2|Mux16~15_combout  = (\procI|register_read_addr_B [1] & ((\procI|register_read_addr_B [0]) # ((\procI|U2|Mux16~12_combout )))) # (!\procI|register_read_addr_B [1] & (!\procI|register_read_addr_B [0] & (\procI|U2|Mux16~14_combout )))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|Mux16~14_combout ),
	.datad(\procI|U2|Mux16~12_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux16~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux16~15 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux16~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N21
dffeas \procI|U2|registers[27][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[27][4]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[27][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[27][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N23
dffeas \procI|U2|registers[19][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[19][14]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[19][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[19][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cycloneive_lcell_comb \procI|U2|Mux16~16 (
// Equation(s):
// \procI|U2|Mux16~16_combout  = (\procI|register_read_addr_B [2] & (((\procI|register_read_addr_B [3])))) # (!\procI|register_read_addr_B [2] & ((\procI|register_read_addr_B [3] & (\procI|U2|registers[27][15]~q )) # (!\procI|register_read_addr_B [3] & 
// ((\procI|U2|registers[19][15]~q )))))

	.dataa(\procI|U2|registers[27][15]~q ),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|U2|registers[19][15]~q ),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux16~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux16~16 .lut_mask = 16'hEE30;
defparam \procI|U2|Mux16~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N7
dffeas \procI|U2|registers[31][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[31][10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[31][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[31][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N13
dffeas \procI|U2|registers[23][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[23][9]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[23][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[23][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
cycloneive_lcell_comb \procI|U2|Mux16~17 (
// Equation(s):
// \procI|U2|Mux16~17_combout  = (\procI|U2|Mux16~16_combout  & (((\procI|U2|registers[31][15]~q )) # (!\procI|register_read_addr_B [2]))) # (!\procI|U2|Mux16~16_combout  & (\procI|register_read_addr_B [2] & ((\procI|U2|registers[23][15]~q ))))

	.dataa(\procI|U2|Mux16~16_combout ),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|U2|registers[31][15]~q ),
	.datad(\procI|U2|registers[23][15]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux16~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux16~17 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux16~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N5
dffeas \procI|U2|registers[21][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[21][5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[21][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[21][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N23
dffeas \procI|U2|registers[17][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[17][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[17][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[17][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N22
cycloneive_lcell_comb \procI|U2|Mux16~9 (
// Equation(s):
// \procI|U2|Mux16~9_combout  = (\procI|register_read_addr_B [3] & (((\procI|register_read_addr_B [2])))) # (!\procI|register_read_addr_B [3] & ((\procI|register_read_addr_B [2] & (\procI|U2|registers[21][15]~q )) # (!\procI|register_read_addr_B [2] & 
// ((\procI|U2|registers[17][15]~q )))))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|registers[21][15]~q ),
	.datac(\procI|U2|registers[17][15]~q ),
	.datad(\procI|register_read_addr_B [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux16~9 .lut_mask = 16'hEE50;
defparam \procI|U2|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N13
dffeas \procI|U2|registers[25][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[25][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[25][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[25][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N23
dffeas \procI|U2|registers[29][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[29][12]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[29][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[29][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
cycloneive_lcell_comb \procI|U2|Mux16~10 (
// Equation(s):
// \procI|U2|Mux16~10_combout  = (\procI|U2|Mux16~9_combout  & (((\procI|U2|registers[29][15]~q )) # (!\procI|register_read_addr_B [3]))) # (!\procI|U2|Mux16~9_combout  & (\procI|register_read_addr_B [3] & (\procI|U2|registers[25][15]~q )))

	.dataa(\procI|U2|Mux16~9_combout ),
	.datab(\procI|register_read_addr_B [3]),
	.datac(\procI|U2|registers[25][15]~q ),
	.datad(\procI|U2|registers[29][15]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux16~10 .lut_mask = 16'hEA62;
defparam \procI|U2|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N30
cycloneive_lcell_comb \procI|U2|Mux16~18 (
// Equation(s):
// \procI|U2|Mux16~18_combout  = (\procI|U2|Mux16~15_combout  & ((\procI|U2|Mux16~17_combout ) # ((!\procI|register_read_addr_B [0])))) # (!\procI|U2|Mux16~15_combout  & (((\procI|U2|Mux16~10_combout  & \procI|register_read_addr_B [0]))))

	.dataa(\procI|U2|Mux16~15_combout ),
	.datab(\procI|U2|Mux16~17_combout ),
	.datac(\procI|U2|Mux16~10_combout ),
	.datad(\procI|register_read_addr_B [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux16~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux16~18 .lut_mask = 16'hD8AA;
defparam \procI|U2|Mux16~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N7
dffeas \procI|U2|registers[0][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[0][3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[0][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N13
dffeas \procI|U2|registers[2][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[2][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[2][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N6
cycloneive_lcell_comb \procI|U2|Mux16~6 (
// Equation(s):
// \procI|U2|Mux16~6_combout  = (\procI|register_read_addr_B [0] & (\procI|register_read_addr_B [1])) # (!\procI|register_read_addr_B [0] & ((\procI|register_read_addr_B [1] & ((\procI|U2|registers[2][15]~q ))) # (!\procI|register_read_addr_B [1] & 
// (\procI|U2|registers[0][15]~q ))))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[0][15]~q ),
	.datad(\procI|U2|registers[2][15]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux16~6 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N13
dffeas \procI|U2|registers[1][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[1][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[1][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N14
cycloneive_lcell_comb \procI|U2|Mux16~7 (
// Equation(s):
// \procI|U2|Mux16~7_combout  = (\procI|register_read_addr_B [0] & ((\procI|U2|Mux16~6_combout  & (\procI|U2|registers[3][15]~q )) # (!\procI|U2|Mux16~6_combout  & ((\procI|U2|registers[1][15]~q ))))) # (!\procI|register_read_addr_B [0] & 
// (\procI|U2|Mux16~6_combout ))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|U2|Mux16~6_combout ),
	.datac(\procI|U2|registers[3][15]~q ),
	.datad(\procI|U2|registers[1][15]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux16~7 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N5
dffeas \procI|U2|registers[4][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[4][15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[4][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N19
dffeas \procI|U2|registers[5][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[5][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[5][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \procI|U2|Mux16~4 (
// Equation(s):
// \procI|U2|Mux16~4_combout  = (\procI|register_read_addr_B [1] & (\procI|register_read_addr_B [0])) # (!\procI|register_read_addr_B [1] & ((\procI|register_read_addr_B [0] & ((\procI|U2|registers[5][15]~q ))) # (!\procI|register_read_addr_B [0] & 
// (\procI|U2|registers[4][15]~q ))))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[4][15]~q ),
	.datad(\procI|U2|registers[5][15]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux16~4 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N3
dffeas \procI|U2|registers[7][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[7][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N25
dffeas \procI|U2|registers[6][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[6][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneive_lcell_comb \procI|U2|Mux16~5 (
// Equation(s):
// \procI|U2|Mux16~5_combout  = (\procI|U2|Mux16~4_combout  & (((\procI|U2|registers[7][15]~q )) # (!\procI|register_read_addr_B [1]))) # (!\procI|U2|Mux16~4_combout  & (\procI|register_read_addr_B [1] & ((\procI|U2|registers[6][15]~q ))))

	.dataa(\procI|U2|Mux16~4_combout ),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[7][15]~q ),
	.datad(\procI|U2|registers[6][15]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux16~5 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneive_lcell_comb \procI|U2|Mux16~8 (
// Equation(s):
// \procI|U2|Mux16~8_combout  = (\procI|U2|data_out_B[5]~3_combout  & (\procI|U2|data_out_B[5]~0_combout )) # (!\procI|U2|data_out_B[5]~3_combout  & ((\procI|U2|data_out_B[5]~0_combout  & ((\procI|U2|Mux16~5_combout ))) # (!\procI|U2|data_out_B[5]~0_combout  
// & (\procI|U2|Mux16~7_combout ))))

	.dataa(\procI|U2|data_out_B[5]~3_combout ),
	.datab(\procI|U2|data_out_B[5]~0_combout ),
	.datac(\procI|U2|Mux16~7_combout ),
	.datad(\procI|U2|Mux16~5_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux16~8 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneive_lcell_comb \procI|U2|Mux16~19 (
// Equation(s):
// \procI|U2|Mux16~19_combout  = (\procI|U2|data_out_B[5]~3_combout  & ((\procI|U2|Mux16~8_combout  & ((\procI|U2|Mux16~18_combout ))) # (!\procI|U2|Mux16~8_combout  & (\procI|U2|Mux16~3_combout )))) # (!\procI|U2|data_out_B[5]~3_combout  & 
// (((\procI|U2|Mux16~8_combout ))))

	.dataa(\procI|U2|data_out_B[5]~3_combout ),
	.datab(\procI|U2|Mux16~3_combout ),
	.datac(\procI|U2|Mux16~18_combout ),
	.datad(\procI|U2|Mux16~8_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux16~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux16~19 .lut_mask = 16'hF588;
defparam \procI|U2|Mux16~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneive_lcell_comb \procI|U2|Mux16~20 (
// Equation(s):
// \procI|U2|Mux16~20_combout  = (\procI|U2|Mux16~19_combout  & ((\procI|register_read_addr_B [4]) # (\procI|U2|data_out_B[5]~4_combout )))

	.dataa(gnd),
	.datab(\procI|register_read_addr_B [4]),
	.datac(\procI|U2|Mux16~19_combout ),
	.datad(\procI|U2|data_out_B[5]~4_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux16~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux16~20 .lut_mask = 16'hF0C0;
defparam \procI|U2|Mux16~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N15
dffeas \procI|U2|data_out_B[15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux16~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_B [15]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_B[15] .is_wysiwyg = "true";
defparam \procI|U2|data_out_B[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N31
dffeas \procI|B[15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_B [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B [15]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B[15] .is_wysiwyg = "true";
defparam \procI|B[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N4
cycloneive_lcell_comb \procI|Mux127~3 (
// Equation(s):
// \procI|Mux127~3_combout  = (!\procI|I [1] & (!\procI|I [0] & (\procI|B [15] & \procI|I [3])))

	.dataa(\procI|I [1]),
	.datab(\procI|I [0]),
	.datac(\procI|B [15]),
	.datad(\procI|I [3]),
	.cin(gnd),
	.combout(\procI|Mux127~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux127~3 .lut_mask = 16'h1000;
defparam \procI|Mux127~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N12
cycloneive_lcell_comb \procI|U1|Add0~28 (
// Equation(s):
// \procI|U1|Add0~28_combout  = ((\procI|A [14] $ (\procI|B [14] $ (!\procI|U1|Add0~27 )))) # (GND)
// \procI|U1|Add0~29  = CARRY((\procI|A [14] & ((\procI|B [14]) # (!\procI|U1|Add0~27 ))) # (!\procI|A [14] & (\procI|B [14] & !\procI|U1|Add0~27 )))

	.dataa(\procI|A [14]),
	.datab(\procI|B [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add0~27 ),
	.combout(\procI|U1|Add0~28_combout ),
	.cout(\procI|U1|Add0~29 ));
// synopsys translate_off
defparam \procI|U1|Add0~28 .lut_mask = 16'h698E;
defparam \procI|U1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N14
cycloneive_lcell_comb \procI|U1|Add0~30 (
// Equation(s):
// \procI|U1|Add0~30_combout  = (\procI|B [15] & ((\procI|A [15] & (\procI|U1|Add0~29  & VCC)) # (!\procI|A [15] & (!\procI|U1|Add0~29 )))) # (!\procI|B [15] & ((\procI|A [15] & (!\procI|U1|Add0~29 )) # (!\procI|A [15] & ((\procI|U1|Add0~29 ) # (GND)))))
// \procI|U1|Add0~31  = CARRY((\procI|B [15] & (!\procI|A [15] & !\procI|U1|Add0~29 )) # (!\procI|B [15] & ((!\procI|U1|Add0~29 ) # (!\procI|A [15]))))

	.dataa(\procI|B [15]),
	.datab(\procI|A [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add0~29 ),
	.combout(\procI|U1|Add0~30_combout ),
	.cout(\procI|U1|Add0~31 ));
// synopsys translate_off
defparam \procI|U1|Add0~30 .lut_mask = 16'h9617;
defparam \procI|U1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneive_lcell_comb \procI|U1|Add1~20 (
// Equation(s):
// \procI|U1|Add1~20_combout  = (\procI|A [10] & (\procI|U1|Add1~19  $ (GND))) # (!\procI|A [10] & (!\procI|U1|Add1~19  & VCC))
// \procI|U1|Add1~21  = CARRY((\procI|A [10] & !\procI|U1|Add1~19 ))

	.dataa(gnd),
	.datab(\procI|A [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add1~19 ),
	.combout(\procI|U1|Add1~20_combout ),
	.cout(\procI|U1|Add1~21 ));
// synopsys translate_off
defparam \procI|U1|Add1~20 .lut_mask = 16'hC30C;
defparam \procI|U1|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneive_lcell_comb \procI|U1|Add1~22 (
// Equation(s):
// \procI|U1|Add1~22_combout  = (\procI|A [11] & (!\procI|U1|Add1~21 )) # (!\procI|A [11] & ((\procI|U1|Add1~21 ) # (GND)))
// \procI|U1|Add1~23  = CARRY((!\procI|U1|Add1~21 ) # (!\procI|A [11]))

	.dataa(\procI|A [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add1~21 ),
	.combout(\procI|U1|Add1~22_combout ),
	.cout(\procI|U1|Add1~23 ));
// synopsys translate_off
defparam \procI|U1|Add1~22 .lut_mask = 16'h5A5F;
defparam \procI|U1|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneive_lcell_comb \procI|U1|Add1~24 (
// Equation(s):
// \procI|U1|Add1~24_combout  = (\procI|A [12] & (\procI|U1|Add1~23  $ (GND))) # (!\procI|A [12] & (!\procI|U1|Add1~23  & VCC))
// \procI|U1|Add1~25  = CARRY((\procI|A [12] & !\procI|U1|Add1~23 ))

	.dataa(gnd),
	.datab(\procI|A [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add1~23 ),
	.combout(\procI|U1|Add1~24_combout ),
	.cout(\procI|U1|Add1~25 ));
// synopsys translate_off
defparam \procI|U1|Add1~24 .lut_mask = 16'hC30C;
defparam \procI|U1|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \procI|U1|Add1~26 (
// Equation(s):
// \procI|U1|Add1~26_combout  = (\procI|A [13] & (!\procI|U1|Add1~25 )) # (!\procI|A [13] & ((\procI|U1|Add1~25 ) # (GND)))
// \procI|U1|Add1~27  = CARRY((!\procI|U1|Add1~25 ) # (!\procI|A [13]))

	.dataa(\procI|A [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add1~25 ),
	.combout(\procI|U1|Add1~26_combout ),
	.cout(\procI|U1|Add1~27 ));
// synopsys translate_off
defparam \procI|U1|Add1~26 .lut_mask = 16'h5A5F;
defparam \procI|U1|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneive_lcell_comb \procI|U1|Add1~28 (
// Equation(s):
// \procI|U1|Add1~28_combout  = (\procI|A [14] & (\procI|U1|Add1~27  $ (GND))) # (!\procI|A [14] & (!\procI|U1|Add1~27  & VCC))
// \procI|U1|Add1~29  = CARRY((\procI|A [14] & !\procI|U1|Add1~27 ))

	.dataa(\procI|A [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add1~27 ),
	.combout(\procI|U1|Add1~28_combout ),
	.cout(\procI|U1|Add1~29 ));
// synopsys translate_off
defparam \procI|U1|Add1~28 .lut_mask = 16'hA50A;
defparam \procI|U1|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneive_lcell_comb \procI|U1|Add1~30 (
// Equation(s):
// \procI|U1|Add1~30_combout  = (\procI|A [15] & (!\procI|U1|Add1~29 )) # (!\procI|A [15] & ((\procI|U1|Add1~29 ) # (GND)))
// \procI|U1|Add1~31  = CARRY((!\procI|U1|Add1~29 ) # (!\procI|A [15]))

	.dataa(gnd),
	.datab(\procI|A [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add1~29 ),
	.combout(\procI|U1|Add1~30_combout ),
	.cout(\procI|U1|Add1~31 ));
// synopsys translate_off
defparam \procI|U1|Add1~30 .lut_mask = 16'h3C3F;
defparam \procI|U1|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneive_lcell_comb \procI|Mux127~4 (
// Equation(s):
// \procI|Mux127~4_combout  = (\procI|I [1] & ((\procI|I [0] & (\procI|U1|Add0~30_combout )) # (!\procI|I [0] & ((\procI|U1|Add1~30_combout )))))

	.dataa(\procI|U1|Add0~30_combout ),
	.datab(\procI|I [0]),
	.datac(\procI|I [1]),
	.datad(\procI|U1|Add1~30_combout ),
	.cin(gnd),
	.combout(\procI|Mux127~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux127~4 .lut_mask = 16'hB080;
defparam \procI|Mux127~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N14
cycloneive_lcell_comb \procI|Mux127~5 (
// Equation(s):
// \procI|Mux127~5_combout  = (!\procI|I [2] & ((\procI|Mux127~3_combout ) # ((!\procI|I [3] & \procI|Mux127~4_combout ))))

	.dataa(\procI|Mux127~3_combout ),
	.datab(\procI|I [3]),
	.datac(\procI|I [2]),
	.datad(\procI|Mux127~4_combout ),
	.cin(gnd),
	.combout(\procI|Mux127~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux127~5 .lut_mask = 16'h0B0A;
defparam \procI|Mux127~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \procI|U1|Add2~24 (
// Equation(s):
// \procI|U1|Add2~24_combout  = (\procI|A [12] & ((GND) # (!\procI|U1|Add2~23 ))) # (!\procI|A [12] & (\procI|U1|Add2~23  $ (GND)))
// \procI|U1|Add2~25  = CARRY((\procI|A [12]) # (!\procI|U1|Add2~23 ))

	.dataa(gnd),
	.datab(\procI|A [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add2~23 ),
	.combout(\procI|U1|Add2~24_combout ),
	.cout(\procI|U1|Add2~25 ));
// synopsys translate_off
defparam \procI|U1|Add2~24 .lut_mask = 16'h3CCF;
defparam \procI|U1|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneive_lcell_comb \procI|U1|Add2~26 (
// Equation(s):
// \procI|U1|Add2~26_combout  = (\procI|A [13] & (\procI|U1|Add2~25  & VCC)) # (!\procI|A [13] & (!\procI|U1|Add2~25 ))
// \procI|U1|Add2~27  = CARRY((!\procI|A [13] & !\procI|U1|Add2~25 ))

	.dataa(gnd),
	.datab(\procI|A [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add2~25 ),
	.combout(\procI|U1|Add2~26_combout ),
	.cout(\procI|U1|Add2~27 ));
// synopsys translate_off
defparam \procI|U1|Add2~26 .lut_mask = 16'hC303;
defparam \procI|U1|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneive_lcell_comb \procI|U1|Add2~28 (
// Equation(s):
// \procI|U1|Add2~28_combout  = (\procI|A [14] & ((GND) # (!\procI|U1|Add2~27 ))) # (!\procI|A [14] & (\procI|U1|Add2~27  $ (GND)))
// \procI|U1|Add2~29  = CARRY((\procI|A [14]) # (!\procI|U1|Add2~27 ))

	.dataa(gnd),
	.datab(\procI|A [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add2~27 ),
	.combout(\procI|U1|Add2~28_combout ),
	.cout(\procI|U1|Add2~29 ));
// synopsys translate_off
defparam \procI|U1|Add2~28 .lut_mask = 16'h3CCF;
defparam \procI|U1|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneive_lcell_comb \procI|U1|Add2~30 (
// Equation(s):
// \procI|U1|Add2~30_combout  = \procI|A [15] $ (!\procI|U1|Add2~29 )

	.dataa(gnd),
	.datab(\procI|A [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(\procI|U1|Add2~29 ),
	.combout(\procI|U1|Add2~30_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|Add2~30 .lut_mask = 16'hC3C3;
defparam \procI|U1|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cycloneive_lcell_comb \procI|U1|Add3~26 (
// Equation(s):
// \procI|U1|Add3~26_combout  = (\procI|A [13] & (!\procI|U1|Add3~25 )) # (!\procI|A [13] & ((\procI|U1|Add3~25 ) # (GND)))
// \procI|U1|Add3~27  = CARRY((!\procI|U1|Add3~25 ) # (!\procI|A [13]))

	.dataa(\procI|A [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add3~25 ),
	.combout(\procI|U1|Add3~26_combout ),
	.cout(\procI|U1|Add3~27 ));
// synopsys translate_off
defparam \procI|U1|Add3~26 .lut_mask = 16'h5A5F;
defparam \procI|U1|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneive_lcell_comb \procI|U1|Add3~28 (
// Equation(s):
// \procI|U1|Add3~28_combout  = (\procI|A [14] & (\procI|U1|Add3~27  $ (GND))) # (!\procI|A [14] & (!\procI|U1|Add3~27  & VCC))
// \procI|U1|Add3~29  = CARRY((\procI|A [14] & !\procI|U1|Add3~27 ))

	.dataa(gnd),
	.datab(\procI|A [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add3~27 ),
	.combout(\procI|U1|Add3~28_combout ),
	.cout(\procI|U1|Add3~29 ));
// synopsys translate_off
defparam \procI|U1|Add3~28 .lut_mask = 16'hC30C;
defparam \procI|U1|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cycloneive_lcell_comb \procI|U1|Add3~30 (
// Equation(s):
// \procI|U1|Add3~30_combout  = (\procI|A [15] & (!\procI|U1|Add3~29 )) # (!\procI|A [15] & ((\procI|U1|Add3~29 ) # (GND)))
// \procI|U1|Add3~31  = CARRY((!\procI|U1|Add3~29 ) # (!\procI|A [15]))

	.dataa(gnd),
	.datab(\procI|A [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add3~29 ),
	.combout(\procI|U1|Add3~30_combout ),
	.cout(\procI|U1|Add3~31 ));
// synopsys translate_off
defparam \procI|U1|Add3~30 .lut_mask = 16'h3C3F;
defparam \procI|U1|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneive_lcell_comb \procI|Mux127~6 (
// Equation(s):
// \procI|Mux127~6_combout  = (!\procI|I [1] & ((\procI|I [0] & (\procI|U1|Add2~30_combout )) # (!\procI|I [0] & ((\procI|U1|Add3~30_combout )))))

	.dataa(\procI|I [1]),
	.datab(\procI|U1|Add2~30_combout ),
	.datac(\procI|I [0]),
	.datad(\procI|U1|Add3~30_combout ),
	.cin(gnd),
	.combout(\procI|Mux127~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux127~6 .lut_mask = 16'h4540;
defparam \procI|Mux127~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneive_lcell_comb \procI|Mux127~7 (
// Equation(s):
// \procI|Mux127~7_combout  = (\procI|Mux127~6_combout ) # ((\procI|I [1] & (\procI|A [14] & !\procI|I [0])))

	.dataa(\procI|I [1]),
	.datab(\procI|A [14]),
	.datac(\procI|I [0]),
	.datad(\procI|Mux127~6_combout ),
	.cin(gnd),
	.combout(\procI|Mux127~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux127~7 .lut_mask = 16'hFF08;
defparam \procI|Mux127~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneive_lcell_comb \procI|Mux127~8 (
// Equation(s):
// \procI|Mux127~8_combout  = (\procI|Mux127~5_combout ) # ((\procI|Mux127~7_combout  & (!\procI|I [3] & \procI|I [2])))

	.dataa(\procI|Mux127~5_combout ),
	.datab(\procI|Mux127~7_combout ),
	.datac(\procI|I [3]),
	.datad(\procI|I [2]),
	.cin(gnd),
	.combout(\procI|Mux127~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux127~8 .lut_mask = 16'hAEAA;
defparam \procI|Mux127~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N3
dffeas \dataMemI|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|dAddr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \dataMemI|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N4
cycloneive_lcell_comb \dataMemI|altsyncram_component|auto_generated|decode3|w_anode436w[2]~0 (
// Equation(s):
// \dataMemI|altsyncram_component|auto_generated|decode3|w_anode436w[2]~0_combout  = (\procI|dAddr [13] & (!\procI|dAddr [14] & !\procI|dnWE~q ))

	.dataa(\procI|dAddr [13]),
	.datab(\procI|dAddr [14]),
	.datac(\procI|dnWE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|decode3|w_anode436w[2]~0 .lut_mask = 16'h0202;
defparam \dataMemI|altsyncram_component|auto_generated|decode3|w_anode436w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N14
cycloneive_lcell_comb \dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~1 (
// Equation(s):
// \dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~1_combout  = (!\procI|dAddr [14] & \procI|dAddr [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\procI|dAddr [14]),
	.datad(\procI|dAddr [13]),
	.cin(gnd),
	.combout(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~1 .lut_mask = 16'h0F00;
defparam \dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N3
dffeas \procI|dDataO[15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|A [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|Mux0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dDataO [15]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dDataO[15] .is_wysiwyg = "true";
defparam \procI|dDataO[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N19
dffeas \procI|U2|registers[11][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[11][1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[11][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N9
dffeas \procI|U2|registers[10][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[10][3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[10][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N19
dffeas \procI|U2|registers[9][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[9][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[9][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N21
dffeas \procI|U2|registers[8][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[8][6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[8][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N18
cycloneive_lcell_comb \procI|U2|Mux14~0 (
// Equation(s):
// \procI|U2|Mux14~0_combout  = (\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1]) # ((\procI|U2|registers[9][1]~q )))) # (!\procI|register_read_addr_A [0] & (!\procI|register_read_addr_A [1] & ((\procI|U2|registers[8][1]~q ))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[9][1]~q ),
	.datad(\procI|U2|registers[8][1]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux14~0 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N8
cycloneive_lcell_comb \procI|U2|Mux14~1 (
// Equation(s):
// \procI|U2|Mux14~1_combout  = (\procI|register_read_addr_A [1] & ((\procI|U2|Mux14~0_combout  & (\procI|U2|registers[11][1]~q )) # (!\procI|U2|Mux14~0_combout  & ((\procI|U2|registers[10][1]~q ))))) # (!\procI|register_read_addr_A [1] & 
// (((\procI|U2|Mux14~0_combout ))))

	.dataa(\procI|register_read_addr_A [1]),
	.datab(\procI|U2|registers[11][1]~q ),
	.datac(\procI|U2|registers[10][1]~q ),
	.datad(\procI|U2|Mux14~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux14~1 .lut_mask = 16'hDDA0;
defparam \procI|U2|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N31
dffeas \procI|U2|registers[12][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[12][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[12][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneive_lcell_comb \procI|U2|Mux14~2 (
// Equation(s):
// \procI|U2|Mux14~2_combout  = (\procI|U2|data_out_A[15]~2_combout  & (((\procI|U2|data_out_A[15]~1_combout )))) # (!\procI|U2|data_out_A[15]~2_combout  & ((\procI|U2|data_out_A[15]~1_combout  & (\procI|U2|Mux14~1_combout )) # 
// (!\procI|U2|data_out_A[15]~1_combout  & ((\procI|U2|registers[12][1]~q )))))

	.dataa(\procI|U2|Mux14~1_combout ),
	.datab(\procI|U2|data_out_A[15]~2_combout ),
	.datac(\procI|U2|data_out_A[15]~1_combout ),
	.datad(\procI|U2|registers[12][1]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux14~2 .lut_mask = 16'hE3E0;
defparam \procI|U2|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N19
dffeas \procI|U2|registers[15][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[15][14]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[15][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N13
dffeas \procI|U2|registers[13][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[13][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[13][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneive_lcell_comb \procI|U2|Mux14~3 (
// Equation(s):
// \procI|U2|Mux14~3_combout  = (\procI|U2|data_out_A[15]~2_combout  & ((\procI|U2|Mux14~2_combout  & (\procI|U2|registers[15][1]~q )) # (!\procI|U2|Mux14~2_combout  & ((\procI|U2|registers[13][1]~q ))))) # (!\procI|U2|data_out_A[15]~2_combout  & 
// (\procI|U2|Mux14~2_combout ))

	.dataa(\procI|U2|data_out_A[15]~2_combout ),
	.datab(\procI|U2|Mux14~2_combout ),
	.datac(\procI|U2|registers[15][1]~q ),
	.datad(\procI|U2|registers[13][1]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux14~3 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N23
dffeas \procI|U2|registers[30][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[30][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[30][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[30][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N13
dffeas \procI|U2|registers[22][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[22][10]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[22][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[22][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N25
dffeas \procI|U2|registers[26][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[26][14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[26][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[26][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N10
cycloneive_lcell_comb \procI|U2|registers~38 (
// Equation(s):
// \procI|U2|registers~38_combout  = (!\procI|register_data_in [1] & !\rstN~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\procI|register_data_in [1]),
	.datad(\rstN~q ),
	.cin(gnd),
	.combout(\procI|U2|registers~38_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~38 .lut_mask = 16'h000F;
defparam \procI|U2|registers~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N11
dffeas \procI|U2|registers[18][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|registers~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|U2|registers[18][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[18][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[18][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N28
cycloneive_lcell_comb \procI|U2|Mux14~11 (
// Equation(s):
// \procI|U2|Mux14~11_combout  = (\procI|register_read_addr_A [3] & ((\procI|U2|registers[26][1]~q ) # ((\procI|register_read_addr_A [2])))) # (!\procI|register_read_addr_A [3] & (((!\procI|register_read_addr_A [2] & !\procI|U2|registers[18][1]~q ))))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|U2|registers[26][1]~q ),
	.datac(\procI|register_read_addr_A [2]),
	.datad(\procI|U2|registers[18][1]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux14~11 .lut_mask = 16'hA8AD;
defparam \procI|U2|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cycloneive_lcell_comb \procI|U2|Mux14~12 (
// Equation(s):
// \procI|U2|Mux14~12_combout  = (\procI|register_read_addr_A [2] & ((\procI|U2|Mux14~11_combout  & (\procI|U2|registers[30][1]~q )) # (!\procI|U2|Mux14~11_combout  & ((\procI|U2|registers[22][1]~q ))))) # (!\procI|register_read_addr_A [2] & 
// (((\procI|U2|Mux14~11_combout ))))

	.dataa(\procI|U2|registers[30][1]~q ),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[22][1]~q ),
	.datad(\procI|U2|Mux14~11_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux14~12 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N15
dffeas \procI|U2|registers[28][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[28][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[28][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[28][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N19
dffeas \procI|U2|registers[20][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[20][8]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[20][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[20][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N29
dffeas \procI|U2|registers[16][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[16][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[16][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[16][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneive_lcell_comb \procI|U2|Mux14~13 (
// Equation(s):
// \procI|U2|Mux14~13_combout  = (\procI|register_read_addr_A [2] & ((\procI|register_read_addr_A [3]) # ((\procI|U2|registers[20][1]~q )))) # (!\procI|register_read_addr_A [2] & (!\procI|register_read_addr_A [3] & ((\procI|U2|registers[16][1]~q ))))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[20][1]~q ),
	.datad(\procI|U2|registers[16][1]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux14~13 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N29
dffeas \procI|U2|registers[24][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[24][15]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[24][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[24][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N28
cycloneive_lcell_comb \procI|U2|Mux14~14 (
// Equation(s):
// \procI|U2|Mux14~14_combout  = (\procI|U2|Mux14~13_combout  & ((\procI|U2|registers[28][1]~q ) # ((!\procI|register_read_addr_A [3])))) # (!\procI|U2|Mux14~13_combout  & (((\procI|U2|registers[24][1]~q  & \procI|register_read_addr_A [3]))))

	.dataa(\procI|U2|registers[28][1]~q ),
	.datab(\procI|U2|Mux14~13_combout ),
	.datac(\procI|U2|registers[24][1]~q ),
	.datad(\procI|register_read_addr_A [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux14~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux14~14 .lut_mask = 16'hB8CC;
defparam \procI|U2|Mux14~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneive_lcell_comb \procI|U2|Mux14~15 (
// Equation(s):
// \procI|U2|Mux14~15_combout  = (\procI|register_read_addr_A [1] & ((\procI|U2|Mux14~12_combout ) # ((\procI|register_read_addr_A [0])))) # (!\procI|register_read_addr_A [1] & (((\procI|U2|Mux14~14_combout  & !\procI|register_read_addr_A [0]))))

	.dataa(\procI|U2|Mux14~12_combout ),
	.datab(\procI|U2|Mux14~14_combout ),
	.datac(\procI|register_read_addr_A [1]),
	.datad(\procI|register_read_addr_A [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux14~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux14~15 .lut_mask = 16'hF0AC;
defparam \procI|U2|Mux14~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N15
dffeas \procI|U2|registers[19][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[19][14]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[19][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[19][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N29
dffeas \procI|U2|registers[27][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[27][4]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[27][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[27][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
cycloneive_lcell_comb \procI|U2|Mux14~16 (
// Equation(s):
// \procI|U2|Mux14~16_combout  = (\procI|register_read_addr_A [3] & (((\procI|U2|registers[27][1]~q ) # (\procI|register_read_addr_A [2])))) # (!\procI|register_read_addr_A [3] & (\procI|U2|registers[19][1]~q  & ((!\procI|register_read_addr_A [2]))))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|U2|registers[19][1]~q ),
	.datac(\procI|U2|registers[27][1]~q ),
	.datad(\procI|register_read_addr_A [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux14~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux14~16 .lut_mask = 16'hAAE4;
defparam \procI|U2|Mux14~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N15
dffeas \procI|U2|registers[31][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[31][10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[31][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[31][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N5
dffeas \procI|U2|registers[23][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[23][9]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[23][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[23][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N4
cycloneive_lcell_comb \procI|U2|Mux14~17 (
// Equation(s):
// \procI|U2|Mux14~17_combout  = (\procI|U2|Mux14~16_combout  & ((\procI|U2|registers[31][1]~q ) # ((!\procI|register_read_addr_A [2])))) # (!\procI|U2|Mux14~16_combout  & (((\procI|U2|registers[23][1]~q  & \procI|register_read_addr_A [2]))))

	.dataa(\procI|U2|Mux14~16_combout ),
	.datab(\procI|U2|registers[31][1]~q ),
	.datac(\procI|U2|registers[23][1]~q ),
	.datad(\procI|register_read_addr_A [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux14~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux14~17 .lut_mask = 16'hD8AA;
defparam \procI|U2|Mux14~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N13
dffeas \procI|U2|registers[21][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[21][5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[21][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[21][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N7
dffeas \procI|U2|registers[17][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[17][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[17][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[17][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cycloneive_lcell_comb \procI|U2|Mux14~9 (
// Equation(s):
// \procI|U2|Mux14~9_combout  = (\procI|register_read_addr_A [3] & (\procI|register_read_addr_A [2])) # (!\procI|register_read_addr_A [3] & ((\procI|register_read_addr_A [2] & (\procI|U2|registers[21][1]~q )) # (!\procI|register_read_addr_A [2] & 
// ((\procI|U2|registers[17][1]~q )))))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[21][1]~q ),
	.datad(\procI|U2|registers[17][1]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux14~9 .lut_mask = 16'hD9C8;
defparam \procI|U2|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N19
dffeas \procI|U2|registers[29][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[29][12]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[29][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[29][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N25
dffeas \procI|U2|registers[25][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[25][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[25][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[25][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N18
cycloneive_lcell_comb \procI|U2|Mux14~10 (
// Equation(s):
// \procI|U2|Mux14~10_combout  = (\procI|U2|Mux14~9_combout  & (((\procI|U2|registers[29][1]~q )) # (!\procI|register_read_addr_A [3]))) # (!\procI|U2|Mux14~9_combout  & (\procI|register_read_addr_A [3] & ((\procI|U2|registers[25][1]~q ))))

	.dataa(\procI|U2|Mux14~9_combout ),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[29][1]~q ),
	.datad(\procI|U2|registers[25][1]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux14~10 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneive_lcell_comb \procI|U2|Mux14~18 (
// Equation(s):
// \procI|U2|Mux14~18_combout  = (\procI|register_read_addr_A [0] & ((\procI|U2|Mux14~15_combout  & (\procI|U2|Mux14~17_combout )) # (!\procI|U2|Mux14~15_combout  & ((\procI|U2|Mux14~10_combout ))))) # (!\procI|register_read_addr_A [0] & 
// (\procI|U2|Mux14~15_combout ))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|U2|Mux14~15_combout ),
	.datac(\procI|U2|Mux14~17_combout ),
	.datad(\procI|U2|Mux14~10_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux14~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux14~18 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux14~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N9
dffeas \procI|U2|registers[5][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[5][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[5][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N3
dffeas \procI|U2|registers[4][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[4][15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[4][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneive_lcell_comb \procI|U2|Mux14~4 (
// Equation(s):
// \procI|U2|Mux14~4_combout  = (\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1]) # ((\procI|U2|registers[5][1]~q )))) # (!\procI|register_read_addr_A [0] & (!\procI|register_read_addr_A [1] & ((\procI|U2|registers[4][1]~q ))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[5][1]~q ),
	.datad(\procI|U2|registers[4][1]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux14~4 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N1
dffeas \procI|U2|registers[6][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[6][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N27
dffeas \procI|U2|registers[7][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[7][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cycloneive_lcell_comb \procI|U2|Mux14~5 (
// Equation(s):
// \procI|U2|Mux14~5_combout  = (\procI|register_read_addr_A [1] & ((\procI|U2|Mux14~4_combout  & ((\procI|U2|registers[7][1]~q ))) # (!\procI|U2|Mux14~4_combout  & (\procI|U2|registers[6][1]~q )))) # (!\procI|register_read_addr_A [1] & 
// (\procI|U2|Mux14~4_combout ))

	.dataa(\procI|register_read_addr_A [1]),
	.datab(\procI|U2|Mux14~4_combout ),
	.datac(\procI|U2|registers[6][1]~q ),
	.datad(\procI|U2|registers[7][1]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux14~5 .lut_mask = 16'hEC64;
defparam \procI|U2|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N23
dffeas \procI|U2|registers[3][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[3][13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[3][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N21
dffeas \procI|U2|registers[1][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[1][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[1][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N29
dffeas \procI|U2|registers[2][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[2][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[2][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N28
cycloneive_lcell_comb \procI|U2|Mux14~6 (
// Equation(s):
// \procI|U2|Mux14~6_combout  = (\procI|register_read_addr_A [1] & (((\procI|U2|registers[2][1]~q ) # (\procI|register_read_addr_A [0])))) # (!\procI|register_read_addr_A [1] & (\procI|U2|registers[0][1]~q  & ((!\procI|register_read_addr_A [0]))))

	.dataa(\procI|U2|registers[0][1]~q ),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[2][1]~q ),
	.datad(\procI|register_read_addr_A [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux14~6 .lut_mask = 16'hCCE2;
defparam \procI|U2|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneive_lcell_comb \procI|U2|Mux14~7 (
// Equation(s):
// \procI|U2|Mux14~7_combout  = (\procI|register_read_addr_A [0] & ((\procI|U2|Mux14~6_combout  & (\procI|U2|registers[3][1]~q )) # (!\procI|U2|Mux14~6_combout  & ((\procI|U2|registers[1][1]~q ))))) # (!\procI|register_read_addr_A [0] & 
// (((\procI|U2|Mux14~6_combout ))))

	.dataa(\procI|U2|registers[3][1]~q ),
	.datab(\procI|register_read_addr_A [0]),
	.datac(\procI|U2|registers[1][1]~q ),
	.datad(\procI|U2|Mux14~6_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux14~7 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cycloneive_lcell_comb \procI|U2|Mux14~8 (
// Equation(s):
// \procI|U2|Mux14~8_combout  = (\procI|U2|data_out_A[15]~3_combout  & (((\procI|U2|data_out_A[15]~0_combout )))) # (!\procI|U2|data_out_A[15]~3_combout  & ((\procI|U2|data_out_A[15]~0_combout  & (\procI|U2|Mux14~5_combout )) # 
// (!\procI|U2|data_out_A[15]~0_combout  & ((\procI|U2|Mux14~7_combout )))))

	.dataa(\procI|U2|data_out_A[15]~3_combout ),
	.datab(\procI|U2|Mux14~5_combout ),
	.datac(\procI|U2|Mux14~7_combout ),
	.datad(\procI|U2|data_out_A[15]~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux14~8 .lut_mask = 16'hEE50;
defparam \procI|U2|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cycloneive_lcell_comb \procI|U2|Mux14~19 (
// Equation(s):
// \procI|U2|Mux14~19_combout  = (\procI|U2|data_out_A[15]~3_combout  & ((\procI|U2|Mux14~8_combout  & ((\procI|U2|Mux14~18_combout ))) # (!\procI|U2|Mux14~8_combout  & (\procI|U2|Mux14~3_combout )))) # (!\procI|U2|data_out_A[15]~3_combout  & 
// (((\procI|U2|Mux14~8_combout ))))

	.dataa(\procI|U2|Mux14~3_combout ),
	.datab(\procI|U2|Mux14~18_combout ),
	.datac(\procI|U2|data_out_A[15]~3_combout ),
	.datad(\procI|U2|Mux14~8_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux14~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux14~19 .lut_mask = 16'hCFA0;
defparam \procI|U2|Mux14~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneive_lcell_comb \procI|U2|Mux14~20 (
// Equation(s):
// \procI|U2|Mux14~20_combout  = (\procI|U2|Mux14~19_combout  & ((\procI|U2|data_out_A[15]~4_combout ) # (\procI|register_read_addr_A [4])))

	.dataa(\procI|U2|data_out_A[15]~4_combout ),
	.datab(\procI|register_read_addr_A [4]),
	.datac(gnd),
	.datad(\procI|U2|Mux14~19_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux14~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux14~20 .lut_mask = 16'hEE00;
defparam \procI|U2|Mux14~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N7
dffeas \procI|U2|data_out_A[1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux14~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_A[1] .is_wysiwyg = "true";
defparam \procI|U2|data_out_A[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N3
dffeas \procI|A[1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_A [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A[1] .is_wysiwyg = "true";
defparam \procI|A[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N22
cycloneive_lcell_comb \procI|B_reg_1[1]~feeder (
// Equation(s):
// \procI|B_reg_1[1]~feeder_combout  = \procI|B_reg_0 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|B_reg_0 [1]),
	.cin(gnd),
	.combout(\procI|B_reg_1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|B_reg_1[1]~feeder .lut_mask = 16'hFF00;
defparam \procI|B_reg_1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N23
dffeas \procI|B_reg_1[1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|B_reg_1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B_reg_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B_reg_1[1] .is_wysiwyg = "true";
defparam \procI|B_reg_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N26
cycloneive_lcell_comb \procI|B_reg_2[1]~feeder (
// Equation(s):
// \procI|B_reg_2[1]~feeder_combout  = \procI|B_reg_1 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\procI|B_reg_1 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|B_reg_2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|B_reg_2[1]~feeder .lut_mask = 16'hF0F0;
defparam \procI|B_reg_2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N27
dffeas \procI|B_reg_2[1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|B_reg_2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B_reg_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B_reg_2[1] .is_wysiwyg = "true";
defparam \procI|B_reg_2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N19
dffeas \procI|Imm[1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|B_reg_2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|Imm [1]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|Imm[1] .is_wysiwyg = "true";
defparam \procI|Imm[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneive_lcell_comb \procI|U1|Add2~0 (
// Equation(s):
// \procI|U1|Add2~0_combout  = (\procI|A [0] & ((GND) # (!\procI|Imm [0]))) # (!\procI|A [0] & (\procI|Imm [0] $ (GND)))
// \procI|U1|Add2~1  = CARRY((\procI|A [0]) # (!\procI|Imm [0]))

	.dataa(\procI|A [0]),
	.datab(\procI|Imm [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\procI|U1|Add2~0_combout ),
	.cout(\procI|U1|Add2~1 ));
// synopsys translate_off
defparam \procI|U1|Add2~0 .lut_mask = 16'h66BB;
defparam \procI|U1|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneive_lcell_comb \procI|U1|Add2~2 (
// Equation(s):
// \procI|U1|Add2~2_combout  = (\procI|A [1] & ((\procI|Imm [1] & (!\procI|U1|Add2~1 )) # (!\procI|Imm [1] & (\procI|U1|Add2~1  & VCC)))) # (!\procI|A [1] & ((\procI|Imm [1] & ((\procI|U1|Add2~1 ) # (GND))) # (!\procI|Imm [1] & (!\procI|U1|Add2~1 ))))
// \procI|U1|Add2~3  = CARRY((\procI|A [1] & (\procI|Imm [1] & !\procI|U1|Add2~1 )) # (!\procI|A [1] & ((\procI|Imm [1]) # (!\procI|U1|Add2~1 ))))

	.dataa(\procI|A [1]),
	.datab(\procI|Imm [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add2~1 ),
	.combout(\procI|U1|Add2~2_combout ),
	.cout(\procI|U1|Add2~3 ));
// synopsys translate_off
defparam \procI|U1|Add2~2 .lut_mask = 16'h694D;
defparam \procI|U1|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneive_lcell_comb \procI|U1|Add3~0 (
// Equation(s):
// \procI|U1|Add3~0_combout  = \procI|A [0] $ (VCC)
// \procI|U1|Add3~1  = CARRY(\procI|A [0])

	.dataa(\procI|A [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\procI|U1|Add3~0_combout ),
	.cout(\procI|U1|Add3~1 ));
// synopsys translate_off
defparam \procI|U1|Add3~0 .lut_mask = 16'h55AA;
defparam \procI|U1|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneive_lcell_comb \procI|U1|Add3~2 (
// Equation(s):
// \procI|U1|Add3~2_combout  = (\procI|A [1] & (!\procI|U1|Add3~1 )) # (!\procI|A [1] & ((\procI|U1|Add3~1 ) # (GND)))
// \procI|U1|Add3~3  = CARRY((!\procI|U1|Add3~1 ) # (!\procI|A [1]))

	.dataa(gnd),
	.datab(\procI|A [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add3~1 ),
	.combout(\procI|U1|Add3~2_combout ),
	.cout(\procI|U1|Add3~3 ));
// synopsys translate_off
defparam \procI|U1|Add3~2 .lut_mask = 16'h3C3F;
defparam \procI|U1|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneive_lcell_comb \procI|register_data_in[2]~8 (
// Equation(s):
// \procI|register_data_in[2]~8_combout  = ((\procI|I [2]) # (!\procI|register_carryout_in~0_combout )) # (!\procI|register_data_in[2]~2_combout )

	.dataa(\procI|register_data_in[2]~2_combout ),
	.datab(\procI|I [2]),
	.datac(gnd),
	.datad(\procI|register_carryout_in~0_combout ),
	.cin(gnd),
	.combout(\procI|register_data_in[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|register_data_in[2]~8 .lut_mask = 16'hDDFF;
defparam \procI|register_data_in[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N30
cycloneive_lcell_comb \procI|B_reg_1[2]~feeder (
// Equation(s):
// \procI|B_reg_1[2]~feeder_combout  = \procI|B_reg_0 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|B_reg_0 [2]),
	.cin(gnd),
	.combout(\procI|B_reg_1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|B_reg_1[2]~feeder .lut_mask = 16'hFF00;
defparam \procI|B_reg_1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N31
dffeas \procI|B_reg_1[2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|B_reg_1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B_reg_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B_reg_1[2] .is_wysiwyg = "true";
defparam \procI|B_reg_1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N21
dffeas \procI|B_reg_2[2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|B_reg_1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B_reg_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B_reg_2[2] .is_wysiwyg = "true";
defparam \procI|B_reg_2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N5
dffeas \procI|Imm[2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|B_reg_2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|Imm [2]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|Imm[2] .is_wysiwyg = "true";
defparam \procI|Imm[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneive_lcell_comb \procI|U1|Add1~0 (
// Equation(s):
// \procI|U1|Add1~0_combout  = (\procI|Imm [0] & (\procI|A [0] $ (VCC))) # (!\procI|Imm [0] & (\procI|A [0] & VCC))
// \procI|U1|Add1~1  = CARRY((\procI|Imm [0] & \procI|A [0]))

	.dataa(\procI|Imm [0]),
	.datab(\procI|A [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\procI|U1|Add1~0_combout ),
	.cout(\procI|U1|Add1~1 ));
// synopsys translate_off
defparam \procI|U1|Add1~0 .lut_mask = 16'h6688;
defparam \procI|U1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneive_lcell_comb \procI|U1|Add1~2 (
// Equation(s):
// \procI|U1|Add1~2_combout  = (\procI|A [1] & ((\procI|Imm [1] & (\procI|U1|Add1~1  & VCC)) # (!\procI|Imm [1] & (!\procI|U1|Add1~1 )))) # (!\procI|A [1] & ((\procI|Imm [1] & (!\procI|U1|Add1~1 )) # (!\procI|Imm [1] & ((\procI|U1|Add1~1 ) # (GND)))))
// \procI|U1|Add1~3  = CARRY((\procI|A [1] & (!\procI|Imm [1] & !\procI|U1|Add1~1 )) # (!\procI|A [1] & ((!\procI|U1|Add1~1 ) # (!\procI|Imm [1]))))

	.dataa(\procI|A [1]),
	.datab(\procI|Imm [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add1~1 ),
	.combout(\procI|U1|Add1~2_combout ),
	.cout(\procI|U1|Add1~3 ));
// synopsys translate_off
defparam \procI|U1|Add1~2 .lut_mask = 16'h9617;
defparam \procI|U1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneive_lcell_comb \procI|U1|Add1~4 (
// Equation(s):
// \procI|U1|Add1~4_combout  = ((\procI|Imm [2] $ (\procI|A [2] $ (!\procI|U1|Add1~3 )))) # (GND)
// \procI|U1|Add1~5  = CARRY((\procI|Imm [2] & ((\procI|A [2]) # (!\procI|U1|Add1~3 ))) # (!\procI|Imm [2] & (\procI|A [2] & !\procI|U1|Add1~3 )))

	.dataa(\procI|Imm [2]),
	.datab(\procI|A [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add1~3 ),
	.combout(\procI|U1|Add1~4_combout ),
	.cout(\procI|U1|Add1~5 ));
// synopsys translate_off
defparam \procI|U1|Add1~4 .lut_mask = 16'h698E;
defparam \procI|U1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y21_N23
dffeas \procI|U2|registers[30][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[30][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[30][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[30][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N15
dffeas \procI|U2|registers[26][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[26][14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[26][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[26][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N0
cycloneive_lcell_comb \procI|U2|registers~40 (
// Equation(s):
// \procI|U2|registers~40_combout  = (!\procI|register_data_in [2] & !\rstN~q )

	.dataa(\procI|register_data_in [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\rstN~q ),
	.cin(gnd),
	.combout(\procI|U2|registers~40_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~40 .lut_mask = 16'h0055;
defparam \procI|U2|registers~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N1
dffeas \procI|U2|registers[18][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|registers~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|U2|registers[18][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[18][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[18][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N14
cycloneive_lcell_comb \procI|U2|Mux29~9 (
// Equation(s):
// \procI|U2|Mux29~9_combout  = (\procI|register_read_addr_B [3] & ((\procI|register_read_addr_B [2]) # ((\procI|U2|registers[26][2]~q )))) # (!\procI|register_read_addr_B [3] & (!\procI|register_read_addr_B [2] & ((!\procI|U2|registers[18][2]~q ))))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|U2|registers[26][2]~q ),
	.datad(\procI|U2|registers[18][2]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux29~9 .lut_mask = 16'hA8B9;
defparam \procI|U2|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N29
dffeas \procI|U2|registers[22][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[22][10]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[22][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[22][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
cycloneive_lcell_comb \procI|U2|Mux29~10 (
// Equation(s):
// \procI|U2|Mux29~10_combout  = (\procI|U2|Mux29~9_combout  & ((\procI|U2|registers[30][2]~q ) # ((!\procI|register_read_addr_B [2])))) # (!\procI|U2|Mux29~9_combout  & (((\procI|U2|registers[22][2]~q  & \procI|register_read_addr_B [2]))))

	.dataa(\procI|U2|registers[30][2]~q ),
	.datab(\procI|U2|Mux29~9_combout ),
	.datac(\procI|U2|registers[22][2]~q ),
	.datad(\procI|register_read_addr_B [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux29~10 .lut_mask = 16'hB8CC;
defparam \procI|U2|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N9
dffeas \procI|U2|registers[27][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[27][4]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[27][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[27][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N3
dffeas \procI|U2|registers[19][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[19][14]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[19][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[19][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
cycloneive_lcell_comb \procI|U2|Mux29~16 (
// Equation(s):
// \procI|U2|Mux29~16_combout  = (\procI|register_read_addr_B [2] & (((\procI|register_read_addr_B [3])))) # (!\procI|register_read_addr_B [2] & ((\procI|register_read_addr_B [3] & (\procI|U2|registers[27][2]~q )) # (!\procI|register_read_addr_B [3] & 
// ((\procI|U2|registers[19][2]~q )))))

	.dataa(\procI|U2|registers[27][2]~q ),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|U2|registers[19][2]~q ),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux29~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux29~16 .lut_mask = 16'hEE30;
defparam \procI|U2|Mux29~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N9
dffeas \procI|U2|registers[23][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[23][9]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[23][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[23][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N27
dffeas \procI|U2|registers[31][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[31][10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[31][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[31][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N26
cycloneive_lcell_comb \procI|U2|Mux29~17 (
// Equation(s):
// \procI|U2|Mux29~17_combout  = (\procI|U2|Mux29~16_combout  & (((\procI|U2|registers[31][2]~q ) # (!\procI|register_read_addr_B [2])))) # (!\procI|U2|Mux29~16_combout  & (\procI|U2|registers[23][2]~q  & ((\procI|register_read_addr_B [2]))))

	.dataa(\procI|U2|Mux29~16_combout ),
	.datab(\procI|U2|registers[23][2]~q ),
	.datac(\procI|U2|registers[31][2]~q ),
	.datad(\procI|register_read_addr_B [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux29~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux29~17 .lut_mask = 16'hE4AA;
defparam \procI|U2|Mux29~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N7
dffeas \procI|U2|registers[20][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[20][8]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[20][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[20][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N25
dffeas \procI|U2|registers[16][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[16][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[16][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[16][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneive_lcell_comb \procI|U2|Mux29~13 (
// Equation(s):
// \procI|U2|Mux29~13_combout  = (\procI|register_read_addr_B [3] & (((\procI|register_read_addr_B [2])))) # (!\procI|register_read_addr_B [3] & ((\procI|register_read_addr_B [2] & (\procI|U2|registers[20][2]~q )) # (!\procI|register_read_addr_B [2] & 
// ((\procI|U2|registers[16][2]~q )))))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|registers[20][2]~q ),
	.datac(\procI|U2|registers[16][2]~q ),
	.datad(\procI|register_read_addr_B [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux29~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux29~13 .lut_mask = 16'hEE50;
defparam \procI|U2|Mux29~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N9
dffeas \procI|U2|registers[24][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[24][15]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[24][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[24][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N11
dffeas \procI|U2|registers[28][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[28][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[28][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[28][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N10
cycloneive_lcell_comb \procI|U2|Mux29~14 (
// Equation(s):
// \procI|U2|Mux29~14_combout  = (\procI|U2|Mux29~13_combout  & (((\procI|U2|registers[28][2]~q ) # (!\procI|register_read_addr_B [3])))) # (!\procI|U2|Mux29~13_combout  & (\procI|U2|registers[24][2]~q  & ((\procI|register_read_addr_B [3]))))

	.dataa(\procI|U2|Mux29~13_combout ),
	.datab(\procI|U2|registers[24][2]~q ),
	.datac(\procI|U2|registers[28][2]~q ),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux29~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux29~14 .lut_mask = 16'hE4AA;
defparam \procI|U2|Mux29~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N9
dffeas \procI|U2|registers[21][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[21][5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[21][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[21][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N27
dffeas \procI|U2|registers[17][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[17][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[17][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[17][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N26
cycloneive_lcell_comb \procI|U2|Mux29~11 (
// Equation(s):
// \procI|U2|Mux29~11_combout  = (\procI|register_read_addr_B [3] & (((\procI|register_read_addr_B [2])))) # (!\procI|register_read_addr_B [3] & ((\procI|register_read_addr_B [2] & (\procI|U2|registers[21][2]~q )) # (!\procI|register_read_addr_B [2] & 
// ((\procI|U2|registers[17][2]~q )))))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|registers[21][2]~q ),
	.datac(\procI|U2|registers[17][2]~q ),
	.datad(\procI|register_read_addr_B [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux29~11 .lut_mask = 16'hEE50;
defparam \procI|U2|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N31
dffeas \procI|U2|registers[29][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[29][12]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[29][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[29][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N13
dffeas \procI|U2|registers[25][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[25][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[25][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[25][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N30
cycloneive_lcell_comb \procI|U2|Mux29~12 (
// Equation(s):
// \procI|U2|Mux29~12_combout  = (\procI|U2|Mux29~11_combout  & (((\procI|U2|registers[29][2]~q )) # (!\procI|register_read_addr_B [3]))) # (!\procI|U2|Mux29~11_combout  & (\procI|register_read_addr_B [3] & ((\procI|U2|registers[25][2]~q ))))

	.dataa(\procI|U2|Mux29~11_combout ),
	.datab(\procI|register_read_addr_B [3]),
	.datac(\procI|U2|registers[29][2]~q ),
	.datad(\procI|U2|registers[25][2]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux29~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux29~12 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux29~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N4
cycloneive_lcell_comb \procI|U2|Mux29~15 (
// Equation(s):
// \procI|U2|Mux29~15_combout  = (\procI|register_read_addr_B [0] & (((\procI|U2|Mux29~12_combout ) # (\procI|register_read_addr_B [1])))) # (!\procI|register_read_addr_B [0] & (\procI|U2|Mux29~14_combout  & ((!\procI|register_read_addr_B [1]))))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|U2|Mux29~14_combout ),
	.datac(\procI|U2|Mux29~12_combout ),
	.datad(\procI|register_read_addr_B [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux29~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux29~15 .lut_mask = 16'hAAE4;
defparam \procI|U2|Mux29~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N22
cycloneive_lcell_comb \procI|U2|Mux29~18 (
// Equation(s):
// \procI|U2|Mux29~18_combout  = (\procI|U2|Mux29~15_combout  & (((\procI|U2|Mux29~17_combout ) # (!\procI|register_read_addr_B [1])))) # (!\procI|U2|Mux29~15_combout  & (\procI|U2|Mux29~10_combout  & ((\procI|register_read_addr_B [1]))))

	.dataa(\procI|U2|Mux29~10_combout ),
	.datab(\procI|U2|Mux29~17_combout ),
	.datac(\procI|U2|Mux29~15_combout ),
	.datad(\procI|register_read_addr_B [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux29~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux29~18 .lut_mask = 16'hCAF0;
defparam \procI|U2|Mux29~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N5
dffeas \procI|U2|registers[13][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[13][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[13][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N7
dffeas \procI|U2|registers[12][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[12][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[12][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N6
cycloneive_lcell_comb \procI|U2|Mux29~4 (
// Equation(s):
// \procI|U2|Mux29~4_combout  = (\procI|U2|data_out_B[5]~2_combout  & ((\procI|U2|registers[13][2]~q ) # ((\procI|U2|data_out_B[5]~1_combout )))) # (!\procI|U2|data_out_B[5]~2_combout  & (((\procI|U2|registers[12][2]~q  & !\procI|U2|data_out_B[5]~1_combout 
// ))))

	.dataa(\procI|U2|data_out_B[5]~2_combout ),
	.datab(\procI|U2|registers[13][2]~q ),
	.datac(\procI|U2|registers[12][2]~q ),
	.datad(\procI|U2|data_out_B[5]~1_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux29~4 .lut_mask = 16'hAAD8;
defparam \procI|U2|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N29
dffeas \procI|U2|registers[15][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[15][14]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[15][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N13
dffeas \procI|U2|registers[11][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[11][1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[11][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N27
dffeas \procI|U2|registers[9][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[9][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[9][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N25
dffeas \procI|U2|registers[10][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[10][3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[10][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N19
dffeas \procI|U2|registers[8][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[8][6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[8][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N18
cycloneive_lcell_comb \procI|U2|Mux29~2 (
// Equation(s):
// \procI|U2|Mux29~2_combout  = (\procI|register_read_addr_B [1] & ((\procI|U2|registers[10][2]~q ) # ((\procI|register_read_addr_B [0])))) # (!\procI|register_read_addr_B [1] & (((\procI|U2|registers[8][2]~q  & !\procI|register_read_addr_B [0]))))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|U2|registers[10][2]~q ),
	.datac(\procI|U2|registers[8][2]~q ),
	.datad(\procI|register_read_addr_B [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux29~2 .lut_mask = 16'hAAD8;
defparam \procI|U2|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
cycloneive_lcell_comb \procI|U2|Mux29~3 (
// Equation(s):
// \procI|U2|Mux29~3_combout  = (\procI|register_read_addr_B [0] & ((\procI|U2|Mux29~2_combout  & (\procI|U2|registers[11][2]~q )) # (!\procI|U2|Mux29~2_combout  & ((\procI|U2|registers[9][2]~q ))))) # (!\procI|register_read_addr_B [0] & 
// (((\procI|U2|Mux29~2_combout ))))

	.dataa(\procI|U2|registers[11][2]~q ),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[9][2]~q ),
	.datad(\procI|U2|Mux29~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux29~3 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cycloneive_lcell_comb \procI|U2|Mux29~5 (
// Equation(s):
// \procI|U2|Mux29~5_combout  = (\procI|U2|Mux29~4_combout  & (((\procI|U2|registers[15][2]~q )) # (!\procI|U2|data_out_B[5]~1_combout ))) # (!\procI|U2|Mux29~4_combout  & (\procI|U2|data_out_B[5]~1_combout  & ((\procI|U2|Mux29~3_combout ))))

	.dataa(\procI|U2|Mux29~4_combout ),
	.datab(\procI|U2|data_out_B[5]~1_combout ),
	.datac(\procI|U2|registers[15][2]~q ),
	.datad(\procI|U2|Mux29~3_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux29~5 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N17
dffeas \procI|U2|registers[2][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[2][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[2][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N19
dffeas \procI|U2|registers[0][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[0][3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[0][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N9
dffeas \procI|U2|registers[1][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[1][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[1][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N18
cycloneive_lcell_comb \procI|U2|Mux29~6 (
// Equation(s):
// \procI|U2|Mux29~6_combout  = (\procI|register_read_addr_B [0] & ((\procI|register_read_addr_B [1]) # ((\procI|U2|registers[1][2]~q )))) # (!\procI|register_read_addr_B [0] & (!\procI|register_read_addr_B [1] & (\procI|U2|registers[0][2]~q )))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[0][2]~q ),
	.datad(\procI|U2|registers[1][2]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux29~6 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneive_lcell_comb \procI|U2|Mux29~7 (
// Equation(s):
// \procI|U2|Mux29~7_combout  = (\procI|register_read_addr_B [1] & ((\procI|U2|Mux29~6_combout  & ((\procI|U2|registers[3][2]~q ))) # (!\procI|U2|Mux29~6_combout  & (\procI|U2|registers[2][2]~q )))) # (!\procI|register_read_addr_B [1] & 
// (((\procI|U2|Mux29~6_combout ))))

	.dataa(\procI|U2|registers[2][2]~q ),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[3][2]~q ),
	.datad(\procI|U2|Mux29~6_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux29~7 .lut_mask = 16'hF388;
defparam \procI|U2|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneive_lcell_comb \procI|U2|Mux29~8 (
// Equation(s):
// \procI|U2|Mux29~8_combout  = (\procI|U2|data_out_B[5]~3_combout  & ((\procI|U2|data_out_B[5]~0_combout ) # ((\procI|U2|Mux29~5_combout )))) # (!\procI|U2|data_out_B[5]~3_combout  & (!\procI|U2|data_out_B[5]~0_combout  & ((\procI|U2|Mux29~7_combout ))))

	.dataa(\procI|U2|data_out_B[5]~3_combout ),
	.datab(\procI|U2|data_out_B[5]~0_combout ),
	.datac(\procI|U2|Mux29~5_combout ),
	.datad(\procI|U2|Mux29~7_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux29~8 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N9
dffeas \procI|U2|registers[6][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[6][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N27
dffeas \procI|U2|registers[4][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[4][15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[4][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N26
cycloneive_lcell_comb \procI|U2|Mux29~0 (
// Equation(s):
// \procI|U2|Mux29~0_combout  = (\procI|register_read_addr_B [1] & ((\procI|U2|registers[6][2]~q ) # ((\procI|register_read_addr_B [0])))) # (!\procI|register_read_addr_B [1] & (((\procI|U2|registers[4][2]~q  & !\procI|register_read_addr_B [0]))))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|U2|registers[6][2]~q ),
	.datac(\procI|U2|registers[4][2]~q ),
	.datad(\procI|register_read_addr_B [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux29~0 .lut_mask = 16'hAAD8;
defparam \procI|U2|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N25
dffeas \procI|U2|registers[5][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[5][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[5][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N3
dffeas \procI|U2|registers[7][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[7][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cycloneive_lcell_comb \procI|U2|Mux29~1 (
// Equation(s):
// \procI|U2|Mux29~1_combout  = (\procI|U2|Mux29~0_combout  & (((\procI|U2|registers[7][2]~q )) # (!\procI|register_read_addr_B [0]))) # (!\procI|U2|Mux29~0_combout  & (\procI|register_read_addr_B [0] & (\procI|U2|registers[5][2]~q )))

	.dataa(\procI|U2|Mux29~0_combout ),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[5][2]~q ),
	.datad(\procI|U2|registers[7][2]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux29~1 .lut_mask = 16'hEA62;
defparam \procI|U2|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneive_lcell_comb \procI|U2|Mux29~19 (
// Equation(s):
// \procI|U2|Mux29~19_combout  = (\procI|U2|data_out_B[5]~0_combout  & ((\procI|U2|Mux29~8_combout  & (\procI|U2|Mux29~18_combout )) # (!\procI|U2|Mux29~8_combout  & ((\procI|U2|Mux29~1_combout ))))) # (!\procI|U2|data_out_B[5]~0_combout  & 
// (((\procI|U2|Mux29~8_combout ))))

	.dataa(\procI|U2|Mux29~18_combout ),
	.datab(\procI|U2|data_out_B[5]~0_combout ),
	.datac(\procI|U2|Mux29~8_combout ),
	.datad(\procI|U2|Mux29~1_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux29~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux29~19 .lut_mask = 16'hBCB0;
defparam \procI|U2|Mux29~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneive_lcell_comb \procI|U2|Mux29~20 (
// Equation(s):
// \procI|U2|Mux29~20_combout  = (\procI|U2|Mux29~19_combout  & ((\procI|register_read_addr_B [4]) # (\procI|U2|data_out_B[5]~4_combout )))

	.dataa(gnd),
	.datab(\procI|U2|Mux29~19_combout ),
	.datac(\procI|register_read_addr_B [4]),
	.datad(\procI|U2|data_out_B[5]~4_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux29~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux29~20 .lut_mask = 16'hCCC0;
defparam \procI|U2|Mux29~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N1
dffeas \procI|U2|data_out_B[2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux29~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_B[2] .is_wysiwyg = "true";
defparam \procI|U2|data_out_B[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N5
dffeas \procI|B[2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_B [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B[2] .is_wysiwyg = "true";
defparam \procI|B[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N1
dffeas \procI|B[0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_B [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B[0] .is_wysiwyg = "true";
defparam \procI|B[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cycloneive_lcell_comb \procI|U1|Add0~0 (
// Equation(s):
// \procI|U1|Add0~0_combout  = (\procI|B [0] & (\procI|A [0] $ (VCC))) # (!\procI|B [0] & (\procI|A [0] & VCC))
// \procI|U1|Add0~1  = CARRY((\procI|B [0] & \procI|A [0]))

	.dataa(\procI|B [0]),
	.datab(\procI|A [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\procI|U1|Add0~0_combout ),
	.cout(\procI|U1|Add0~1 ));
// synopsys translate_off
defparam \procI|U1|Add0~0 .lut_mask = 16'h6688;
defparam \procI|U1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
cycloneive_lcell_comb \procI|U1|Add0~2 (
// Equation(s):
// \procI|U1|Add0~2_combout  = (\procI|A [1] & ((\procI|B [1] & (\procI|U1|Add0~1  & VCC)) # (!\procI|B [1] & (!\procI|U1|Add0~1 )))) # (!\procI|A [1] & ((\procI|B [1] & (!\procI|U1|Add0~1 )) # (!\procI|B [1] & ((\procI|U1|Add0~1 ) # (GND)))))
// \procI|U1|Add0~3  = CARRY((\procI|A [1] & (!\procI|B [1] & !\procI|U1|Add0~1 )) # (!\procI|A [1] & ((!\procI|U1|Add0~1 ) # (!\procI|B [1]))))

	.dataa(\procI|A [1]),
	.datab(\procI|B [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add0~1 ),
	.combout(\procI|U1|Add0~2_combout ),
	.cout(\procI|U1|Add0~3 ));
// synopsys translate_off
defparam \procI|U1|Add0~2 .lut_mask = 16'h9617;
defparam \procI|U1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cycloneive_lcell_comb \procI|U1|Add0~4 (
// Equation(s):
// \procI|U1|Add0~4_combout  = ((\procI|B [2] $ (\procI|A [2] $ (!\procI|U1|Add0~3 )))) # (GND)
// \procI|U1|Add0~5  = CARRY((\procI|B [2] & ((\procI|A [2]) # (!\procI|U1|Add0~3 ))) # (!\procI|B [2] & (\procI|A [2] & !\procI|U1|Add0~3 )))

	.dataa(\procI|B [2]),
	.datab(\procI|A [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add0~3 ),
	.combout(\procI|U1|Add0~4_combout ),
	.cout(\procI|U1|Add0~5 ));
// synopsys translate_off
defparam \procI|U1|Add0~4 .lut_mask = 16'h698E;
defparam \procI|U1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneive_lcell_comb \procI|register_data_in[2]~12 (
// Equation(s):
// \procI|register_data_in[2]~12_combout  = (\procI|register_data_in[2]~2_combout  & (((\procI|I [2]) # (!\procI|register_carryout_in~0_combout )) # (!\procI|I [0])))

	.dataa(\procI|I [0]),
	.datab(\procI|I [2]),
	.datac(\procI|register_carryout_in~0_combout ),
	.datad(\procI|register_data_in[2]~2_combout ),
	.cin(gnd),
	.combout(\procI|register_data_in[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|register_data_in[2]~12 .lut_mask = 16'hDF00;
defparam \procI|register_data_in[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N25
dffeas \procI|dDataO[2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|A [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|Mux0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dDataO [2]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dDataO[2] .is_wysiwyg = "true";
defparam \procI|dDataO[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneive_lcell_comb \procI|Mux13~0 (
// Equation(s):
// \procI|Mux13~0_combout  = (\procI|opcode_2 [2] & ((\procI|U2|data_out_B [2]))) # (!\procI|opcode_2 [2] & (\procI|B [2]))

	.dataa(\procI|B [2]),
	.datab(\procI|U2|data_out_B [2]),
	.datac(\procI|opcode_2 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux13~0 .lut_mask = 16'hCACA;
defparam \procI|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N3
dffeas \procI|dAddr[2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|dAddr[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dAddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dAddr[2] .is_wysiwyg = "true";
defparam \procI|dAddr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N24
cycloneive_lcell_comb \procI|B_reg_1[3]~feeder (
// Equation(s):
// \procI|B_reg_1[3]~feeder_combout  = \procI|B_reg_0 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|B_reg_0 [3]),
	.cin(gnd),
	.combout(\procI|B_reg_1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|B_reg_1[3]~feeder .lut_mask = 16'hFF00;
defparam \procI|B_reg_1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N25
dffeas \procI|B_reg_1[3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|B_reg_1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B_reg_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B_reg_1[3] .is_wysiwyg = "true";
defparam \procI|B_reg_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N20
cycloneive_lcell_comb \procI|B_reg_2[3]~feeder (
// Equation(s):
// \procI|B_reg_2[3]~feeder_combout  = \procI|B_reg_1 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|B_reg_1 [3]),
	.cin(gnd),
	.combout(\procI|B_reg_2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|B_reg_2[3]~feeder .lut_mask = 16'hFF00;
defparam \procI|B_reg_2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N21
dffeas \procI|B_reg_2[3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|B_reg_2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B_reg_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B_reg_2[3] .is_wysiwyg = "true";
defparam \procI|B_reg_2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N9
dffeas \procI|Imm[3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|B_reg_2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|Imm [3]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|Imm[3] .is_wysiwyg = "true";
defparam \procI|Imm[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N27
dffeas \procI|U2|registers[12][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[12][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[12][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N17
dffeas \procI|U2|registers[11][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[11][1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[11][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N15
dffeas \procI|U2|registers[9][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[9][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[9][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N23
dffeas \procI|U2|registers[8][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[8][6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[8][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N14
cycloneive_lcell_comb \procI|U2|Mux12~0 (
// Equation(s):
// \procI|U2|Mux12~0_combout  = (\procI|register_read_addr_A [1] & (\procI|register_read_addr_A [0])) # (!\procI|register_read_addr_A [1] & ((\procI|register_read_addr_A [0] & (\procI|U2|registers[9][3]~q )) # (!\procI|register_read_addr_A [0] & 
// ((\procI|U2|registers[8][3]~q )))))

	.dataa(\procI|register_read_addr_A [1]),
	.datab(\procI|register_read_addr_A [0]),
	.datac(\procI|U2|registers[9][3]~q ),
	.datad(\procI|U2|registers[8][3]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux12~0 .lut_mask = 16'hD9C8;
defparam \procI|U2|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N4
cycloneive_lcell_comb \procI|U2|Mux12~1 (
// Equation(s):
// \procI|U2|Mux12~1_combout  = (\procI|U2|Mux12~0_combout  & ((\procI|U2|registers[11][3]~q ) # ((!\procI|register_read_addr_A [1])))) # (!\procI|U2|Mux12~0_combout  & (((\procI|U2|registers[10][3]~q  & \procI|register_read_addr_A [1]))))

	.dataa(\procI|U2|registers[11][3]~q ),
	.datab(\procI|U2|Mux12~0_combout ),
	.datac(\procI|U2|registers[10][3]~q ),
	.datad(\procI|register_read_addr_A [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux12~1 .lut_mask = 16'hB8CC;
defparam \procI|U2|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneive_lcell_comb \procI|U2|Mux12~2 (
// Equation(s):
// \procI|U2|Mux12~2_combout  = (\procI|U2|data_out_A[15]~2_combout  & (\procI|U2|data_out_A[15]~1_combout )) # (!\procI|U2|data_out_A[15]~2_combout  & ((\procI|U2|data_out_A[15]~1_combout  & ((\procI|U2|Mux12~1_combout ))) # 
// (!\procI|U2|data_out_A[15]~1_combout  & (\procI|U2|registers[12][3]~q ))))

	.dataa(\procI|U2|data_out_A[15]~2_combout ),
	.datab(\procI|U2|data_out_A[15]~1_combout ),
	.datac(\procI|U2|registers[12][3]~q ),
	.datad(\procI|U2|Mux12~1_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux12~2 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N15
dffeas \procI|U2|registers[15][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[15][14]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[15][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N25
dffeas \procI|U2|registers[13][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[13][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[13][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneive_lcell_comb \procI|U2|Mux12~3 (
// Equation(s):
// \procI|U2|Mux12~3_combout  = (\procI|U2|data_out_A[15]~2_combout  & ((\procI|U2|Mux12~2_combout  & (\procI|U2|registers[15][3]~q )) # (!\procI|U2|Mux12~2_combout  & ((\procI|U2|registers[13][3]~q ))))) # (!\procI|U2|data_out_A[15]~2_combout  & 
// (\procI|U2|Mux12~2_combout ))

	.dataa(\procI|U2|data_out_A[15]~2_combout ),
	.datab(\procI|U2|Mux12~2_combout ),
	.datac(\procI|U2|registers[15][3]~q ),
	.datad(\procI|U2|registers[13][3]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux12~3 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N23
dffeas \procI|U2|registers[28][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[28][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[28][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[28][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N5
dffeas \procI|U2|registers[24][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[24][15]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[24][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[24][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N1
dffeas \procI|U2|registers[20][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[20][8]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[20][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[20][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N24
cycloneive_lcell_comb \procI|U2|registers~42 (
// Equation(s):
// \procI|U2|registers~42_combout  = (!\procI|register_data_in [3] & !\rstN~q )

	.dataa(gnd),
	.datab(\procI|register_data_in [3]),
	.datac(\rstN~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|U2|registers~42_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~42 .lut_mask = 16'h0303;
defparam \procI|U2|registers~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N25
dffeas \procI|U2|registers[16][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|registers~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|U2|registers[16][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[16][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[16][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N0
cycloneive_lcell_comb \procI|U2|Mux12~13 (
// Equation(s):
// \procI|U2|Mux12~13_combout  = (\procI|register_read_addr_A [3] & (\procI|register_read_addr_A [2])) # (!\procI|register_read_addr_A [3] & ((\procI|register_read_addr_A [2] & (\procI|U2|registers[20][3]~q )) # (!\procI|register_read_addr_A [2] & 
// ((!\procI|U2|registers[16][3]~q )))))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[20][3]~q ),
	.datad(\procI|U2|registers[16][3]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux12~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux12~13 .lut_mask = 16'hC8D9;
defparam \procI|U2|Mux12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N4
cycloneive_lcell_comb \procI|U2|Mux12~14 (
// Equation(s):
// \procI|U2|Mux12~14_combout  = (\procI|register_read_addr_A [3] & ((\procI|U2|Mux12~13_combout  & (\procI|U2|registers[28][3]~q )) # (!\procI|U2|Mux12~13_combout  & ((\procI|U2|registers[24][3]~q ))))) # (!\procI|register_read_addr_A [3] & 
// (((\procI|U2|Mux12~13_combout ))))

	.dataa(\procI|U2|registers[28][3]~q ),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[24][3]~q ),
	.datad(\procI|U2|Mux12~13_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux12~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux12~14 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux12~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N7
dffeas \procI|U2|registers[26][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[26][14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[26][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[26][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N25
dffeas \procI|U2|registers[18][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[18][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[18][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[18][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N6
cycloneive_lcell_comb \procI|U2|Mux12~11 (
// Equation(s):
// \procI|U2|Mux12~11_combout  = (\procI|register_read_addr_A [3] & ((\procI|register_read_addr_A [2]) # ((\procI|U2|registers[26][3]~q )))) # (!\procI|register_read_addr_A [3] & (!\procI|register_read_addr_A [2] & ((\procI|U2|registers[18][3]~q ))))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[26][3]~q ),
	.datad(\procI|U2|registers[18][3]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux12~11 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N25
dffeas \procI|U2|registers[22][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[22][10]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[22][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[22][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N11
dffeas \procI|U2|registers[30][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[30][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[30][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[30][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cycloneive_lcell_comb \procI|U2|Mux12~12 (
// Equation(s):
// \procI|U2|Mux12~12_combout  = (\procI|register_read_addr_A [2] & ((\procI|U2|Mux12~11_combout  & ((\procI|U2|registers[30][3]~q ))) # (!\procI|U2|Mux12~11_combout  & (\procI|U2|registers[22][3]~q )))) # (!\procI|register_read_addr_A [2] & 
// (\procI|U2|Mux12~11_combout ))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|U2|Mux12~11_combout ),
	.datac(\procI|U2|registers[22][3]~q ),
	.datad(\procI|U2|registers[30][3]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux12~12 .lut_mask = 16'hEC64;
defparam \procI|U2|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cycloneive_lcell_comb \procI|U2|Mux12~15 (
// Equation(s):
// \procI|U2|Mux12~15_combout  = (\procI|register_read_addr_A [1] & (((\procI|register_read_addr_A [0]) # (\procI|U2|Mux12~12_combout )))) # (!\procI|register_read_addr_A [1] & (\procI|U2|Mux12~14_combout  & (!\procI|register_read_addr_A [0])))

	.dataa(\procI|register_read_addr_A [1]),
	.datab(\procI|U2|Mux12~14_combout ),
	.datac(\procI|register_read_addr_A [0]),
	.datad(\procI|U2|Mux12~12_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux12~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux12~15 .lut_mask = 16'hAEA4;
defparam \procI|U2|Mux12~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N23
dffeas \procI|U2|registers[31][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[31][10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[31][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[31][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N5
dffeas \procI|U2|registers[27][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[27][4]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[27][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[27][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N7
dffeas \procI|U2|registers[19][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[19][14]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[19][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[19][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N4
cycloneive_lcell_comb \procI|U2|Mux12~16 (
// Equation(s):
// \procI|U2|Mux12~16_combout  = (\procI|register_read_addr_A [3] & ((\procI|register_read_addr_A [2]) # ((\procI|U2|registers[27][3]~q )))) # (!\procI|register_read_addr_A [3] & (!\procI|register_read_addr_A [2] & ((\procI|U2|registers[19][3]~q ))))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[27][3]~q ),
	.datad(\procI|U2|registers[19][3]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux12~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux12~16 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux12~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N21
dffeas \procI|U2|registers[23][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[23][9]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[23][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[23][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N20
cycloneive_lcell_comb \procI|U2|Mux12~17 (
// Equation(s):
// \procI|U2|Mux12~17_combout  = (\procI|U2|Mux12~16_combout  & ((\procI|U2|registers[31][3]~q ) # ((!\procI|register_read_addr_A [2])))) # (!\procI|U2|Mux12~16_combout  & (((\procI|U2|registers[23][3]~q  & \procI|register_read_addr_A [2]))))

	.dataa(\procI|U2|registers[31][3]~q ),
	.datab(\procI|U2|Mux12~16_combout ),
	.datac(\procI|U2|registers[23][3]~q ),
	.datad(\procI|register_read_addr_A [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux12~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux12~17 .lut_mask = 16'hB8CC;
defparam \procI|U2|Mux12~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N15
dffeas \procI|U2|registers[17][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[17][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[17][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[17][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N21
dffeas \procI|U2|registers[21][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[21][5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[21][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[21][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N20
cycloneive_lcell_comb \procI|U2|Mux12~9 (
// Equation(s):
// \procI|U2|Mux12~9_combout  = (\procI|register_read_addr_A [3] & (((\procI|register_read_addr_A [2])))) # (!\procI|register_read_addr_A [3] & ((\procI|register_read_addr_A [2] & ((\procI|U2|registers[21][3]~q ))) # (!\procI|register_read_addr_A [2] & 
// (\procI|U2|registers[17][3]~q ))))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|U2|registers[17][3]~q ),
	.datac(\procI|U2|registers[21][3]~q ),
	.datad(\procI|register_read_addr_A [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux12~9 .lut_mask = 16'hFA44;
defparam \procI|U2|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N3
dffeas \procI|U2|registers[29][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[29][12]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[29][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[29][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N25
dffeas \procI|U2|registers[25][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[25][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[25][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[25][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
cycloneive_lcell_comb \procI|U2|Mux12~10 (
// Equation(s):
// \procI|U2|Mux12~10_combout  = (\procI|register_read_addr_A [3] & ((\procI|U2|Mux12~9_combout  & (\procI|U2|registers[29][3]~q )) # (!\procI|U2|Mux12~9_combout  & ((\procI|U2|registers[25][3]~q ))))) # (!\procI|register_read_addr_A [3] & 
// (\procI|U2|Mux12~9_combout ))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|U2|Mux12~9_combout ),
	.datac(\procI|U2|registers[29][3]~q ),
	.datad(\procI|U2|registers[25][3]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux12~10 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cycloneive_lcell_comb \procI|U2|Mux12~18 (
// Equation(s):
// \procI|U2|Mux12~18_combout  = (\procI|U2|Mux12~15_combout  & ((\procI|U2|Mux12~17_combout ) # ((!\procI|register_read_addr_A [0])))) # (!\procI|U2|Mux12~15_combout  & (((\procI|register_read_addr_A [0] & \procI|U2|Mux12~10_combout ))))

	.dataa(\procI|U2|Mux12~15_combout ),
	.datab(\procI|U2|Mux12~17_combout ),
	.datac(\procI|register_read_addr_A [0]),
	.datad(\procI|U2|Mux12~10_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux12~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux12~18 .lut_mask = 16'hDA8A;
defparam \procI|U2|Mux12~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N31
dffeas \procI|U2|registers[3][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[3][13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[3][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N15
dffeas \procI|U2|registers[0][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[0][3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[0][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N5
dffeas \procI|U2|registers[2][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[2][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[2][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N4
cycloneive_lcell_comb \procI|U2|Mux12~6 (
// Equation(s):
// \procI|U2|Mux12~6_combout  = (\procI|register_read_addr_A [1] & (((\procI|U2|registers[2][3]~q ) # (\procI|register_read_addr_A [0])))) # (!\procI|register_read_addr_A [1] & (\procI|U2|registers[0][3]~q  & ((!\procI|register_read_addr_A [0]))))

	.dataa(\procI|U2|registers[0][3]~q ),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[2][3]~q ),
	.datad(\procI|register_read_addr_A [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux12~6 .lut_mask = 16'hCCE2;
defparam \procI|U2|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N5
dffeas \procI|U2|registers[1][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[1][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[1][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneive_lcell_comb \procI|U2|Mux12~7 (
// Equation(s):
// \procI|U2|Mux12~7_combout  = (\procI|U2|Mux12~6_combout  & ((\procI|U2|registers[3][3]~q ) # ((!\procI|register_read_addr_A [0])))) # (!\procI|U2|Mux12~6_combout  & (((\procI|U2|registers[1][3]~q  & \procI|register_read_addr_A [0]))))

	.dataa(\procI|U2|registers[3][3]~q ),
	.datab(\procI|U2|Mux12~6_combout ),
	.datac(\procI|U2|registers[1][3]~q ),
	.datad(\procI|register_read_addr_A [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux12~7 .lut_mask = 16'hB8CC;
defparam \procI|U2|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N7
dffeas \procI|U2|registers[7][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[7][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N13
dffeas \procI|U2|registers[6][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[6][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N23
dffeas \procI|U2|registers[4][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[4][15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[4][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N29
dffeas \procI|U2|registers[5][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[5][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[5][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneive_lcell_comb \procI|U2|Mux12~4 (
// Equation(s):
// \procI|U2|Mux12~4_combout  = (\procI|register_read_addr_A [0] & (((\procI|U2|registers[5][3]~q ) # (\procI|register_read_addr_A [1])))) # (!\procI|register_read_addr_A [0] & (\procI|U2|registers[4][3]~q  & ((!\procI|register_read_addr_A [1]))))

	.dataa(\procI|U2|registers[4][3]~q ),
	.datab(\procI|register_read_addr_A [0]),
	.datac(\procI|U2|registers[5][3]~q ),
	.datad(\procI|register_read_addr_A [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux12~4 .lut_mask = 16'hCCE2;
defparam \procI|U2|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneive_lcell_comb \procI|U2|Mux12~5 (
// Equation(s):
// \procI|U2|Mux12~5_combout  = (\procI|register_read_addr_A [1] & ((\procI|U2|Mux12~4_combout  & (\procI|U2|registers[7][3]~q )) # (!\procI|U2|Mux12~4_combout  & ((\procI|U2|registers[6][3]~q ))))) # (!\procI|register_read_addr_A [1] & 
// (((\procI|U2|Mux12~4_combout ))))

	.dataa(\procI|U2|registers[7][3]~q ),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[6][3]~q ),
	.datad(\procI|U2|Mux12~4_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux12~5 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cycloneive_lcell_comb \procI|U2|Mux12~8 (
// Equation(s):
// \procI|U2|Mux12~8_combout  = (\procI|U2|data_out_A[15]~0_combout  & (((\procI|U2|data_out_A[15]~3_combout ) # (\procI|U2|Mux12~5_combout )))) # (!\procI|U2|data_out_A[15]~0_combout  & (\procI|U2|Mux12~7_combout  & (!\procI|U2|data_out_A[15]~3_combout )))

	.dataa(\procI|U2|Mux12~7_combout ),
	.datab(\procI|U2|data_out_A[15]~0_combout ),
	.datac(\procI|U2|data_out_A[15]~3_combout ),
	.datad(\procI|U2|Mux12~5_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux12~8 .lut_mask = 16'hCEC2;
defparam \procI|U2|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cycloneive_lcell_comb \procI|U2|Mux12~19 (
// Equation(s):
// \procI|U2|Mux12~19_combout  = (\procI|U2|data_out_A[15]~3_combout  & ((\procI|U2|Mux12~8_combout  & ((\procI|U2|Mux12~18_combout ))) # (!\procI|U2|Mux12~8_combout  & (\procI|U2|Mux12~3_combout )))) # (!\procI|U2|data_out_A[15]~3_combout  & 
// (((\procI|U2|Mux12~8_combout ))))

	.dataa(\procI|U2|Mux12~3_combout ),
	.datab(\procI|U2|Mux12~18_combout ),
	.datac(\procI|U2|data_out_A[15]~3_combout ),
	.datad(\procI|U2|Mux12~8_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux12~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux12~19 .lut_mask = 16'hCFA0;
defparam \procI|U2|Mux12~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneive_lcell_comb \procI|U2|Mux12~20 (
// Equation(s):
// \procI|U2|Mux12~20_combout  = (\procI|U2|Mux12~19_combout  & ((\procI|U2|data_out_A[15]~4_combout ) # (\procI|register_read_addr_A [4])))

	.dataa(\procI|U2|data_out_A[15]~4_combout ),
	.datab(\procI|register_read_addr_A [4]),
	.datac(gnd),
	.datad(\procI|U2|Mux12~19_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux12~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux12~20 .lut_mask = 16'hEE00;
defparam \procI|U2|Mux12~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N19
dffeas \procI|U2|data_out_A[3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux12~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_A[3] .is_wysiwyg = "true";
defparam \procI|U2|data_out_A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N7
dffeas \procI|A[3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_A [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A[3] .is_wysiwyg = "true";
defparam \procI|A[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneive_lcell_comb \procI|U1|Add1~6 (
// Equation(s):
// \procI|U1|Add1~6_combout  = (\procI|Imm [3] & ((\procI|A [3] & (\procI|U1|Add1~5  & VCC)) # (!\procI|A [3] & (!\procI|U1|Add1~5 )))) # (!\procI|Imm [3] & ((\procI|A [3] & (!\procI|U1|Add1~5 )) # (!\procI|A [3] & ((\procI|U1|Add1~5 ) # (GND)))))
// \procI|U1|Add1~7  = CARRY((\procI|Imm [3] & (!\procI|A [3] & !\procI|U1|Add1~5 )) # (!\procI|Imm [3] & ((!\procI|U1|Add1~5 ) # (!\procI|A [3]))))

	.dataa(\procI|Imm [3]),
	.datab(\procI|A [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add1~5 ),
	.combout(\procI|U1|Add1~6_combout ),
	.cout(\procI|U1|Add1~7 ));
// synopsys translate_off
defparam \procI|U1|Add1~6 .lut_mask = 16'h9617;
defparam \procI|U1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y16_N23
dffeas \procI|B[3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_B [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B[3] .is_wysiwyg = "true";
defparam \procI|B[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cycloneive_lcell_comb \procI|U1|Add0~6 (
// Equation(s):
// \procI|U1|Add0~6_combout  = (\procI|B [3] & ((\procI|A [3] & (\procI|U1|Add0~5  & VCC)) # (!\procI|A [3] & (!\procI|U1|Add0~5 )))) # (!\procI|B [3] & ((\procI|A [3] & (!\procI|U1|Add0~5 )) # (!\procI|A [3] & ((\procI|U1|Add0~5 ) # (GND)))))
// \procI|U1|Add0~7  = CARRY((\procI|B [3] & (!\procI|A [3] & !\procI|U1|Add0~5 )) # (!\procI|B [3] & ((!\procI|U1|Add0~5 ) # (!\procI|A [3]))))

	.dataa(\procI|B [3]),
	.datab(\procI|A [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add0~5 ),
	.combout(\procI|U1|Add0~6_combout ),
	.cout(\procI|U1|Add0~7 ));
// synopsys translate_off
defparam \procI|U1|Add0~6 .lut_mask = 16'h9617;
defparam \procI|U1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y15_N17
dffeas \dataMemI|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clk50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|dAddr [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMemI|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \dataMemI|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N12
cycloneive_lcell_comb \dataMemI|altsyncram_component|auto_generated|decode3|w_anode423w[2] (
// Equation(s):
// \dataMemI|altsyncram_component|auto_generated|decode3|w_anode423w [2] = (!\procI|dAddr [13] & (!\procI|dAddr [14] & !\procI|dnWE~q ))

	.dataa(\procI|dAddr [13]),
	.datab(\procI|dAddr [14]),
	.datac(\procI|dnWE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode423w [2]),
	.cout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|decode3|w_anode423w[2] .lut_mask = 16'h0101;
defparam \dataMemI|altsyncram_component|auto_generated|decode3|w_anode423w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N22
cycloneive_lcell_comb \dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode461w[2]~0 (
// Equation(s):
// \dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode461w[2]~0_combout  = (!\procI|dAddr [14] & !\procI|dAddr [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\procI|dAddr [14]),
	.datad(\procI|dAddr [13]),
	.cin(gnd),
	.combout(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode461w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode461w[2]~0 .lut_mask = 16'h000F;
defparam \dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode461w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N9
dffeas \procI|dDataO[3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|A [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|Mux0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dDataO [3]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dDataO[3] .is_wysiwyg = "true";
defparam \procI|dDataO[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N1
dffeas \procI|U2|registers[27][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[27][4]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[27][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[27][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N11
dffeas \procI|U2|registers[19][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[19][14]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[19][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[19][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
cycloneive_lcell_comb \procI|U2|Mux11~16 (
// Equation(s):
// \procI|U2|Mux11~16_combout  = (\procI|register_read_addr_A [3] & ((\procI|register_read_addr_A [2]) # ((\procI|U2|registers[27][4]~q )))) # (!\procI|register_read_addr_A [3] & (!\procI|register_read_addr_A [2] & ((\procI|U2|registers[19][4]~q ))))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[27][4]~q ),
	.datad(\procI|U2|registers[19][4]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux11~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux11~16 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux11~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N17
dffeas \procI|U2|registers[23][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[23][9]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[23][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[23][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N3
dffeas \procI|U2|registers[31][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[31][10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[31][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[31][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N16
cycloneive_lcell_comb \procI|U2|Mux11~17 (
// Equation(s):
// \procI|U2|Mux11~17_combout  = (\procI|U2|Mux11~16_combout  & (((\procI|U2|registers[31][4]~q )) # (!\procI|register_read_addr_A [2]))) # (!\procI|U2|Mux11~16_combout  & (\procI|register_read_addr_A [2] & (\procI|U2|registers[23][4]~q )))

	.dataa(\procI|U2|Mux11~16_combout ),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[23][4]~q ),
	.datad(\procI|U2|registers[31][4]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux11~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux11~17 .lut_mask = 16'hEA62;
defparam \procI|U2|Mux11~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N11
dffeas \procI|U2|registers[22][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[22][10]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[22][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[22][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N29
dffeas \procI|U2|registers[30][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[30][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[30][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[30][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N11
dffeas \procI|U2|registers[26][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[26][14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[26][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[26][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cycloneive_lcell_comb \procI|U2|registers~44 (
// Equation(s):
// \procI|U2|registers~44_combout  = (!\rstN~q  & !\procI|register_data_in [4])

	.dataa(gnd),
	.datab(\rstN~q ),
	.datac(\procI|register_data_in [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|U2|registers~44_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~44 .lut_mask = 16'h0303;
defparam \procI|U2|registers~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N29
dffeas \procI|U2|registers[18][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[18][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[18][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[18][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N10
cycloneive_lcell_comb \procI|U2|Mux11~9 (
// Equation(s):
// \procI|U2|Mux11~9_combout  = (\procI|register_read_addr_A [3] & ((\procI|register_read_addr_A [2]) # ((\procI|U2|registers[26][4]~q )))) # (!\procI|register_read_addr_A [3] & (!\procI|register_read_addr_A [2] & ((!\procI|U2|registers[18][4]~q ))))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[26][4]~q ),
	.datad(\procI|U2|registers[18][4]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux11~9 .lut_mask = 16'hA8B9;
defparam \procI|U2|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cycloneive_lcell_comb \procI|U2|Mux11~10 (
// Equation(s):
// \procI|U2|Mux11~10_combout  = (\procI|register_read_addr_A [2] & ((\procI|U2|Mux11~9_combout  & ((\procI|U2|registers[30][4]~q ))) # (!\procI|U2|Mux11~9_combout  & (\procI|U2|registers[22][4]~q )))) # (!\procI|register_read_addr_A [2] & 
// (((\procI|U2|Mux11~9_combout ))))

	.dataa(\procI|U2|registers[22][4]~q ),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[30][4]~q ),
	.datad(\procI|U2|Mux11~9_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux11~10 .lut_mask = 16'hF388;
defparam \procI|U2|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N11
dffeas \procI|U2|registers[20][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[20][8]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[20][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[20][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N21
dffeas \procI|U2|registers[16][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[16][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[16][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[16][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneive_lcell_comb \procI|U2|Mux11~13 (
// Equation(s):
// \procI|U2|Mux11~13_combout  = (\procI|register_read_addr_A [2] & ((\procI|register_read_addr_A [3]) # ((\procI|U2|registers[20][4]~q )))) # (!\procI|register_read_addr_A [2] & (!\procI|register_read_addr_A [3] & ((\procI|U2|registers[16][4]~q ))))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[20][4]~q ),
	.datad(\procI|U2|registers[16][4]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux11~13 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N1
dffeas \procI|U2|registers[24][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[24][15]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[24][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[24][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N3
dffeas \procI|U2|registers[28][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[28][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[28][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[28][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N0
cycloneive_lcell_comb \procI|U2|Mux11~14 (
// Equation(s):
// \procI|U2|Mux11~14_combout  = (\procI|U2|Mux11~13_combout  & (((\procI|U2|registers[28][4]~q )) # (!\procI|register_read_addr_A [3]))) # (!\procI|U2|Mux11~13_combout  & (\procI|register_read_addr_A [3] & (\procI|U2|registers[24][4]~q )))

	.dataa(\procI|U2|Mux11~13_combout ),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[24][4]~q ),
	.datad(\procI|U2|registers[28][4]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux11~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux11~14 .lut_mask = 16'hEA62;
defparam \procI|U2|Mux11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N31
dffeas \procI|U2|registers[29][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[29][12]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[29][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[29][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N17
dffeas \procI|U2|registers[21][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[21][5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[21][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[21][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N19
dffeas \procI|U2|registers[17][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[17][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[17][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[17][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N16
cycloneive_lcell_comb \procI|U2|Mux11~11 (
// Equation(s):
// \procI|U2|Mux11~11_combout  = (\procI|register_read_addr_A [3] & (\procI|register_read_addr_A [2])) # (!\procI|register_read_addr_A [3] & ((\procI|register_read_addr_A [2] & (\procI|U2|registers[21][4]~q )) # (!\procI|register_read_addr_A [2] & 
// ((!\procI|U2|registers[17][4]~q )))))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[21][4]~q ),
	.datad(\procI|U2|registers[17][4]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux11~11 .lut_mask = 16'hC8D9;
defparam \procI|U2|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N29
dffeas \procI|U2|registers[25][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[25][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[25][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[25][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cycloneive_lcell_comb \procI|U2|Mux11~12 (
// Equation(s):
// \procI|U2|Mux11~12_combout  = (\procI|U2|Mux11~11_combout  & ((\procI|U2|registers[29][4]~q ) # ((!\procI|register_read_addr_A [3])))) # (!\procI|U2|Mux11~11_combout  & (((\procI|U2|registers[25][4]~q  & \procI|register_read_addr_A [3]))))

	.dataa(\procI|U2|registers[29][4]~q ),
	.datab(\procI|U2|Mux11~11_combout ),
	.datac(\procI|U2|registers[25][4]~q ),
	.datad(\procI|register_read_addr_A [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux11~12 .lut_mask = 16'hB8CC;
defparam \procI|U2|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N28
cycloneive_lcell_comb \procI|U2|Mux11~15 (
// Equation(s):
// \procI|U2|Mux11~15_combout  = (\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1]) # ((\procI|U2|Mux11~12_combout )))) # (!\procI|register_read_addr_A [0] & (!\procI|register_read_addr_A [1] & (\procI|U2|Mux11~14_combout )))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|Mux11~14_combout ),
	.datad(\procI|U2|Mux11~12_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux11~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux11~15 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux11~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N8
cycloneive_lcell_comb \procI|U2|Mux11~18 (
// Equation(s):
// \procI|U2|Mux11~18_combout  = (\procI|register_read_addr_A [1] & ((\procI|U2|Mux11~15_combout  & (\procI|U2|Mux11~17_combout )) # (!\procI|U2|Mux11~15_combout  & ((\procI|U2|Mux11~10_combout ))))) # (!\procI|register_read_addr_A [1] & 
// (((\procI|U2|Mux11~15_combout ))))

	.dataa(\procI|U2|Mux11~17_combout ),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|Mux11~10_combout ),
	.datad(\procI|U2|Mux11~15_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux11~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux11~18 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux11~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N19
dffeas \procI|U2|registers[3][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[3][13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[3][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N17
dffeas \procI|U2|registers[2][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[2][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[2][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N17
dffeas \procI|U2|registers[1][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[1][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[1][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N25
dffeas \procI|U2|registers[0][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[0][3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[0][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneive_lcell_comb \procI|U2|Mux11~6 (
// Equation(s):
// \procI|U2|Mux11~6_combout  = (\procI|register_read_addr_A [1] & (\procI|register_read_addr_A [0])) # (!\procI|register_read_addr_A [1] & ((\procI|register_read_addr_A [0] & (\procI|U2|registers[1][4]~q )) # (!\procI|register_read_addr_A [0] & 
// ((\procI|U2|registers[0][4]~q )))))

	.dataa(\procI|register_read_addr_A [1]),
	.datab(\procI|register_read_addr_A [0]),
	.datac(\procI|U2|registers[1][4]~q ),
	.datad(\procI|U2|registers[0][4]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux11~6 .lut_mask = 16'hD9C8;
defparam \procI|U2|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cycloneive_lcell_comb \procI|U2|Mux11~7 (
// Equation(s):
// \procI|U2|Mux11~7_combout  = (\procI|register_read_addr_A [1] & ((\procI|U2|Mux11~6_combout  & (\procI|U2|registers[3][4]~q )) # (!\procI|U2|Mux11~6_combout  & ((\procI|U2|registers[2][4]~q ))))) # (!\procI|register_read_addr_A [1] & 
// (((\procI|U2|Mux11~6_combout ))))

	.dataa(\procI|U2|registers[3][4]~q ),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[2][4]~q ),
	.datad(\procI|U2|Mux11~6_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux11~7 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N11
dffeas \procI|U2|registers[15][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[15][14]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[15][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N11
dffeas \procI|U2|registers[8][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[8][6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[8][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N17
dffeas \procI|U2|registers[10][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[10][3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[10][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N16
cycloneive_lcell_comb \procI|U2|Mux11~2 (
// Equation(s):
// \procI|U2|Mux11~2_combout  = (\procI|register_read_addr_A [0] & (((\procI|register_read_addr_A [1])))) # (!\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1] & ((\procI|U2|registers[10][4]~q ))) # (!\procI|register_read_addr_A [1] & 
// (\procI|U2|registers[8][4]~q ))))

	.dataa(\procI|U2|registers[8][4]~q ),
	.datab(\procI|register_read_addr_A [0]),
	.datac(\procI|U2|registers[10][4]~q ),
	.datad(\procI|register_read_addr_A [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux11~2 .lut_mask = 16'hFC22;
defparam \procI|U2|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N29
dffeas \procI|U2|registers[11][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[11][1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[11][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N19
dffeas \procI|U2|registers[9][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[9][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[9][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
cycloneive_lcell_comb \procI|U2|Mux11~3 (
// Equation(s):
// \procI|U2|Mux11~3_combout  = (\procI|U2|Mux11~2_combout  & (((\procI|U2|registers[11][4]~q )) # (!\procI|register_read_addr_A [0]))) # (!\procI|U2|Mux11~2_combout  & (\procI|register_read_addr_A [0] & ((\procI|U2|registers[9][4]~q ))))

	.dataa(\procI|U2|Mux11~2_combout ),
	.datab(\procI|register_read_addr_A [0]),
	.datac(\procI|U2|registers[11][4]~q ),
	.datad(\procI|U2|registers[9][4]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux11~3 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N3
dffeas \procI|U2|registers[12][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[12][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[12][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N9
dffeas \procI|U2|registers[13][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[13][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[13][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N8
cycloneive_lcell_comb \procI|U2|Mux11~4 (
// Equation(s):
// \procI|U2|Mux11~4_combout  = (\procI|U2|data_out_A[15]~1_combout  & (((\procI|U2|data_out_A[15]~2_combout )))) # (!\procI|U2|data_out_A[15]~1_combout  & ((\procI|U2|data_out_A[15]~2_combout  & ((\procI|U2|registers[13][4]~q ))) # 
// (!\procI|U2|data_out_A[15]~2_combout  & (\procI|U2|registers[12][4]~q ))))

	.dataa(\procI|U2|data_out_A[15]~1_combout ),
	.datab(\procI|U2|registers[12][4]~q ),
	.datac(\procI|U2|registers[13][4]~q ),
	.datad(\procI|U2|data_out_A[15]~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux11~4 .lut_mask = 16'hFA44;
defparam \procI|U2|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N4
cycloneive_lcell_comb \procI|U2|Mux11~5 (
// Equation(s):
// \procI|U2|Mux11~5_combout  = (\procI|U2|data_out_A[15]~1_combout  & ((\procI|U2|Mux11~4_combout  & (!\procI|U2|registers[15][4]~q )) # (!\procI|U2|Mux11~4_combout  & ((\procI|U2|Mux11~3_combout ))))) # (!\procI|U2|data_out_A[15]~1_combout  & 
// (((\procI|U2|Mux11~4_combout ))))

	.dataa(\procI|U2|registers[15][4]~q ),
	.datab(\procI|U2|Mux11~3_combout ),
	.datac(\procI|U2|data_out_A[15]~1_combout ),
	.datad(\procI|U2|Mux11~4_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux11~5 .lut_mask = 16'h5FC0;
defparam \procI|U2|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cycloneive_lcell_comb \procI|U2|Mux11~8 (
// Equation(s):
// \procI|U2|Mux11~8_combout  = (\procI|U2|data_out_A[15]~3_combout  & (((\procI|U2|Mux11~5_combout ) # (\procI|U2|data_out_A[15]~0_combout )))) # (!\procI|U2|data_out_A[15]~3_combout  & (\procI|U2|Mux11~7_combout  & ((!\procI|U2|data_out_A[15]~0_combout 
// ))))

	.dataa(\procI|U2|Mux11~7_combout ),
	.datab(\procI|U2|Mux11~5_combout ),
	.datac(\procI|U2|data_out_A[15]~3_combout ),
	.datad(\procI|U2|data_out_A[15]~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux11~8 .lut_mask = 16'hF0CA;
defparam \procI|U2|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N15
dffeas \procI|U2|registers[4][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[4][15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[4][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N21
dffeas \procI|U2|registers[6][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[6][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N20
cycloneive_lcell_comb \procI|U2|Mux11~0 (
// Equation(s):
// \procI|U2|Mux11~0_combout  = (\procI|register_read_addr_A [1] & (((\procI|U2|registers[6][4]~q ) # (\procI|register_read_addr_A [0])))) # (!\procI|register_read_addr_A [1] & (\procI|U2|registers[4][4]~q  & ((!\procI|register_read_addr_A [0]))))

	.dataa(\procI|register_read_addr_A [1]),
	.datab(\procI|U2|registers[4][4]~q ),
	.datac(\procI|U2|registers[6][4]~q ),
	.datad(\procI|register_read_addr_A [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux11~0 .lut_mask = 16'hAAE4;
defparam \procI|U2|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N29
dffeas \procI|U2|registers[5][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[5][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[5][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
cycloneive_lcell_comb \procI|U2|Mux11~1 (
// Equation(s):
// \procI|U2|Mux11~1_combout  = (\procI|register_read_addr_A [0] & ((\procI|U2|Mux11~0_combout  & (\procI|U2|registers[7][4]~q )) # (!\procI|U2|Mux11~0_combout  & ((\procI|U2|registers[5][4]~q ))))) # (!\procI|register_read_addr_A [0] & 
// (\procI|U2|Mux11~0_combout ))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|U2|Mux11~0_combout ),
	.datac(\procI|U2|registers[7][4]~q ),
	.datad(\procI|U2|registers[5][4]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux11~1 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
cycloneive_lcell_comb \procI|U2|Mux11~19 (
// Equation(s):
// \procI|U2|Mux11~19_combout  = (\procI|U2|Mux11~8_combout  & ((\procI|U2|Mux11~18_combout ) # ((!\procI|U2|data_out_A[15]~0_combout )))) # (!\procI|U2|Mux11~8_combout  & (((\procI|U2|Mux11~1_combout  & \procI|U2|data_out_A[15]~0_combout ))))

	.dataa(\procI|U2|Mux11~18_combout ),
	.datab(\procI|U2|Mux11~8_combout ),
	.datac(\procI|U2|Mux11~1_combout ),
	.datad(\procI|U2|data_out_A[15]~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux11~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux11~19 .lut_mask = 16'hB8CC;
defparam \procI|U2|Mux11~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneive_lcell_comb \procI|U2|Mux11~20 (
// Equation(s):
// \procI|U2|Mux11~20_combout  = (\procI|U2|Mux11~19_combout  & ((\procI|U2|data_out_A[15]~4_combout ) # (\procI|register_read_addr_A [4])))

	.dataa(\procI|U2|data_out_A[15]~4_combout ),
	.datab(\procI|register_read_addr_A [4]),
	.datac(gnd),
	.datad(\procI|U2|Mux11~19_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux11~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux11~20 .lut_mask = 16'hEE00;
defparam \procI|U2|Mux11~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N5
dffeas \procI|U2|data_out_A[4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux11~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_A[4] .is_wysiwyg = "true";
defparam \procI|U2|data_out_A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N25
dffeas \procI|A[4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_A [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A[4] .is_wysiwyg = "true";
defparam \procI|A[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cycloneive_lcell_comb \procI|U1|Add0~8 (
// Equation(s):
// \procI|U1|Add0~8_combout  = ((\procI|A [4] $ (\procI|B [4] $ (!\procI|U1|Add0~7 )))) # (GND)
// \procI|U1|Add0~9  = CARRY((\procI|A [4] & ((\procI|B [4]) # (!\procI|U1|Add0~7 ))) # (!\procI|A [4] & (\procI|B [4] & !\procI|U1|Add0~7 )))

	.dataa(\procI|A [4]),
	.datab(\procI|B [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add0~7 ),
	.combout(\procI|U1|Add0~8_combout ),
	.cout(\procI|U1|Add0~9 ));
// synopsys translate_off
defparam \procI|U1|Add0~8 .lut_mask = 16'h698E;
defparam \procI|U1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N28
cycloneive_lcell_comb \procI|B_reg_1[4]~feeder (
// Equation(s):
// \procI|B_reg_1[4]~feeder_combout  = \procI|B_reg_0 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\procI|B_reg_0 [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|B_reg_1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|B_reg_1[4]~feeder .lut_mask = 16'hF0F0;
defparam \procI|B_reg_1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N29
dffeas \procI|B_reg_1[4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|B_reg_1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B_reg_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B_reg_1[4] .is_wysiwyg = "true";
defparam \procI|B_reg_1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N8
cycloneive_lcell_comb \procI|B_reg_2[4]~feeder (
// Equation(s):
// \procI|B_reg_2[4]~feeder_combout  = \procI|B_reg_1 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|B_reg_1 [4]),
	.cin(gnd),
	.combout(\procI|B_reg_2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|B_reg_2[4]~feeder .lut_mask = 16'hFF00;
defparam \procI|B_reg_2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N9
dffeas \procI|B_reg_2[4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|B_reg_2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B_reg_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B_reg_2[4] .is_wysiwyg = "true";
defparam \procI|B_reg_2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N23
dffeas \procI|Imm[4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|B_reg_2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|Imm [4]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|Imm[4] .is_wysiwyg = "true";
defparam \procI|Imm[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneive_lcell_comb \procI|U1|Add1~8 (
// Equation(s):
// \procI|U1|Add1~8_combout  = ((\procI|Imm [4] $ (\procI|A [4] $ (!\procI|U1|Add1~7 )))) # (GND)
// \procI|U1|Add1~9  = CARRY((\procI|Imm [4] & ((\procI|A [4]) # (!\procI|U1|Add1~7 ))) # (!\procI|Imm [4] & (\procI|A [4] & !\procI|U1|Add1~7 )))

	.dataa(\procI|Imm [4]),
	.datab(\procI|A [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add1~7 ),
	.combout(\procI|U1|Add1~8_combout ),
	.cout(\procI|U1|Add1~9 ));
// synopsys translate_off
defparam \procI|U1|Add1~8 .lut_mask = 16'h698E;
defparam \procI|U1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneive_lcell_comb \procI|register_data_in[2]~9 (
// Equation(s):
// \procI|register_data_in[2]~9_combout  = ((\procI|I [1]) # (\procI|I [2])) # (!\procI|I [3])

	.dataa(gnd),
	.datab(\procI|I [3]),
	.datac(\procI|I [1]),
	.datad(\procI|I [2]),
	.cin(gnd),
	.combout(\procI|register_data_in[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|register_data_in[2]~9 .lut_mask = 16'hFFF3;
defparam \procI|register_data_in[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneive_lcell_comb \procI|U1|Add2~4 (
// Equation(s):
// \procI|U1|Add2~4_combout  = ((\procI|A [2] $ (\procI|Imm [2] $ (\procI|U1|Add2~3 )))) # (GND)
// \procI|U1|Add2~5  = CARRY((\procI|A [2] & ((!\procI|U1|Add2~3 ) # (!\procI|Imm [2]))) # (!\procI|A [2] & (!\procI|Imm [2] & !\procI|U1|Add2~3 )))

	.dataa(\procI|A [2]),
	.datab(\procI|Imm [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add2~3 ),
	.combout(\procI|U1|Add2~4_combout ),
	.cout(\procI|U1|Add2~5 ));
// synopsys translate_off
defparam \procI|U1|Add2~4 .lut_mask = 16'h962B;
defparam \procI|U1|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneive_lcell_comb \procI|U1|Add2~6 (
// Equation(s):
// \procI|U1|Add2~6_combout  = (\procI|A [3] & ((\procI|Imm [3] & (!\procI|U1|Add2~5 )) # (!\procI|Imm [3] & (\procI|U1|Add2~5  & VCC)))) # (!\procI|A [3] & ((\procI|Imm [3] & ((\procI|U1|Add2~5 ) # (GND))) # (!\procI|Imm [3] & (!\procI|U1|Add2~5 ))))
// \procI|U1|Add2~7  = CARRY((\procI|A [3] & (\procI|Imm [3] & !\procI|U1|Add2~5 )) # (!\procI|A [3] & ((\procI|Imm [3]) # (!\procI|U1|Add2~5 ))))

	.dataa(\procI|A [3]),
	.datab(\procI|Imm [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add2~5 ),
	.combout(\procI|U1|Add2~6_combout ),
	.cout(\procI|U1|Add2~7 ));
// synopsys translate_off
defparam \procI|U1|Add2~6 .lut_mask = 16'h694D;
defparam \procI|U1|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneive_lcell_comb \procI|U1|Add2~8 (
// Equation(s):
// \procI|U1|Add2~8_combout  = ((\procI|A [4] $ (\procI|Imm [4] $ (\procI|U1|Add2~7 )))) # (GND)
// \procI|U1|Add2~9  = CARRY((\procI|A [4] & ((!\procI|U1|Add2~7 ) # (!\procI|Imm [4]))) # (!\procI|A [4] & (!\procI|Imm [4] & !\procI|U1|Add2~7 )))

	.dataa(\procI|A [4]),
	.datab(\procI|Imm [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add2~7 ),
	.combout(\procI|U1|Add2~8_combout ),
	.cout(\procI|U1|Add2~9 ));
// synopsys translate_off
defparam \procI|U1|Add2~8 .lut_mask = 16'h962B;
defparam \procI|U1|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneive_lcell_comb \procI|U1|Add2~10 (
// Equation(s):
// \procI|U1|Add2~10_combout  = (\procI|A [5] & (\procI|U1|Add2~9  & VCC)) # (!\procI|A [5] & (!\procI|U1|Add2~9 ))
// \procI|U1|Add2~11  = CARRY((!\procI|A [5] & !\procI|U1|Add2~9 ))

	.dataa(\procI|A [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add2~9 ),
	.combout(\procI|U1|Add2~10_combout ),
	.cout(\procI|U1|Add2~11 ));
// synopsys translate_off
defparam \procI|U1|Add2~10 .lut_mask = 16'hA505;
defparam \procI|U1|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \procI|Mux137~0 (
// Equation(s):
// \procI|Mux137~0_combout  = (\procI|register_data_in[5]~6_combout  & ((\procI|register_data_in[5]~3_combout ) # ((\procI|U1|Add2~10_combout ) # (\procI|register_data_in[5]~4_combout ))))

	.dataa(\procI|register_data_in[5]~3_combout ),
	.datab(\procI|U1|Add2~10_combout ),
	.datac(\procI|register_data_in[5]~6_combout ),
	.datad(\procI|register_data_in[5]~4_combout ),
	.cin(gnd),
	.combout(\procI|Mux137~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux137~0 .lut_mask = 16'hF0E0;
defparam \procI|Mux137~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneive_lcell_comb \procI|U1|Add3~4 (
// Equation(s):
// \procI|U1|Add3~4_combout  = (\procI|A [2] & (\procI|U1|Add3~3  $ (GND))) # (!\procI|A [2] & (!\procI|U1|Add3~3  & VCC))
// \procI|U1|Add3~5  = CARRY((\procI|A [2] & !\procI|U1|Add3~3 ))

	.dataa(gnd),
	.datab(\procI|A [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add3~3 ),
	.combout(\procI|U1|Add3~4_combout ),
	.cout(\procI|U1|Add3~5 ));
// synopsys translate_off
defparam \procI|U1|Add3~4 .lut_mask = 16'hC30C;
defparam \procI|U1|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneive_lcell_comb \procI|U1|Add3~6 (
// Equation(s):
// \procI|U1|Add3~6_combout  = (\procI|A [3] & (!\procI|U1|Add3~5 )) # (!\procI|A [3] & ((\procI|U1|Add3~5 ) # (GND)))
// \procI|U1|Add3~7  = CARRY((!\procI|U1|Add3~5 ) # (!\procI|A [3]))

	.dataa(\procI|A [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add3~5 ),
	.combout(\procI|U1|Add3~6_combout ),
	.cout(\procI|U1|Add3~7 ));
// synopsys translate_off
defparam \procI|U1|Add3~6 .lut_mask = 16'h5A5F;
defparam \procI|U1|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneive_lcell_comb \procI|U1|Add3~8 (
// Equation(s):
// \procI|U1|Add3~8_combout  = (\procI|A [4] & (\procI|U1|Add3~7  $ (GND))) # (!\procI|A [4] & (!\procI|U1|Add3~7  & VCC))
// \procI|U1|Add3~9  = CARRY((\procI|A [4] & !\procI|U1|Add3~7 ))

	.dataa(\procI|A [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add3~7 ),
	.combout(\procI|U1|Add3~8_combout ),
	.cout(\procI|U1|Add3~9 ));
// synopsys translate_off
defparam \procI|U1|Add3~8 .lut_mask = 16'hA50A;
defparam \procI|U1|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cycloneive_lcell_comb \procI|U1|Add3~10 (
// Equation(s):
// \procI|U1|Add3~10_combout  = (\procI|A [5] & (!\procI|U1|Add3~9 )) # (!\procI|A [5] & ((\procI|U1|Add3~9 ) # (GND)))
// \procI|U1|Add3~11  = CARRY((!\procI|U1|Add3~9 ) # (!\procI|A [5]))

	.dataa(gnd),
	.datab(\procI|A [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add3~9 ),
	.combout(\procI|U1|Add3~10_combout ),
	.cout(\procI|U1|Add3~11 ));
// synopsys translate_off
defparam \procI|U1|Add3~10 .lut_mask = 16'h3C3F;
defparam \procI|U1|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \procI|U1|Add2~12 (
// Equation(s):
// \procI|U1|Add2~12_combout  = (\procI|A [6] & ((GND) # (!\procI|U1|Add2~11 ))) # (!\procI|A [6] & (\procI|U1|Add2~11  $ (GND)))
// \procI|U1|Add2~13  = CARRY((\procI|A [6]) # (!\procI|U1|Add2~11 ))

	.dataa(gnd),
	.datab(\procI|A [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add2~11 ),
	.combout(\procI|U1|Add2~12_combout ),
	.cout(\procI|U1|Add2~13 ));
// synopsys translate_off
defparam \procI|U1|Add2~12 .lut_mask = 16'h3CCF;
defparam \procI|U1|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \procI|Mux136~0 (
// Equation(s):
// \procI|Mux136~0_combout  = (\procI|register_data_in[5]~6_combout  & ((\procI|register_data_in[5]~3_combout ) # ((\procI|U1|Add2~12_combout ) # (\procI|register_data_in[5]~4_combout ))))

	.dataa(\procI|register_data_in[5]~3_combout ),
	.datab(\procI|U1|Add2~12_combout ),
	.datac(\procI|register_data_in[5]~6_combout ),
	.datad(\procI|register_data_in[5]~4_combout ),
	.cin(gnd),
	.combout(\procI|Mux136~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux136~0 .lut_mask = 16'hF0E0;
defparam \procI|Mux136~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneive_lcell_comb \procI|U1|Add1~10 (
// Equation(s):
// \procI|U1|Add1~10_combout  = (\procI|A [5] & (!\procI|U1|Add1~9 )) # (!\procI|A [5] & ((\procI|U1|Add1~9 ) # (GND)))
// \procI|U1|Add1~11  = CARRY((!\procI|U1|Add1~9 ) # (!\procI|A [5]))

	.dataa(\procI|A [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add1~9 ),
	.combout(\procI|U1|Add1~10_combout ),
	.cout(\procI|U1|Add1~11 ));
// synopsys translate_off
defparam \procI|U1|Add1~10 .lut_mask = 16'h5A5F;
defparam \procI|U1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneive_lcell_comb \procI|U1|Add1~12 (
// Equation(s):
// \procI|U1|Add1~12_combout  = (\procI|A [6] & (\procI|U1|Add1~11  $ (GND))) # (!\procI|A [6] & (!\procI|U1|Add1~11  & VCC))
// \procI|U1|Add1~13  = CARRY((\procI|A [6] & !\procI|U1|Add1~11 ))

	.dataa(\procI|A [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add1~11 ),
	.combout(\procI|U1|Add1~12_combout ),
	.cout(\procI|U1|Add1~13 ));
// synopsys translate_off
defparam \procI|U1|Add1~12 .lut_mask = 16'hA50A;
defparam \procI|U1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \procI|Mux136~5 (
// Equation(s):
// \procI|Mux136~5_combout  = (!\procI|I [0] & ((\procI|I [2] & ((\procI|A [5]))) # (!\procI|I [2] & (\procI|U1|Add1~12_combout ))))

	.dataa(\procI|U1|Add1~12_combout ),
	.datab(\procI|I [0]),
	.datac(\procI|A [5]),
	.datad(\procI|I [2]),
	.cin(gnd),
	.combout(\procI|Mux136~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux136~5 .lut_mask = 16'h3022;
defparam \procI|Mux136~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N11
dffeas \procI|U2|registers[11][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[11][1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[11][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N1
dffeas \procI|U2|registers[9][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[9][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[9][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N15
dffeas \procI|U2|registers[10][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[10][3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[10][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N9
dffeas \procI|U2|registers[8][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[8][6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[8][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N8
cycloneive_lcell_comb \procI|U2|Mux25~2 (
// Equation(s):
// \procI|U2|Mux25~2_combout  = (\procI|register_read_addr_B [1] & ((\procI|U2|registers[10][6]~q ) # ((\procI|register_read_addr_B [0])))) # (!\procI|register_read_addr_B [1] & (((\procI|U2|registers[8][6]~q  & !\procI|register_read_addr_B [0]))))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|U2|registers[10][6]~q ),
	.datac(\procI|U2|registers[8][6]~q ),
	.datad(\procI|register_read_addr_B [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux25~2 .lut_mask = 16'hAAD8;
defparam \procI|U2|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N0
cycloneive_lcell_comb \procI|U2|Mux25~3 (
// Equation(s):
// \procI|U2|Mux25~3_combout  = (\procI|register_read_addr_B [0] & ((\procI|U2|Mux25~2_combout  & (\procI|U2|registers[11][6]~q )) # (!\procI|U2|Mux25~2_combout  & ((\procI|U2|registers[9][6]~q ))))) # (!\procI|register_read_addr_B [0] & 
// (((\procI|U2|Mux25~2_combout ))))

	.dataa(\procI|U2|registers[11][6]~q ),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[9][6]~q ),
	.datad(\procI|U2|Mux25~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux25~3 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N15
dffeas \procI|U2|registers[15][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[15][14]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[15][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N21
dffeas \procI|U2|registers[13][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[13][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[13][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[13][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N30
cycloneive_lcell_comb \procI|U2|Mux25~4 (
// Equation(s):
// \procI|U2|Mux25~4_combout  = (\procI|U2|data_out_B[5]~2_combout  & ((\procI|U2|registers[13][6]~q ) # ((\procI|U2|data_out_B[5]~1_combout )))) # (!\procI|U2|data_out_B[5]~2_combout  & (((\procI|U2|registers[12][6]~q  & !\procI|U2|data_out_B[5]~1_combout 
// ))))

	.dataa(\procI|U2|data_out_B[5]~2_combout ),
	.datab(\procI|U2|registers[13][6]~q ),
	.datac(\procI|U2|registers[12][6]~q ),
	.datad(\procI|U2|data_out_B[5]~1_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux25~4 .lut_mask = 16'hAAD8;
defparam \procI|U2|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cycloneive_lcell_comb \procI|U2|Mux25~5 (
// Equation(s):
// \procI|U2|Mux25~5_combout  = (\procI|U2|data_out_B[5]~1_combout  & ((\procI|U2|Mux25~4_combout  & ((\procI|U2|registers[15][6]~q ))) # (!\procI|U2|Mux25~4_combout  & (\procI|U2|Mux25~3_combout )))) # (!\procI|U2|data_out_B[5]~1_combout  & 
// (((\procI|U2|Mux25~4_combout ))))

	.dataa(\procI|U2|data_out_B[5]~1_combout ),
	.datab(\procI|U2|Mux25~3_combout ),
	.datac(\procI|U2|registers[15][6]~q ),
	.datad(\procI|U2|Mux25~4_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux25~5 .lut_mask = 16'hF588;
defparam \procI|U2|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N15
dffeas \procI|U2|registers[2][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[2][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[2][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N13
dffeas \procI|U2|registers[3][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[3][13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[3][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N29
dffeas \procI|U2|registers[0][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[0][3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[0][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N11
dffeas \procI|U2|registers[1][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[1][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[1][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N28
cycloneive_lcell_comb \procI|U2|Mux25~6 (
// Equation(s):
// \procI|U2|Mux25~6_combout  = (\procI|register_read_addr_B [1] & (\procI|register_read_addr_B [0])) # (!\procI|register_read_addr_B [1] & ((\procI|register_read_addr_B [0] & ((\procI|U2|registers[1][6]~q ))) # (!\procI|register_read_addr_B [0] & 
// (\procI|U2|registers[0][6]~q ))))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[0][6]~q ),
	.datad(\procI|U2|registers[1][6]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux25~6 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
cycloneive_lcell_comb \procI|U2|Mux25~7 (
// Equation(s):
// \procI|U2|Mux25~7_combout  = (\procI|register_read_addr_B [1] & ((\procI|U2|Mux25~6_combout  & ((\procI|U2|registers[3][6]~q ))) # (!\procI|U2|Mux25~6_combout  & (\procI|U2|registers[2][6]~q )))) # (!\procI|register_read_addr_B [1] & 
// (((\procI|U2|Mux25~6_combout ))))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|U2|registers[2][6]~q ),
	.datac(\procI|U2|registers[3][6]~q ),
	.datad(\procI|U2|Mux25~6_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux25~7 .lut_mask = 16'hF588;
defparam \procI|U2|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N14
cycloneive_lcell_comb \procI|U2|Mux25~8 (
// Equation(s):
// \procI|U2|Mux25~8_combout  = (\procI|U2|data_out_B[5]~0_combout  & (((\procI|U2|data_out_B[5]~3_combout )))) # (!\procI|U2|data_out_B[5]~0_combout  & ((\procI|U2|data_out_B[5]~3_combout  & (\procI|U2|Mux25~5_combout )) # 
// (!\procI|U2|data_out_B[5]~3_combout  & ((\procI|U2|Mux25~7_combout )))))

	.dataa(\procI|U2|Mux25~5_combout ),
	.datab(\procI|U2|data_out_B[5]~0_combout ),
	.datac(\procI|U2|data_out_B[5]~3_combout ),
	.datad(\procI|U2|Mux25~7_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux25~8 .lut_mask = 16'hE3E0;
defparam \procI|U2|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N21
dffeas \procI|U2|registers[24][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[24][15]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[24][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[24][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N23
dffeas \procI|U2|registers[28][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[28][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[28][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[28][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N4
cycloneive_lcell_comb \procI|U2|registers~48 (
// Equation(s):
// \procI|U2|registers~48_combout  = (!\rstN~q  & !\procI|register_data_in [6])

	.dataa(\rstN~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|register_data_in [6]),
	.cin(gnd),
	.combout(\procI|U2|registers~48_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~48 .lut_mask = 16'h0055;
defparam \procI|U2|registers~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N5
dffeas \procI|U2|registers[16][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|registers~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|U2|registers[16][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[16][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[16][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N3
dffeas \procI|U2|registers[20][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[20][8]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[20][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[20][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N2
cycloneive_lcell_comb \procI|U2|Mux25~13 (
// Equation(s):
// \procI|U2|Mux25~13_combout  = (\procI|register_read_addr_B [2] & (((\procI|U2|registers[20][6]~q ) # (\procI|register_read_addr_B [3])))) # (!\procI|register_read_addr_B [2] & (!\procI|U2|registers[16][6]~q  & ((!\procI|register_read_addr_B [3]))))

	.dataa(\procI|U2|registers[16][6]~q ),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|U2|registers[20][6]~q ),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux25~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux25~13 .lut_mask = 16'hCCD1;
defparam \procI|U2|Mux25~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N22
cycloneive_lcell_comb \procI|U2|Mux25~14 (
// Equation(s):
// \procI|U2|Mux25~14_combout  = (\procI|register_read_addr_B [3] & ((\procI|U2|Mux25~13_combout  & ((\procI|U2|registers[28][6]~q ))) # (!\procI|U2|Mux25~13_combout  & (\procI|U2|registers[24][6]~q )))) # (!\procI|register_read_addr_B [3] & 
// (((\procI|U2|Mux25~13_combout ))))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|registers[24][6]~q ),
	.datac(\procI|U2|registers[28][6]~q ),
	.datad(\procI|U2|Mux25~13_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux25~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux25~14 .lut_mask = 16'hF588;
defparam \procI|U2|Mux25~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N21
dffeas \procI|U2|registers[25][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[25][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[25][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[25][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N15
dffeas \procI|U2|registers[29][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[29][12]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[29][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[29][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N5
dffeas \procI|U2|registers[21][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[21][5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[21][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[21][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N7
dffeas \procI|U2|registers[17][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[17][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[17][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[17][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N6
cycloneive_lcell_comb \procI|U2|Mux25~11 (
// Equation(s):
// \procI|U2|Mux25~11_combout  = (\procI|register_read_addr_B [2] & ((\procI|U2|registers[21][6]~q ) # ((\procI|register_read_addr_B [3])))) # (!\procI|register_read_addr_B [2] & (((\procI|U2|registers[17][6]~q  & !\procI|register_read_addr_B [3]))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|registers[21][6]~q ),
	.datac(\procI|U2|registers[17][6]~q ),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux25~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux25~11 .lut_mask = 16'hAAD8;
defparam \procI|U2|Mux25~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N14
cycloneive_lcell_comb \procI|U2|Mux25~12 (
// Equation(s):
// \procI|U2|Mux25~12_combout  = (\procI|register_read_addr_B [3] & ((\procI|U2|Mux25~11_combout  & ((\procI|U2|registers[29][6]~q ))) # (!\procI|U2|Mux25~11_combout  & (\procI|U2|registers[25][6]~q )))) # (!\procI|register_read_addr_B [3] & 
// (((\procI|U2|Mux25~11_combout ))))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|registers[25][6]~q ),
	.datac(\procI|U2|registers[29][6]~q ),
	.datad(\procI|U2|Mux25~11_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux25~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux25~12 .lut_mask = 16'hF588;
defparam \procI|U2|Mux25~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
cycloneive_lcell_comb \procI|U2|Mux25~15 (
// Equation(s):
// \procI|U2|Mux25~15_combout  = (\procI|register_read_addr_B [1] & (((\procI|register_read_addr_B [0])))) # (!\procI|register_read_addr_B [1] & ((\procI|register_read_addr_B [0] & ((\procI|U2|Mux25~12_combout ))) # (!\procI|register_read_addr_B [0] & 
// (\procI|U2|Mux25~14_combout ))))

	.dataa(\procI|U2|Mux25~14_combout ),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|register_read_addr_B [0]),
	.datad(\procI|U2|Mux25~12_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux25~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux25~15 .lut_mask = 16'hF2C2;
defparam \procI|U2|Mux25~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N19
dffeas \procI|U2|registers[26][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[26][14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[26][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[26][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N21
dffeas \procI|U2|registers[18][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[18][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[18][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[18][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N20
cycloneive_lcell_comb \procI|U2|Mux25~9 (
// Equation(s):
// \procI|U2|Mux25~9_combout  = (\procI|register_read_addr_B [2] & (((\procI|register_read_addr_B [3])))) # (!\procI|register_read_addr_B [2] & ((\procI|register_read_addr_B [3] & (\procI|U2|registers[26][6]~q )) # (!\procI|register_read_addr_B [3] & 
// ((\procI|U2|registers[18][6]~q )))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|registers[26][6]~q ),
	.datac(\procI|U2|registers[18][6]~q ),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux25~9 .lut_mask = 16'hEE50;
defparam \procI|U2|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N15
dffeas \procI|U2|registers[30][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[30][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[30][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[30][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N29
dffeas \procI|U2|registers[22][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[22][10]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[22][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[22][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
cycloneive_lcell_comb \procI|U2|Mux25~10 (
// Equation(s):
// \procI|U2|Mux25~10_combout  = (\procI|U2|Mux25~9_combout  & ((\procI|U2|registers[30][6]~q ) # ((!\procI|register_read_addr_B [2])))) # (!\procI|U2|Mux25~9_combout  & (((\procI|U2|registers[22][6]~q  & \procI|register_read_addr_B [2]))))

	.dataa(\procI|U2|Mux25~9_combout ),
	.datab(\procI|U2|registers[30][6]~q ),
	.datac(\procI|U2|registers[22][6]~q ),
	.datad(\procI|register_read_addr_B [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux25~10 .lut_mask = 16'hD8AA;
defparam \procI|U2|Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N5
dffeas \procI|U2|registers[23][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[23][9]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[23][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[23][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N7
dffeas \procI|U2|registers[31][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[31][10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[31][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[31][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N31
dffeas \procI|U2|registers[19][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[19][14]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[19][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[19][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N29
dffeas \procI|U2|registers[27][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[27][4]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[27][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[27][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneive_lcell_comb \procI|U2|Mux25~16 (
// Equation(s):
// \procI|U2|Mux25~16_combout  = (\procI|register_read_addr_B [2] & (\procI|register_read_addr_B [3])) # (!\procI|register_read_addr_B [2] & ((\procI|register_read_addr_B [3] & ((\procI|U2|registers[27][6]~q ))) # (!\procI|register_read_addr_B [3] & 
// (\procI|U2|registers[19][6]~q ))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|register_read_addr_B [3]),
	.datac(\procI|U2|registers[19][6]~q ),
	.datad(\procI|U2|registers[27][6]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux25~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux25~16 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux25~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N6
cycloneive_lcell_comb \procI|U2|Mux25~17 (
// Equation(s):
// \procI|U2|Mux25~17_combout  = (\procI|register_read_addr_B [2] & ((\procI|U2|Mux25~16_combout  & ((\procI|U2|registers[31][6]~q ))) # (!\procI|U2|Mux25~16_combout  & (\procI|U2|registers[23][6]~q )))) # (!\procI|register_read_addr_B [2] & 
// (((\procI|U2|Mux25~16_combout ))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|registers[23][6]~q ),
	.datac(\procI|U2|registers[31][6]~q ),
	.datad(\procI|U2|Mux25~16_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux25~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux25~17 .lut_mask = 16'hF588;
defparam \procI|U2|Mux25~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cycloneive_lcell_comb \procI|U2|Mux25~18 (
// Equation(s):
// \procI|U2|Mux25~18_combout  = (\procI|U2|Mux25~15_combout  & (((\procI|U2|Mux25~17_combout ) # (!\procI|register_read_addr_B [1])))) # (!\procI|U2|Mux25~15_combout  & (\procI|U2|Mux25~10_combout  & ((\procI|register_read_addr_B [1]))))

	.dataa(\procI|U2|Mux25~15_combout ),
	.datab(\procI|U2|Mux25~10_combout ),
	.datac(\procI|U2|Mux25~17_combout ),
	.datad(\procI|register_read_addr_B [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux25~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux25~18 .lut_mask = 16'hE4AA;
defparam \procI|U2|Mux25~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N27
dffeas \procI|U2|registers[7][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[7][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N9
dffeas \procI|U2|registers[5][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[5][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[5][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N29
dffeas \procI|U2|registers[4][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[4][15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[4][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N3
dffeas \procI|U2|registers[6][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[6][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N28
cycloneive_lcell_comb \procI|U2|Mux25~0 (
// Equation(s):
// \procI|U2|Mux25~0_combout  = (\procI|register_read_addr_B [1] & ((\procI|register_read_addr_B [0]) # ((\procI|U2|registers[6][6]~q )))) # (!\procI|register_read_addr_B [1] & (!\procI|register_read_addr_B [0] & (\procI|U2|registers[4][6]~q )))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[4][6]~q ),
	.datad(\procI|U2|registers[6][6]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux25~0 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N8
cycloneive_lcell_comb \procI|U2|Mux25~1 (
// Equation(s):
// \procI|U2|Mux25~1_combout  = (\procI|register_read_addr_B [0] & ((\procI|U2|Mux25~0_combout  & (\procI|U2|registers[7][6]~q )) # (!\procI|U2|Mux25~0_combout  & ((\procI|U2|registers[5][6]~q ))))) # (!\procI|register_read_addr_B [0] & 
// (((\procI|U2|Mux25~0_combout ))))

	.dataa(\procI|U2|registers[7][6]~q ),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[5][6]~q ),
	.datad(\procI|U2|Mux25~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux25~1 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N18
cycloneive_lcell_comb \procI|U2|Mux25~19 (
// Equation(s):
// \procI|U2|Mux25~19_combout  = (\procI|U2|Mux25~8_combout  & ((\procI|U2|Mux25~18_combout ) # ((!\procI|U2|data_out_B[5]~0_combout )))) # (!\procI|U2|Mux25~8_combout  & (((\procI|U2|Mux25~1_combout  & \procI|U2|data_out_B[5]~0_combout ))))

	.dataa(\procI|U2|Mux25~8_combout ),
	.datab(\procI|U2|Mux25~18_combout ),
	.datac(\procI|U2|Mux25~1_combout ),
	.datad(\procI|U2|data_out_B[5]~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux25~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux25~19 .lut_mask = 16'hD8AA;
defparam \procI|U2|Mux25~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneive_lcell_comb \procI|U2|Mux25~20 (
// Equation(s):
// \procI|U2|Mux25~20_combout  = (\procI|U2|Mux25~19_combout  & ((\procI|register_read_addr_B [4]) # (\procI|U2|data_out_B[5]~4_combout )))

	.dataa(gnd),
	.datab(\procI|U2|Mux25~19_combout ),
	.datac(\procI|register_read_addr_B [4]),
	.datad(\procI|U2|data_out_B[5]~4_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux25~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux25~20 .lut_mask = 16'hCCC0;
defparam \procI|U2|Mux25~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N25
dffeas \procI|U2|data_out_B[6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux25~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_B[6] .is_wysiwyg = "true";
defparam \procI|U2|data_out_B[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N13
dffeas \procI|B[6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_B [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B[6] .is_wysiwyg = "true";
defparam \procI|B[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N29
dffeas \procI|U2|registers[10][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[10][3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[10][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N23
dffeas \procI|U2|registers[9][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[9][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[9][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N23
dffeas \procI|U2|registers[8][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[8][6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[8][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N14
cycloneive_lcell_comb \procI|U2|Mux26~0 (
// Equation(s):
// \procI|U2|Mux26~0_combout  = (\procI|register_read_addr_B [1] & (\procI|register_read_addr_B [0])) # (!\procI|register_read_addr_B [1] & ((\procI|register_read_addr_B [0] & (\procI|U2|registers[9][5]~q )) # (!\procI|register_read_addr_B [0] & 
// ((\procI|U2|registers[8][5]~q )))))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[9][5]~q ),
	.datad(\procI|U2|registers[8][5]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux26~0 .lut_mask = 16'hD9C8;
defparam \procI|U2|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N21
dffeas \procI|U2|registers[11][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[11][1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[11][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[11][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N20
cycloneive_lcell_comb \procI|U2|Mux26~1 (
// Equation(s):
// \procI|U2|Mux26~1_combout  = (\procI|U2|Mux26~0_combout  & (((\procI|U2|registers[11][5]~q ) # (!\procI|register_read_addr_B [1])))) # (!\procI|U2|Mux26~0_combout  & (\procI|U2|registers[10][5]~q  & ((\procI|register_read_addr_B [1]))))

	.dataa(\procI|U2|registers[10][5]~q ),
	.datab(\procI|U2|Mux26~0_combout ),
	.datac(\procI|U2|registers[11][5]~q ),
	.datad(\procI|register_read_addr_B [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux26~1 .lut_mask = 16'hE2CC;
defparam \procI|U2|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N15
dffeas \procI|U2|registers[12][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[12][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[12][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneive_lcell_comb \procI|U2|Mux26~2 (
// Equation(s):
// \procI|U2|Mux26~2_combout  = (\procI|U2|data_out_B[5]~1_combout  & ((\procI|U2|Mux26~1_combout ) # ((\procI|U2|data_out_B[5]~2_combout )))) # (!\procI|U2|data_out_B[5]~1_combout  & (((\procI|U2|registers[12][5]~q  & !\procI|U2|data_out_B[5]~2_combout ))))

	.dataa(\procI|U2|Mux26~1_combout ),
	.datab(\procI|U2|data_out_B[5]~1_combout ),
	.datac(\procI|U2|registers[12][5]~q ),
	.datad(\procI|U2|data_out_B[5]~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux26~2 .lut_mask = 16'hCCB8;
defparam \procI|U2|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneive_lcell_comb \procI|U2|registers~46 (
// Equation(s):
// \procI|U2|registers~46_combout  = (!\procI|register_data_in [5] & !\rstN~q )

	.dataa(gnd),
	.datab(\procI|register_data_in [5]),
	.datac(\rstN~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|U2|registers~46_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~46 .lut_mask = 16'h0303;
defparam \procI|U2|registers~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N11
dffeas \procI|U2|registers[15][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[15][14]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[15][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N5
dffeas \procI|U2|registers[13][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[13][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[13][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[13][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneive_lcell_comb \procI|U2|Mux26~3 (
// Equation(s):
// \procI|U2|Mux26~3_combout  = (\procI|U2|Mux26~2_combout  & (((!\procI|U2|data_out_B[5]~2_combout )) # (!\procI|U2|registers[15][5]~q ))) # (!\procI|U2|Mux26~2_combout  & (((\procI|U2|registers[13][5]~q  & \procI|U2|data_out_B[5]~2_combout ))))

	.dataa(\procI|U2|Mux26~2_combout ),
	.datab(\procI|U2|registers[15][5]~q ),
	.datac(\procI|U2|registers[13][5]~q ),
	.datad(\procI|U2|data_out_B[5]~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux26~3 .lut_mask = 16'h72AA;
defparam \procI|U2|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N11
dffeas \procI|U2|registers[4][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[4][15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[4][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N25
dffeas \procI|U2|registers[5][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[5][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[5][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneive_lcell_comb \procI|U2|Mux26~4 (
// Equation(s):
// \procI|U2|Mux26~4_combout  = (\procI|register_read_addr_B [1] & (\procI|register_read_addr_B [0])) # (!\procI|register_read_addr_B [1] & ((\procI|register_read_addr_B [0] & ((\procI|U2|registers[5][5]~q ))) # (!\procI|register_read_addr_B [0] & 
// (\procI|U2|registers[4][5]~q ))))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[4][5]~q ),
	.datad(\procI|U2|registers[5][5]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux26~4 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N5
dffeas \procI|U2|registers[7][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[7][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N1
dffeas \procI|U2|registers[6][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[6][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cycloneive_lcell_comb \procI|U2|Mux26~5 (
// Equation(s):
// \procI|U2|Mux26~5_combout  = (\procI|U2|Mux26~4_combout  & (((\procI|U2|registers[7][5]~q )) # (!\procI|register_read_addr_B [1]))) # (!\procI|U2|Mux26~4_combout  & (\procI|register_read_addr_B [1] & ((\procI|U2|registers[6][5]~q ))))

	.dataa(\procI|U2|Mux26~4_combout ),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[7][5]~q ),
	.datad(\procI|U2|registers[6][5]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux26~5 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N9
dffeas \procI|U2|registers[2][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[2][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[2][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N27
dffeas \procI|U2|registers[0][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[0][3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[0][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N26
cycloneive_lcell_comb \procI|U2|Mux26~6 (
// Equation(s):
// \procI|U2|Mux26~6_combout  = (\procI|register_read_addr_B [0] & (((\procI|register_read_addr_B [1])))) # (!\procI|register_read_addr_B [0] & ((\procI|register_read_addr_B [1] & (\procI|U2|registers[2][5]~q )) # (!\procI|register_read_addr_B [1] & 
// ((\procI|U2|registers[0][5]~q )))))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|U2|registers[2][5]~q ),
	.datac(\procI|U2|registers[0][5]~q ),
	.datad(\procI|register_read_addr_B [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux26~6 .lut_mask = 16'hEE50;
defparam \procI|U2|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N25
dffeas \procI|U2|registers[1][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[1][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[1][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N16
cycloneive_lcell_comb \procI|U2|Mux26~7 (
// Equation(s):
// \procI|U2|Mux26~7_combout  = (\procI|U2|Mux26~6_combout  & (((\procI|U2|registers[3][5]~q )) # (!\procI|register_read_addr_B [0]))) # (!\procI|U2|Mux26~6_combout  & (\procI|register_read_addr_B [0] & ((\procI|U2|registers[1][5]~q ))))

	.dataa(\procI|U2|Mux26~6_combout ),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[3][5]~q ),
	.datad(\procI|U2|registers[1][5]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux26~7 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N8
cycloneive_lcell_comb \procI|U2|Mux26~8 (
// Equation(s):
// \procI|U2|Mux26~8_combout  = (\procI|U2|data_out_B[5]~0_combout  & ((\procI|U2|Mux26~5_combout ) # ((\procI|U2|data_out_B[5]~3_combout )))) # (!\procI|U2|data_out_B[5]~0_combout  & (((!\procI|U2|data_out_B[5]~3_combout  & \procI|U2|Mux26~7_combout ))))

	.dataa(\procI|U2|Mux26~5_combout ),
	.datab(\procI|U2|data_out_B[5]~0_combout ),
	.datac(\procI|U2|data_out_B[5]~3_combout ),
	.datad(\procI|U2|Mux26~7_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux26~8 .lut_mask = 16'hCBC8;
defparam \procI|U2|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N31
dffeas \procI|U2|registers[20][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[20][8]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[20][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[20][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N1
dffeas \procI|U2|registers[16][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[16][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[16][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[16][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneive_lcell_comb \procI|U2|Mux26~13 (
// Equation(s):
// \procI|U2|Mux26~13_combout  = (\procI|register_read_addr_B [3] & (((\procI|register_read_addr_B [2])))) # (!\procI|register_read_addr_B [3] & ((\procI|register_read_addr_B [2] & (\procI|U2|registers[20][5]~q )) # (!\procI|register_read_addr_B [2] & 
// ((!\procI|U2|registers[16][5]~q )))))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|registers[20][5]~q ),
	.datac(\procI|U2|registers[16][5]~q ),
	.datad(\procI|register_read_addr_B [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux26~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux26~13 .lut_mask = 16'hEE05;
defparam \procI|U2|Mux26~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N3
dffeas \procI|U2|registers[28][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[28][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[28][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[28][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N25
dffeas \procI|U2|registers[24][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[24][15]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[24][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[24][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N2
cycloneive_lcell_comb \procI|U2|Mux26~14 (
// Equation(s):
// \procI|U2|Mux26~14_combout  = (\procI|register_read_addr_B [3] & ((\procI|U2|Mux26~13_combout  & (\procI|U2|registers[28][5]~q )) # (!\procI|U2|Mux26~13_combout  & ((\procI|U2|registers[24][5]~q ))))) # (!\procI|register_read_addr_B [3] & 
// (\procI|U2|Mux26~13_combout ))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|Mux26~13_combout ),
	.datac(\procI|U2|registers[28][5]~q ),
	.datad(\procI|U2|registers[24][5]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux26~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux26~14 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux26~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N25
dffeas \procI|U2|registers[22][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[22][10]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[22][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[22][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N27
dffeas \procI|U2|registers[30][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[30][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[30][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[30][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N23
dffeas \procI|U2|registers[26][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[26][14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[26][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[26][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N9
dffeas \procI|U2|registers[18][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[18][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[18][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[18][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cycloneive_lcell_comb \procI|U2|Mux26~11 (
// Equation(s):
// \procI|U2|Mux26~11_combout  = (\procI|register_read_addr_B [2] & (((\procI|register_read_addr_B [3])))) # (!\procI|register_read_addr_B [2] & ((\procI|register_read_addr_B [3] & (\procI|U2|registers[26][5]~q )) # (!\procI|register_read_addr_B [3] & 
// ((\procI|U2|registers[18][5]~q )))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|registers[26][5]~q ),
	.datac(\procI|U2|registers[18][5]~q ),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux26~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux26~11 .lut_mask = 16'hEE50;
defparam \procI|U2|Mux26~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N26
cycloneive_lcell_comb \procI|U2|Mux26~12 (
// Equation(s):
// \procI|U2|Mux26~12_combout  = (\procI|register_read_addr_B [2] & ((\procI|U2|Mux26~11_combout  & ((\procI|U2|registers[30][5]~q ))) # (!\procI|U2|Mux26~11_combout  & (\procI|U2|registers[22][5]~q )))) # (!\procI|register_read_addr_B [2] & 
// (((\procI|U2|Mux26~11_combout ))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|registers[22][5]~q ),
	.datac(\procI|U2|registers[30][5]~q ),
	.datad(\procI|U2|Mux26~11_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux26~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux26~12 .lut_mask = 16'hF588;
defparam \procI|U2|Mux26~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N10
cycloneive_lcell_comb \procI|U2|Mux26~15 (
// Equation(s):
// \procI|U2|Mux26~15_combout  = (\procI|register_read_addr_B [1] & (((\procI|U2|Mux26~12_combout ) # (\procI|register_read_addr_B [0])))) # (!\procI|register_read_addr_B [1] & (\procI|U2|Mux26~14_combout  & ((!\procI|register_read_addr_B [0]))))

	.dataa(\procI|U2|Mux26~14_combout ),
	.datab(\procI|U2|Mux26~12_combout ),
	.datac(\procI|register_read_addr_B [1]),
	.datad(\procI|register_read_addr_B [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux26~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux26~15 .lut_mask = 16'hF0CA;
defparam \procI|U2|Mux26~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N3
dffeas \procI|U2|registers[19][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[19][14]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[19][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[19][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N1
dffeas \procI|U2|registers[27][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[27][4]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[27][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[27][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cycloneive_lcell_comb \procI|U2|Mux26~16 (
// Equation(s):
// \procI|U2|Mux26~16_combout  = (\procI|register_read_addr_B [2] & (\procI|register_read_addr_B [3])) # (!\procI|register_read_addr_B [2] & ((\procI|register_read_addr_B [3] & ((\procI|U2|registers[27][5]~q ))) # (!\procI|register_read_addr_B [3] & 
// (\procI|U2|registers[19][5]~q ))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|register_read_addr_B [3]),
	.datac(\procI|U2|registers[19][5]~q ),
	.datad(\procI|U2|registers[27][5]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux26~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux26~16 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux26~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N11
dffeas \procI|U2|registers[31][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[31][10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[31][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[31][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N25
dffeas \procI|U2|registers[23][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[23][9]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[23][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[23][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cycloneive_lcell_comb \procI|U2|Mux26~17 (
// Equation(s):
// \procI|U2|Mux26~17_combout  = (\procI|U2|Mux26~16_combout  & (((\procI|U2|registers[31][5]~q )) # (!\procI|register_read_addr_B [2]))) # (!\procI|U2|Mux26~16_combout  & (\procI|register_read_addr_B [2] & ((\procI|U2|registers[23][5]~q ))))

	.dataa(\procI|U2|Mux26~16_combout ),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|U2|registers[31][5]~q ),
	.datad(\procI|U2|registers[23][5]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux26~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux26~17 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux26~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N17
dffeas \procI|U2|registers[21][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[21][5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[21][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[21][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N11
dffeas \procI|U2|registers[17][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[17][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[17][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[17][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cycloneive_lcell_comb \procI|U2|Mux26~9 (
// Equation(s):
// \procI|U2|Mux26~9_combout  = (\procI|register_read_addr_B [2] & ((\procI|U2|registers[21][5]~q ) # ((\procI|register_read_addr_B [3])))) # (!\procI|register_read_addr_B [2] & (((!\procI|U2|registers[17][5]~q  & !\procI|register_read_addr_B [3]))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|registers[21][5]~q ),
	.datac(\procI|U2|registers[17][5]~q ),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux26~9 .lut_mask = 16'hAA8D;
defparam \procI|U2|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N9
dffeas \procI|U2|registers[25][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[25][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[25][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[25][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N11
dffeas \procI|U2|registers[29][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[29][12]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[29][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[29][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cycloneive_lcell_comb \procI|U2|Mux26~10 (
// Equation(s):
// \procI|U2|Mux26~10_combout  = (\procI|register_read_addr_B [3] & ((\procI|U2|Mux26~9_combout  & ((\procI|U2|registers[29][5]~q ))) # (!\procI|U2|Mux26~9_combout  & (\procI|U2|registers[25][5]~q )))) # (!\procI|register_read_addr_B [3] & 
// (\procI|U2|Mux26~9_combout ))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|Mux26~9_combout ),
	.datac(\procI|U2|registers[25][5]~q ),
	.datad(\procI|U2|registers[29][5]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux26~10 .lut_mask = 16'hEC64;
defparam \procI|U2|Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cycloneive_lcell_comb \procI|U2|Mux26~18 (
// Equation(s):
// \procI|U2|Mux26~18_combout  = (\procI|U2|Mux26~15_combout  & ((\procI|U2|Mux26~17_combout ) # ((!\procI|register_read_addr_B [0])))) # (!\procI|U2|Mux26~15_combout  & (((\procI|U2|Mux26~10_combout  & \procI|register_read_addr_B [0]))))

	.dataa(\procI|U2|Mux26~15_combout ),
	.datab(\procI|U2|Mux26~17_combout ),
	.datac(\procI|U2|Mux26~10_combout ),
	.datad(\procI|register_read_addr_B [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux26~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux26~18 .lut_mask = 16'hD8AA;
defparam \procI|U2|Mux26~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
cycloneive_lcell_comb \procI|U2|Mux26~19 (
// Equation(s):
// \procI|U2|Mux26~19_combout  = (\procI|U2|data_out_B[5]~3_combout  & ((\procI|U2|Mux26~8_combout  & ((\procI|U2|Mux26~18_combout ))) # (!\procI|U2|Mux26~8_combout  & (\procI|U2|Mux26~3_combout )))) # (!\procI|U2|data_out_B[5]~3_combout  & 
// (((\procI|U2|Mux26~8_combout ))))

	.dataa(\procI|U2|data_out_B[5]~3_combout ),
	.datab(\procI|U2|Mux26~3_combout ),
	.datac(\procI|U2|Mux26~8_combout ),
	.datad(\procI|U2|Mux26~18_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux26~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux26~19 .lut_mask = 16'hF858;
defparam \procI|U2|Mux26~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneive_lcell_comb \procI|U2|Mux26~20 (
// Equation(s):
// \procI|U2|Mux26~20_combout  = (\procI|U2|Mux26~19_combout  & ((\procI|register_read_addr_B [4]) # (\procI|U2|data_out_B[5]~4_combout )))

	.dataa(\procI|U2|Mux26~19_combout ),
	.datab(gnd),
	.datac(\procI|register_read_addr_B [4]),
	.datad(\procI|U2|data_out_B[5]~4_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux26~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux26~20 .lut_mask = 16'hAAA0;
defparam \procI|U2|Mux26~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N3
dffeas \procI|U2|data_out_B[5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux26~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_B[5] .is_wysiwyg = "true";
defparam \procI|U2|data_out_B[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N27
dffeas \procI|B[5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_B [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B[5] .is_wysiwyg = "true";
defparam \procI|B[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
cycloneive_lcell_comb \procI|U1|Add0~10 (
// Equation(s):
// \procI|U1|Add0~10_combout  = (\procI|B [5] & ((\procI|A [5] & (\procI|U1|Add0~9  & VCC)) # (!\procI|A [5] & (!\procI|U1|Add0~9 )))) # (!\procI|B [5] & ((\procI|A [5] & (!\procI|U1|Add0~9 )) # (!\procI|A [5] & ((\procI|U1|Add0~9 ) # (GND)))))
// \procI|U1|Add0~11  = CARRY((\procI|B [5] & (!\procI|A [5] & !\procI|U1|Add0~9 )) # (!\procI|B [5] & ((!\procI|U1|Add0~9 ) # (!\procI|A [5]))))

	.dataa(\procI|B [5]),
	.datab(\procI|A [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add0~9 ),
	.combout(\procI|U1|Add0~10_combout ),
	.cout(\procI|U1|Add0~11 ));
// synopsys translate_off
defparam \procI|U1|Add0~10 .lut_mask = 16'h9617;
defparam \procI|U1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
cycloneive_lcell_comb \procI|U1|Add0~12 (
// Equation(s):
// \procI|U1|Add0~12_combout  = ((\procI|B [6] $ (\procI|A [6] $ (!\procI|U1|Add0~11 )))) # (GND)
// \procI|U1|Add0~13  = CARRY((\procI|B [6] & ((\procI|A [6]) # (!\procI|U1|Add0~11 ))) # (!\procI|B [6] & (\procI|A [6] & !\procI|U1|Add0~11 )))

	.dataa(\procI|B [6]),
	.datab(\procI|A [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add0~11 ),
	.combout(\procI|U1|Add0~12_combout ),
	.cout(\procI|U1|Add0~13 ));
// synopsys translate_off
defparam \procI|U1|Add0~12 .lut_mask = 16'h698E;
defparam \procI|U1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \procI|Mux136~6 (
// Equation(s):
// \procI|Mux136~6_combout  = (\procI|Mux136~5_combout ) # ((\procI|I [0] & (\procI|U1|Add0~12_combout  & !\procI|I [2])))

	.dataa(\procI|Mux136~5_combout ),
	.datab(\procI|I [0]),
	.datac(\procI|U1|Add0~12_combout ),
	.datad(\procI|I [2]),
	.cin(gnd),
	.combout(\procI|Mux136~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux136~6 .lut_mask = 16'hAAEA;
defparam \procI|Mux136~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneive_lcell_comb \procI|register_data_in[5]~7 (
// Equation(s):
// \procI|register_data_in[5]~7_combout  = (\procI|I [3] & ((\procI|I [1]) # (!\procI|I [0])))

	.dataa(gnd),
	.datab(\procI|I [0]),
	.datac(\procI|I [1]),
	.datad(\procI|I [3]),
	.cin(gnd),
	.combout(\procI|register_data_in[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|register_data_in[5]~7 .lut_mask = 16'hF300;
defparam \procI|register_data_in[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneive_lcell_comb \procI|U1|Add2~14 (
// Equation(s):
// \procI|U1|Add2~14_combout  = (\procI|A [7] & (\procI|U1|Add2~13  & VCC)) # (!\procI|A [7] & (!\procI|U1|Add2~13 ))
// \procI|U1|Add2~15  = CARRY((!\procI|A [7] & !\procI|U1|Add2~13 ))

	.dataa(\procI|A [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add2~13 ),
	.combout(\procI|U1|Add2~14_combout ),
	.cout(\procI|U1|Add2~15 ));
// synopsys translate_off
defparam \procI|U1|Add2~14 .lut_mask = 16'hA505;
defparam \procI|U1|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneive_lcell_comb \procI|U1|Add3~12 (
// Equation(s):
// \procI|U1|Add3~12_combout  = (\procI|A [6] & (\procI|U1|Add3~11  $ (GND))) # (!\procI|A [6] & (!\procI|U1|Add3~11  & VCC))
// \procI|U1|Add3~13  = CARRY((\procI|A [6] & !\procI|U1|Add3~11 ))

	.dataa(gnd),
	.datab(\procI|A [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add3~11 ),
	.combout(\procI|U1|Add3~12_combout ),
	.cout(\procI|U1|Add3~13 ));
// synopsys translate_off
defparam \procI|U1|Add3~12 .lut_mask = 16'hC30C;
defparam \procI|U1|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneive_lcell_comb \procI|U1|Add3~14 (
// Equation(s):
// \procI|U1|Add3~14_combout  = (\procI|A [7] & (!\procI|U1|Add3~13 )) # (!\procI|A [7] & ((\procI|U1|Add3~13 ) # (GND)))
// \procI|U1|Add3~15  = CARRY((!\procI|U1|Add3~13 ) # (!\procI|A [7]))

	.dataa(gnd),
	.datab(\procI|A [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add3~13 ),
	.combout(\procI|U1|Add3~14_combout ),
	.cout(\procI|U1|Add3~15 ));
// synopsys translate_off
defparam \procI|U1|Add3~14 .lut_mask = 16'h3C3F;
defparam \procI|U1|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneive_lcell_comb \procI|Mux135~2 (
// Equation(s):
// \procI|Mux135~2_combout  = (\procI|register_data_in[5]~3_combout  & ((\procI|U1|Add3~14_combout ))) # (!\procI|register_data_in[5]~3_combout  & (\procI|U1|Add2~14_combout ))

	.dataa(\procI|register_data_in[5]~3_combout ),
	.datab(gnd),
	.datac(\procI|U1|Add2~14_combout ),
	.datad(\procI|U1|Add3~14_combout ),
	.cin(gnd),
	.combout(\procI|Mux135~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux135~2 .lut_mask = 16'hFA50;
defparam \procI|Mux135~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneive_lcell_comb \procI|dDataO[7]~feeder (
// Equation(s):
// \procI|dDataO[7]~feeder_combout  = \procI|A [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|A [7]),
	.cin(gnd),
	.combout(\procI|dDataO[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|dDataO[7]~feeder .lut_mask = 16'hFF00;
defparam \procI|dDataO[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N31
dffeas \procI|dDataO[7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|dDataO[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|Mux0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dDataO [7]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dDataO[7] .is_wysiwyg = "true";
defparam \procI|dDataO[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N4
cycloneive_lcell_comb \procI|Mux10~0 (
// Equation(s):
// \procI|Mux10~0_combout  = (\procI|opcode_2 [2] & ((\procI|U2|data_out_B [5]))) # (!\procI|opcode_2 [2] & (\procI|B [5]))

	.dataa(\procI|B [5]),
	.datab(\procI|U2|data_out_B [5]),
	.datac(gnd),
	.datad(\procI|opcode_2 [2]),
	.cin(gnd),
	.combout(\procI|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux10~0 .lut_mask = 16'hCCAA;
defparam \procI|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N5
dffeas \procI|dAddr[5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|dAddr[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dAddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dAddr[5] .is_wysiwyg = "true";
defparam \procI|dAddr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneive_lcell_comb \procI|Mux9~0 (
// Equation(s):
// \procI|Mux9~0_combout  = (\procI|opcode_2 [2] & ((\procI|U2|data_out_B [6]))) # (!\procI|opcode_2 [2] & (\procI|B [6]))

	.dataa(\procI|opcode_2 [2]),
	.datab(\procI|B [6]),
	.datac(\procI|U2|data_out_B [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux9~0 .lut_mask = 16'hE4E4;
defparam \procI|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N23
dffeas \procI|dAddr[6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|dAddr[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dAddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dAddr[6] .is_wysiwyg = "true";
defparam \procI|dAddr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N27
dffeas \procI|U2|registers[10][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[10][3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[10][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N7
dffeas \procI|U2|registers[11][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[11][1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[11][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N5
dffeas \procI|U2|registers[9][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[9][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[9][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N21
dffeas \procI|U2|registers[8][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[8][6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[8][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[8][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N20
cycloneive_lcell_comb \procI|U2|Mux24~0 (
// Equation(s):
// \procI|U2|Mux24~0_combout  = (\procI|register_read_addr_B [1] & (((\procI|register_read_addr_B [0])))) # (!\procI|register_read_addr_B [1] & ((\procI|register_read_addr_B [0] & (\procI|U2|registers[9][7]~q )) # (!\procI|register_read_addr_B [0] & 
// ((\procI|U2|registers[8][7]~q )))))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|U2|registers[9][7]~q ),
	.datac(\procI|U2|registers[8][7]~q ),
	.datad(\procI|register_read_addr_B [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux24~0 .lut_mask = 16'hEE50;
defparam \procI|U2|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N6
cycloneive_lcell_comb \procI|U2|Mux24~1 (
// Equation(s):
// \procI|U2|Mux24~1_combout  = (\procI|register_read_addr_B [1] & ((\procI|U2|Mux24~0_combout  & ((\procI|U2|registers[11][7]~q ))) # (!\procI|U2|Mux24~0_combout  & (\procI|U2|registers[10][7]~q )))) # (!\procI|register_read_addr_B [1] & 
// (((\procI|U2|Mux24~0_combout ))))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|U2|registers[10][7]~q ),
	.datac(\procI|U2|registers[11][7]~q ),
	.datad(\procI|U2|Mux24~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux24~1 .lut_mask = 16'hF588;
defparam \procI|U2|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N3
dffeas \procI|U2|registers[12][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[12][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[12][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[12][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneive_lcell_comb \procI|U2|Mux24~2 (
// Equation(s):
// \procI|U2|Mux24~2_combout  = (\procI|U2|data_out_B[5]~1_combout  & ((\procI|U2|Mux24~1_combout ) # ((\procI|U2|data_out_B[5]~2_combout )))) # (!\procI|U2|data_out_B[5]~1_combout  & (((\procI|U2|registers[12][7]~q  & !\procI|U2|data_out_B[5]~2_combout ))))

	.dataa(\procI|U2|Mux24~1_combout ),
	.datab(\procI|U2|data_out_B[5]~1_combout ),
	.datac(\procI|U2|registers[12][7]~q ),
	.datad(\procI|U2|data_out_B[5]~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux24~2 .lut_mask = 16'hCCB8;
defparam \procI|U2|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N31
dffeas \procI|U2|registers[15][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[15][14]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[15][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[15][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneive_lcell_comb \procI|U2|Mux24~3 (
// Equation(s):
// \procI|U2|Mux24~3_combout  = (\procI|U2|data_out_B[5]~2_combout  & ((\procI|U2|Mux24~2_combout  & ((\procI|U2|registers[15][7]~q ))) # (!\procI|U2|Mux24~2_combout  & (\procI|U2|registers[13][7]~q )))) # (!\procI|U2|data_out_B[5]~2_combout  & 
// (\procI|U2|Mux24~2_combout ))

	.dataa(\procI|U2|data_out_B[5]~2_combout ),
	.datab(\procI|U2|Mux24~2_combout ),
	.datac(\procI|U2|registers[13][7]~q ),
	.datad(\procI|U2|registers[15][7]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux24~3 .lut_mask = 16'hEC64;
defparam \procI|U2|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N13
dffeas \procI|U2|registers[4][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[4][15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[4][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N11
dffeas \procI|U2|registers[5][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[5][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[5][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneive_lcell_comb \procI|U2|Mux24~4 (
// Equation(s):
// \procI|U2|Mux24~4_combout  = (\procI|register_read_addr_B [0] & ((\procI|register_read_addr_B [1]) # ((\procI|U2|registers[5][7]~q )))) # (!\procI|register_read_addr_B [0] & (!\procI|register_read_addr_B [1] & (\procI|U2|registers[4][7]~q )))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[4][7]~q ),
	.datad(\procI|U2|registers[5][7]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux24~4 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N9
dffeas \procI|U2|registers[7][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[7][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N23
dffeas \procI|U2|registers[6][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[6][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cycloneive_lcell_comb \procI|U2|Mux24~5 (
// Equation(s):
// \procI|U2|Mux24~5_combout  = (\procI|U2|Mux24~4_combout  & (((\procI|U2|registers[7][7]~q )) # (!\procI|register_read_addr_B [1]))) # (!\procI|U2|Mux24~4_combout  & (\procI|register_read_addr_B [1] & ((\procI|U2|registers[6][7]~q ))))

	.dataa(\procI|U2|Mux24~4_combout ),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[7][7]~q ),
	.datad(\procI|U2|registers[6][7]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux24~5 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N31
dffeas \procI|U2|registers[0][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[0][3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[0][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N21
dffeas \procI|U2|registers[2][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[2][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[2][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N30
cycloneive_lcell_comb \procI|U2|Mux24~6 (
// Equation(s):
// \procI|U2|Mux24~6_combout  = (\procI|register_read_addr_B [0] & (\procI|register_read_addr_B [1])) # (!\procI|register_read_addr_B [0] & ((\procI|register_read_addr_B [1] & ((\procI|U2|registers[2][7]~q ))) # (!\procI|register_read_addr_B [1] & 
// (\procI|U2|registers[0][7]~q ))))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[0][7]~q ),
	.datad(\procI|U2|registers[2][7]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux24~6 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N29
dffeas \procI|U2|registers[3][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[3][13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[3][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N19
dffeas \procI|U2|registers[1][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[1][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[1][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneive_lcell_comb \procI|U2|Mux24~7 (
// Equation(s):
// \procI|U2|Mux24~7_combout  = (\procI|register_read_addr_B [0] & ((\procI|U2|Mux24~6_combout  & (\procI|U2|registers[3][7]~q )) # (!\procI|U2|Mux24~6_combout  & ((\procI|U2|registers[1][7]~q ))))) # (!\procI|register_read_addr_B [0] & 
// (\procI|U2|Mux24~6_combout ))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|U2|Mux24~6_combout ),
	.datac(\procI|U2|registers[3][7]~q ),
	.datad(\procI|U2|registers[1][7]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux24~7 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneive_lcell_comb \procI|U2|Mux24~8 (
// Equation(s):
// \procI|U2|Mux24~8_combout  = (\procI|U2|data_out_B[5]~3_combout  & (((\procI|U2|data_out_B[5]~0_combout )))) # (!\procI|U2|data_out_B[5]~3_combout  & ((\procI|U2|data_out_B[5]~0_combout  & (\procI|U2|Mux24~5_combout )) # 
// (!\procI|U2|data_out_B[5]~0_combout  & ((\procI|U2|Mux24~7_combout )))))

	.dataa(\procI|U2|Mux24~5_combout ),
	.datab(\procI|U2|Mux24~7_combout ),
	.datac(\procI|U2|data_out_B[5]~3_combout ),
	.datad(\procI|U2|data_out_B[5]~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux24~8 .lut_mask = 16'hFA0C;
defparam \procI|U2|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N17
dffeas \procI|U2|registers[23][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[23][9]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[23][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[23][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N19
dffeas \procI|U2|registers[19][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[19][14]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[19][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[19][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N25
dffeas \procI|U2|registers[27][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[27][4]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[27][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[27][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneive_lcell_comb \procI|U2|Mux24~16 (
// Equation(s):
// \procI|U2|Mux24~16_combout  = (\procI|register_read_addr_B [2] & (\procI|register_read_addr_B [3])) # (!\procI|register_read_addr_B [2] & ((\procI|register_read_addr_B [3] & ((\procI|U2|registers[27][7]~q ))) # (!\procI|register_read_addr_B [3] & 
// (\procI|U2|registers[19][7]~q ))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|register_read_addr_B [3]),
	.datac(\procI|U2|registers[19][7]~q ),
	.datad(\procI|U2|registers[27][7]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux24~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux24~16 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux24~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N27
dffeas \procI|U2|registers[31][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[31][10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[31][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[31][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
cycloneive_lcell_comb \procI|U2|Mux24~17 (
// Equation(s):
// \procI|U2|Mux24~17_combout  = (\procI|U2|Mux24~16_combout  & (((\procI|U2|registers[31][7]~q ) # (!\procI|register_read_addr_B [2])))) # (!\procI|U2|Mux24~16_combout  & (\procI|U2|registers[23][7]~q  & ((\procI|register_read_addr_B [2]))))

	.dataa(\procI|U2|registers[23][7]~q ),
	.datab(\procI|U2|Mux24~16_combout ),
	.datac(\procI|U2|registers[31][7]~q ),
	.datad(\procI|register_read_addr_B [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux24~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux24~17 .lut_mask = 16'hE2CC;
defparam \procI|U2|Mux24~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N25
dffeas \procI|U2|registers[21][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[21][5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[21][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[21][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N3
dffeas \procI|U2|registers[17][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[17][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[17][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[17][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
cycloneive_lcell_comb \procI|U2|Mux24~9 (
// Equation(s):
// \procI|U2|Mux24~9_combout  = (\procI|register_read_addr_B [2] & ((\procI|U2|registers[21][7]~q ) # ((\procI|register_read_addr_B [3])))) # (!\procI|register_read_addr_B [2] & (((\procI|U2|registers[17][7]~q  & !\procI|register_read_addr_B [3]))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|registers[21][7]~q ),
	.datac(\procI|U2|registers[17][7]~q ),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux24~9 .lut_mask = 16'hAAD8;
defparam \procI|U2|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N17
dffeas \procI|U2|registers[25][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[25][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[25][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[25][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N11
dffeas \procI|U2|registers[29][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[29][12]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[29][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[29][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N16
cycloneive_lcell_comb \procI|U2|Mux24~10 (
// Equation(s):
// \procI|U2|Mux24~10_combout  = (\procI|register_read_addr_B [3] & ((\procI|U2|Mux24~9_combout  & ((\procI|U2|registers[29][7]~q ))) # (!\procI|U2|Mux24~9_combout  & (\procI|U2|registers[25][7]~q )))) # (!\procI|register_read_addr_B [3] & 
// (\procI|U2|Mux24~9_combout ))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|Mux24~9_combout ),
	.datac(\procI|U2|registers[25][7]~q ),
	.datad(\procI|U2|registers[29][7]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux24~10 .lut_mask = 16'hEC64;
defparam \procI|U2|Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N9
dffeas \procI|U2|registers[24][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[24][15]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[24][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[24][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N27
dffeas \procI|U2|registers[28][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[28][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[28][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[28][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N31
dffeas \procI|U2|registers[20][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[20][8]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[20][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[20][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N0
cycloneive_lcell_comb \procI|U2|registers~50 (
// Equation(s):
// \procI|U2|registers~50_combout  = (!\rstN~q  & !\procI|register_data_in [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstN~q ),
	.datad(\procI|register_data_in [7]),
	.cin(gnd),
	.combout(\procI|U2|registers~50_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~50 .lut_mask = 16'h000F;
defparam \procI|U2|registers~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N1
dffeas \procI|U2|registers[16][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|registers~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|U2|registers[16][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[16][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[16][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N30
cycloneive_lcell_comb \procI|U2|Mux24~13 (
// Equation(s):
// \procI|U2|Mux24~13_combout  = (\procI|register_read_addr_B [2] & ((\procI|register_read_addr_B [3]) # ((\procI|U2|registers[20][7]~q )))) # (!\procI|register_read_addr_B [2] & (!\procI|register_read_addr_B [3] & ((!\procI|U2|registers[16][7]~q ))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|register_read_addr_B [3]),
	.datac(\procI|U2|registers[20][7]~q ),
	.datad(\procI|U2|registers[16][7]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux24~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux24~13 .lut_mask = 16'hA8B9;
defparam \procI|U2|Mux24~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N26
cycloneive_lcell_comb \procI|U2|Mux24~14 (
// Equation(s):
// \procI|U2|Mux24~14_combout  = (\procI|register_read_addr_B [3] & ((\procI|U2|Mux24~13_combout  & ((\procI|U2|registers[28][7]~q ))) # (!\procI|U2|Mux24~13_combout  & (\procI|U2|registers[24][7]~q )))) # (!\procI|register_read_addr_B [3] & 
// (((\procI|U2|Mux24~13_combout ))))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|registers[24][7]~q ),
	.datac(\procI|U2|registers[28][7]~q ),
	.datad(\procI|U2|Mux24~13_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux24~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux24~14 .lut_mask = 16'hF588;
defparam \procI|U2|Mux24~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N1
dffeas \procI|U2|registers[22][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[22][10]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[22][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[22][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N3
dffeas \procI|U2|registers[30][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[30][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[30][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[30][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N15
dffeas \procI|U2|registers[26][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[26][14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[26][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[26][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N17
dffeas \procI|U2|registers[18][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[18][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[18][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[18][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N16
cycloneive_lcell_comb \procI|U2|Mux24~11 (
// Equation(s):
// \procI|U2|Mux24~11_combout  = (\procI|register_read_addr_B [2] & (((\procI|register_read_addr_B [3])))) # (!\procI|register_read_addr_B [2] & ((\procI|register_read_addr_B [3] & (\procI|U2|registers[26][7]~q )) # (!\procI|register_read_addr_B [3] & 
// ((\procI|U2|registers[18][7]~q )))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|registers[26][7]~q ),
	.datac(\procI|U2|registers[18][7]~q ),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux24~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux24~11 .lut_mask = 16'hEE50;
defparam \procI|U2|Mux24~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N2
cycloneive_lcell_comb \procI|U2|Mux24~12 (
// Equation(s):
// \procI|U2|Mux24~12_combout  = (\procI|register_read_addr_B [2] & ((\procI|U2|Mux24~11_combout  & ((\procI|U2|registers[30][7]~q ))) # (!\procI|U2|Mux24~11_combout  & (\procI|U2|registers[22][7]~q )))) # (!\procI|register_read_addr_B [2] & 
// (((\procI|U2|Mux24~11_combout ))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|registers[22][7]~q ),
	.datac(\procI|U2|registers[30][7]~q ),
	.datad(\procI|U2|Mux24~11_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux24~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux24~12 .lut_mask = 16'hF588;
defparam \procI|U2|Mux24~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N14
cycloneive_lcell_comb \procI|U2|Mux24~15 (
// Equation(s):
// \procI|U2|Mux24~15_combout  = (\procI|register_read_addr_B [0] & (\procI|register_read_addr_B [1])) # (!\procI|register_read_addr_B [0] & ((\procI|register_read_addr_B [1] & ((\procI|U2|Mux24~12_combout ))) # (!\procI|register_read_addr_B [1] & 
// (\procI|U2|Mux24~14_combout ))))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|Mux24~14_combout ),
	.datad(\procI|U2|Mux24~12_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux24~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux24~15 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux24~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N24
cycloneive_lcell_comb \procI|U2|Mux24~18 (
// Equation(s):
// \procI|U2|Mux24~18_combout  = (\procI|U2|Mux24~15_combout  & ((\procI|U2|Mux24~17_combout ) # ((!\procI|register_read_addr_B [0])))) # (!\procI|U2|Mux24~15_combout  & (((\procI|U2|Mux24~10_combout  & \procI|register_read_addr_B [0]))))

	.dataa(\procI|U2|Mux24~17_combout ),
	.datab(\procI|U2|Mux24~10_combout ),
	.datac(\procI|U2|Mux24~15_combout ),
	.datad(\procI|register_read_addr_B [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux24~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux24~18 .lut_mask = 16'hACF0;
defparam \procI|U2|Mux24~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N2
cycloneive_lcell_comb \procI|U2|Mux24~19 (
// Equation(s):
// \procI|U2|Mux24~19_combout  = (\procI|U2|data_out_B[5]~3_combout  & ((\procI|U2|Mux24~8_combout  & ((\procI|U2|Mux24~18_combout ))) # (!\procI|U2|Mux24~8_combout  & (\procI|U2|Mux24~3_combout )))) # (!\procI|U2|data_out_B[5]~3_combout  & 
// (((\procI|U2|Mux24~8_combout ))))

	.dataa(\procI|U2|data_out_B[5]~3_combout ),
	.datab(\procI|U2|Mux24~3_combout ),
	.datac(\procI|U2|Mux24~8_combout ),
	.datad(\procI|U2|Mux24~18_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux24~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux24~19 .lut_mask = 16'hF858;
defparam \procI|U2|Mux24~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneive_lcell_comb \procI|U2|Mux24~20 (
// Equation(s):
// \procI|U2|Mux24~20_combout  = (\procI|U2|Mux24~19_combout  & ((\procI|register_read_addr_B [4]) # (\procI|U2|data_out_B[5]~4_combout )))

	.dataa(gnd),
	.datab(\procI|U2|Mux24~19_combout ),
	.datac(\procI|register_read_addr_B [4]),
	.datad(\procI|U2|data_out_B[5]~4_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux24~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux24~20 .lut_mask = 16'hCCC0;
defparam \procI|U2|Mux24~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N31
dffeas \procI|U2|data_out_B[7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux24~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_B[7] .is_wysiwyg = "true";
defparam \procI|U2|data_out_B[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N31
dffeas \procI|B[7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_B [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B[7] .is_wysiwyg = "true";
defparam \procI|B[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N14
cycloneive_lcell_comb \procI|Mux8~0 (
// Equation(s):
// \procI|Mux8~0_combout  = (\procI|opcode_2 [2] & (\procI|U2|data_out_B [7])) # (!\procI|opcode_2 [2] & ((\procI|B [7])))

	.dataa(\procI|U2|data_out_B [7]),
	.datab(gnd),
	.datac(\procI|B [7]),
	.datad(\procI|opcode_2 [2]),
	.cin(gnd),
	.combout(\procI|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux8~0 .lut_mask = 16'hAAF0;
defparam \procI|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N15
dffeas \procI|dAddr[7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|dAddr[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dAddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dAddr[7] .is_wysiwyg = "true";
defparam \procI|dAddr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N7
dffeas \procI|U2|registers[5][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[5][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[5][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N7
dffeas \procI|U2|registers[7][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[7][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N21
dffeas \procI|U2|registers[6][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[6][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N1
dffeas \procI|U2|registers[4][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[4][15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[4][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cycloneive_lcell_comb \procI|U2|Mux7~0 (
// Equation(s):
// \procI|U2|Mux7~0_combout  = (\procI|register_read_addr_A [1] & ((\procI|register_read_addr_A [0]) # ((\procI|U2|registers[6][8]~q )))) # (!\procI|register_read_addr_A [1] & (!\procI|register_read_addr_A [0] & ((\procI|U2|registers[4][8]~q ))))

	.dataa(\procI|register_read_addr_A [1]),
	.datab(\procI|register_read_addr_A [0]),
	.datac(\procI|U2|registers[6][8]~q ),
	.datad(\procI|U2|registers[4][8]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux7~0 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cycloneive_lcell_comb \procI|U2|Mux7~1 (
// Equation(s):
// \procI|U2|Mux7~1_combout  = (\procI|register_read_addr_A [0] & ((\procI|U2|Mux7~0_combout  & ((\procI|U2|registers[7][8]~q ))) # (!\procI|U2|Mux7~0_combout  & (\procI|U2|registers[5][8]~q )))) # (!\procI|register_read_addr_A [0] & 
// (((\procI|U2|Mux7~0_combout ))))

	.dataa(\procI|U2|registers[5][8]~q ),
	.datab(\procI|register_read_addr_A [0]),
	.datac(\procI|U2|registers[7][8]~q ),
	.datad(\procI|U2|Mux7~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux7~1 .lut_mask = 16'hF388;
defparam \procI|U2|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N23
dffeas \procI|U2|registers[1][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[1][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[1][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N17
dffeas \procI|U2|registers[0][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[0][3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[0][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N22
cycloneive_lcell_comb \procI|U2|Mux7~6 (
// Equation(s):
// \procI|U2|Mux7~6_combout  = (\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1]) # ((\procI|U2|registers[1][8]~q )))) # (!\procI|register_read_addr_A [0] & (!\procI|register_read_addr_A [1] & ((\procI|U2|registers[0][8]~q ))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[1][8]~q ),
	.datad(\procI|U2|registers[0][8]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux7~6 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N11
dffeas \procI|U2|registers[2][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[2][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[2][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N13
dffeas \procI|U2|registers[3][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[3][13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[3][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N10
cycloneive_lcell_comb \procI|U2|Mux7~7 (
// Equation(s):
// \procI|U2|Mux7~7_combout  = (\procI|U2|Mux7~6_combout  & (((\procI|U2|registers[3][8]~q )) # (!\procI|register_read_addr_A [1]))) # (!\procI|U2|Mux7~6_combout  & (\procI|register_read_addr_A [1] & (\procI|U2|registers[2][8]~q )))

	.dataa(\procI|U2|Mux7~6_combout ),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[2][8]~q ),
	.datad(\procI|U2|registers[3][8]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux7~7 .lut_mask = 16'hEA62;
defparam \procI|U2|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N10
cycloneive_lcell_comb \procI|U2|registers~52 (
// Equation(s):
// \procI|U2|registers~52_combout  = (\rstN~q ) # (\procI|register_data_in [8])

	.dataa(\rstN~q ),
	.datab(gnd),
	.datac(\procI|register_data_in [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|U2|registers~52_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~52 .lut_mask = 16'hFAFA;
defparam \procI|U2|registers~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N7
dffeas \procI|U2|registers[15][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[15][14]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[15][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N27
dffeas \procI|U2|registers[12][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[12][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[12][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[12][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N24
cycloneive_lcell_comb \procI|U2|Mux7~4 (
// Equation(s):
// \procI|U2|Mux7~4_combout  = (\procI|U2|data_out_A[15]~1_combout  & (((\procI|U2|data_out_A[15]~2_combout )))) # (!\procI|U2|data_out_A[15]~1_combout  & ((\procI|U2|data_out_A[15]~2_combout  & ((\procI|U2|registers[13][8]~q ))) # 
// (!\procI|U2|data_out_A[15]~2_combout  & (\procI|U2|registers[12][8]~q ))))

	.dataa(\procI|U2|registers[12][8]~q ),
	.datab(\procI|U2|data_out_A[15]~1_combout ),
	.datac(\procI|U2|registers[13][8]~q ),
	.datad(\procI|U2|data_out_A[15]~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux7~4 .lut_mask = 16'hFC22;
defparam \procI|U2|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N31
dffeas \procI|U2|registers[10][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[10][3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[10][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N1
dffeas \procI|U2|registers[8][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[8][6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[8][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[8][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N30
cycloneive_lcell_comb \procI|U2|Mux7~2 (
// Equation(s):
// \procI|U2|Mux7~2_combout  = (\procI|register_read_addr_A [0] & (\procI|register_read_addr_A [1])) # (!\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1] & (\procI|U2|registers[10][8]~q )) # (!\procI|register_read_addr_A [1] & 
// ((\procI|U2|registers[8][8]~q )))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[10][8]~q ),
	.datad(\procI|U2|registers[8][8]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux7~2 .lut_mask = 16'hD9C8;
defparam \procI|U2|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N3
dffeas \procI|U2|registers[11][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[11][1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[11][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N25
dffeas \procI|U2|registers[9][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[9][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[9][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[9][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N2
cycloneive_lcell_comb \procI|U2|Mux7~3 (
// Equation(s):
// \procI|U2|Mux7~3_combout  = (\procI|U2|Mux7~2_combout  & (((\procI|U2|registers[11][8]~q )) # (!\procI|register_read_addr_A [0]))) # (!\procI|U2|Mux7~2_combout  & (\procI|register_read_addr_A [0] & ((\procI|U2|registers[9][8]~q ))))

	.dataa(\procI|U2|Mux7~2_combout ),
	.datab(\procI|register_read_addr_A [0]),
	.datac(\procI|U2|registers[11][8]~q ),
	.datad(\procI|U2|registers[9][8]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux7~3 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N8
cycloneive_lcell_comb \procI|U2|Mux7~5 (
// Equation(s):
// \procI|U2|Mux7~5_combout  = (\procI|U2|Mux7~4_combout  & ((\procI|U2|registers[15][8]~q ) # ((!\procI|U2|data_out_A[15]~1_combout )))) # (!\procI|U2|Mux7~4_combout  & (((\procI|U2|data_out_A[15]~1_combout  & \procI|U2|Mux7~3_combout ))))

	.dataa(\procI|U2|registers[15][8]~q ),
	.datab(\procI|U2|Mux7~4_combout ),
	.datac(\procI|U2|data_out_A[15]~1_combout ),
	.datad(\procI|U2|Mux7~3_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux7~5 .lut_mask = 16'hBC8C;
defparam \procI|U2|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cycloneive_lcell_comb \procI|U2|Mux7~8 (
// Equation(s):
// \procI|U2|Mux7~8_combout  = (\procI|U2|data_out_A[15]~3_combout  & (((\procI|U2|Mux7~5_combout ) # (\procI|U2|data_out_A[15]~0_combout )))) # (!\procI|U2|data_out_A[15]~3_combout  & (\procI|U2|Mux7~7_combout  & ((!\procI|U2|data_out_A[15]~0_combout ))))

	.dataa(\procI|U2|data_out_A[15]~3_combout ),
	.datab(\procI|U2|Mux7~7_combout ),
	.datac(\procI|U2|Mux7~5_combout ),
	.datad(\procI|U2|data_out_A[15]~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux7~8 .lut_mask = 16'hAAE4;
defparam \procI|U2|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N7
dffeas \procI|U2|registers[28][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[28][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[28][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[28][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N5
dffeas \procI|U2|registers[24][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[24][15]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[24][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[24][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N14
cycloneive_lcell_comb \procI|U2|registers[16][8]~76 (
// Equation(s):
// \procI|U2|registers[16][8]~76_combout  = !\procI|U2|registers~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|U2|registers~52_combout ),
	.cin(gnd),
	.combout(\procI|U2|registers[16][8]~76_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers[16][8]~76 .lut_mask = 16'h00FF;
defparam \procI|U2|registers[16][8]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N15
dffeas \procI|U2|registers[16][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|registers[16][8]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|U2|registers[16][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[16][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[16][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N13
dffeas \procI|U2|registers[20][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[20][8]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[20][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[20][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N16
cycloneive_lcell_comb \procI|U2|Mux7~13 (
// Equation(s):
// \procI|U2|Mux7~13_combout  = (\procI|register_read_addr_A [3] & (\procI|register_read_addr_A [2])) # (!\procI|register_read_addr_A [3] & ((\procI|register_read_addr_A [2] & ((\procI|U2|registers[20][8]~q ))) # (!\procI|register_read_addr_A [2] & 
// (!\procI|U2|registers[16][8]~q ))))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[16][8]~q ),
	.datad(\procI|U2|registers[20][8]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux7~13 .lut_mask = 16'hCD89;
defparam \procI|U2|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N4
cycloneive_lcell_comb \procI|U2|Mux7~14 (
// Equation(s):
// \procI|U2|Mux7~14_combout  = (\procI|register_read_addr_A [3] & ((\procI|U2|Mux7~13_combout  & (\procI|U2|registers[28][8]~q )) # (!\procI|U2|Mux7~13_combout  & ((\procI|U2|registers[24][8]~q ))))) # (!\procI|register_read_addr_A [3] & 
// (((\procI|U2|Mux7~13_combout ))))

	.dataa(\procI|U2|registers[28][8]~q ),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[24][8]~q ),
	.datad(\procI|U2|Mux7~13_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux7~14 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N31
dffeas \procI|U2|registers[29][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[29][12]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[29][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[29][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N23
dffeas \procI|U2|registers[17][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[17][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[17][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[17][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N13
dffeas \procI|U2|registers[21][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[21][5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[21][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[21][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cycloneive_lcell_comb \procI|U2|Mux7~11 (
// Equation(s):
// \procI|U2|Mux7~11_combout  = (\procI|register_read_addr_A [2] & (((\procI|U2|registers[21][8]~q ) # (\procI|register_read_addr_A [3])))) # (!\procI|register_read_addr_A [2] & (\procI|U2|registers[17][8]~q  & ((!\procI|register_read_addr_A [3]))))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|U2|registers[17][8]~q ),
	.datac(\procI|U2|registers[21][8]~q ),
	.datad(\procI|register_read_addr_A [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux7~11 .lut_mask = 16'hAAE4;
defparam \procI|U2|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N29
dffeas \procI|U2|registers[25][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[25][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[25][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[25][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N28
cycloneive_lcell_comb \procI|U2|Mux7~12 (
// Equation(s):
// \procI|U2|Mux7~12_combout  = (\procI|U2|Mux7~11_combout  & ((\procI|U2|registers[29][8]~q ) # ((!\procI|register_read_addr_A [3])))) # (!\procI|U2|Mux7~11_combout  & (((\procI|U2|registers[25][8]~q  & \procI|register_read_addr_A [3]))))

	.dataa(\procI|U2|registers[29][8]~q ),
	.datab(\procI|U2|Mux7~11_combout ),
	.datac(\procI|U2|registers[25][8]~q ),
	.datad(\procI|register_read_addr_A [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux7~12 .lut_mask = 16'hB8CC;
defparam \procI|U2|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N22
cycloneive_lcell_comb \procI|U2|Mux7~15 (
// Equation(s):
// \procI|U2|Mux7~15_combout  = (\procI|register_read_addr_A [0] & (((\procI|register_read_addr_A [1]) # (\procI|U2|Mux7~12_combout )))) # (!\procI|register_read_addr_A [0] & (\procI|U2|Mux7~14_combout  & (!\procI|register_read_addr_A [1])))

	.dataa(\procI|U2|Mux7~14_combout ),
	.datab(\procI|register_read_addr_A [0]),
	.datac(\procI|register_read_addr_A [1]),
	.datad(\procI|U2|Mux7~12_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux7~15 .lut_mask = 16'hCEC2;
defparam \procI|U2|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N23
dffeas \procI|U2|registers[19][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[19][14]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[19][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[19][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N21
dffeas \procI|U2|registers[27][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[27][4]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[27][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[27][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cycloneive_lcell_comb \procI|U2|Mux7~16 (
// Equation(s):
// \procI|U2|Mux7~16_combout  = (\procI|register_read_addr_A [3] & (((\procI|U2|registers[27][8]~q ) # (\procI|register_read_addr_A [2])))) # (!\procI|register_read_addr_A [3] & (\procI|U2|registers[19][8]~q  & ((!\procI|register_read_addr_A [2]))))

	.dataa(\procI|U2|registers[19][8]~q ),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[27][8]~q ),
	.datad(\procI|register_read_addr_A [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux7~16 .lut_mask = 16'hCCE2;
defparam \procI|U2|Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N1
dffeas \procI|U2|registers[23][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[23][9]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[23][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[23][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N3
dffeas \procI|U2|registers[31][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[31][10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[31][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[31][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N0
cycloneive_lcell_comb \procI|U2|Mux7~17 (
// Equation(s):
// \procI|U2|Mux7~17_combout  = (\procI|register_read_addr_A [2] & ((\procI|U2|Mux7~16_combout  & ((\procI|U2|registers[31][8]~q ))) # (!\procI|U2|Mux7~16_combout  & (\procI|U2|registers[23][8]~q )))) # (!\procI|register_read_addr_A [2] & 
// (\procI|U2|Mux7~16_combout ))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|U2|Mux7~16_combout ),
	.datac(\procI|U2|registers[23][8]~q ),
	.datad(\procI|U2|registers[31][8]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux7~17 .lut_mask = 16'hEC64;
defparam \procI|U2|Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N5
dffeas \procI|U2|registers[22][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[22][10]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[22][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[22][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N7
dffeas \procI|U2|registers[30][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[30][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[30][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[30][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N27
dffeas \procI|U2|registers[26][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[26][14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[26][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[26][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N17
dffeas \procI|U2|registers[18][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[18][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[18][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[18][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N26
cycloneive_lcell_comb \procI|U2|Mux7~9 (
// Equation(s):
// \procI|U2|Mux7~9_combout  = (\procI|register_read_addr_A [3] & ((\procI|register_read_addr_A [2]) # ((\procI|U2|registers[26][8]~q )))) # (!\procI|register_read_addr_A [3] & (!\procI|register_read_addr_A [2] & ((\procI|U2|registers[18][8]~q ))))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[26][8]~q ),
	.datad(\procI|U2|registers[18][8]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux7~9 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
cycloneive_lcell_comb \procI|U2|Mux7~10 (
// Equation(s):
// \procI|U2|Mux7~10_combout  = (\procI|register_read_addr_A [2] & ((\procI|U2|Mux7~9_combout  & ((\procI|U2|registers[30][8]~q ))) # (!\procI|U2|Mux7~9_combout  & (\procI|U2|registers[22][8]~q )))) # (!\procI|register_read_addr_A [2] & 
// (((\procI|U2|Mux7~9_combout ))))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|U2|registers[22][8]~q ),
	.datac(\procI|U2|registers[30][8]~q ),
	.datad(\procI|U2|Mux7~9_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux7~10 .lut_mask = 16'hF588;
defparam \procI|U2|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cycloneive_lcell_comb \procI|U2|Mux7~18 (
// Equation(s):
// \procI|U2|Mux7~18_combout  = (\procI|U2|Mux7~15_combout  & ((\procI|U2|Mux7~17_combout ) # ((!\procI|register_read_addr_A [1])))) # (!\procI|U2|Mux7~15_combout  & (((\procI|register_read_addr_A [1] & \procI|U2|Mux7~10_combout ))))

	.dataa(\procI|U2|Mux7~15_combout ),
	.datab(\procI|U2|Mux7~17_combout ),
	.datac(\procI|register_read_addr_A [1]),
	.datad(\procI|U2|Mux7~10_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux7~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux7~18 .lut_mask = 16'hDA8A;
defparam \procI|U2|Mux7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
cycloneive_lcell_comb \procI|U2|Mux7~19 (
// Equation(s):
// \procI|U2|Mux7~19_combout  = (\procI|U2|Mux7~8_combout  & (((\procI|U2|Mux7~18_combout ) # (!\procI|U2|data_out_A[15]~0_combout )))) # (!\procI|U2|Mux7~8_combout  & (\procI|U2|Mux7~1_combout  & ((\procI|U2|data_out_A[15]~0_combout ))))

	.dataa(\procI|U2|Mux7~1_combout ),
	.datab(\procI|U2|Mux7~8_combout ),
	.datac(\procI|U2|Mux7~18_combout ),
	.datad(\procI|U2|data_out_A[15]~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux7~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux7~19 .lut_mask = 16'hE2CC;
defparam \procI|U2|Mux7~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cycloneive_lcell_comb \procI|U2|Mux7~20 (
// Equation(s):
// \procI|U2|Mux7~20_combout  = (\procI|U2|Mux7~19_combout  & ((\procI|U2|data_out_A[15]~4_combout ) # (\procI|register_read_addr_A [4])))

	.dataa(\procI|U2|data_out_A[15]~4_combout ),
	.datab(\procI|register_read_addr_A [4]),
	.datac(gnd),
	.datad(\procI|U2|Mux7~19_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux7~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux7~20 .lut_mask = 16'hEE00;
defparam \procI|U2|Mux7~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N29
dffeas \procI|U2|data_out_A[8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux7~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_A [8]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_A[8] .is_wysiwyg = "true";
defparam \procI|U2|data_out_A[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N1
dffeas \procI|A[8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_A [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A [8]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A[8] .is_wysiwyg = "true";
defparam \procI|A[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneive_lcell_comb \procI|U1|Add3~16 (
// Equation(s):
// \procI|U1|Add3~16_combout  = (\procI|A [8] & (\procI|U1|Add3~15  $ (GND))) # (!\procI|A [8] & (!\procI|U1|Add3~15  & VCC))
// \procI|U1|Add3~17  = CARRY((\procI|A [8] & !\procI|U1|Add3~15 ))

	.dataa(gnd),
	.datab(\procI|A [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add3~15 ),
	.combout(\procI|U1|Add3~16_combout ),
	.cout(\procI|U1|Add3~17 ));
// synopsys translate_off
defparam \procI|U1|Add3~16 .lut_mask = 16'hC30C;
defparam \procI|U1|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y15_N17
dffeas \procI|B[8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_B [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B [8]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B[8] .is_wysiwyg = "true";
defparam \procI|B[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \procI|Mux134~4 (
// Equation(s):
// \procI|Mux134~4_combout  = (\procI|register_data_in[5]~7_combout  & ((\procI|B [8]))) # (!\procI|register_data_in[5]~7_combout  & (\procI|A [9]))

	.dataa(\procI|register_data_in[5]~7_combout ),
	.datab(gnd),
	.datac(\procI|A [9]),
	.datad(\procI|B [8]),
	.cin(gnd),
	.combout(\procI|Mux134~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux134~4 .lut_mask = 16'hFA50;
defparam \procI|Mux134~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneive_lcell_comb \procI|U1|Add1~14 (
// Equation(s):
// \procI|U1|Add1~14_combout  = (\procI|A [7] & (!\procI|U1|Add1~13 )) # (!\procI|A [7] & ((\procI|U1|Add1~13 ) # (GND)))
// \procI|U1|Add1~15  = CARRY((!\procI|U1|Add1~13 ) # (!\procI|A [7]))

	.dataa(\procI|A [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add1~13 ),
	.combout(\procI|U1|Add1~14_combout ),
	.cout(\procI|U1|Add1~15 ));
// synopsys translate_off
defparam \procI|U1|Add1~14 .lut_mask = 16'h5A5F;
defparam \procI|U1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneive_lcell_comb \procI|U1|Add1~16 (
// Equation(s):
// \procI|U1|Add1~16_combout  = (\procI|A [8] & (\procI|U1|Add1~15  $ (GND))) # (!\procI|A [8] & (!\procI|U1|Add1~15  & VCC))
// \procI|U1|Add1~17  = CARRY((\procI|A [8] & !\procI|U1|Add1~15 ))

	.dataa(\procI|A [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add1~15 ),
	.combout(\procI|U1|Add1~16_combout ),
	.cout(\procI|U1|Add1~17 ));
// synopsys translate_off
defparam \procI|U1|Add1~16 .lut_mask = 16'hA50A;
defparam \procI|U1|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \procI|Mux134~5 (
// Equation(s):
// \procI|Mux134~5_combout  = (!\procI|I [0] & ((\procI|I [2] & ((\procI|A [7]))) # (!\procI|I [2] & (\procI|U1|Add1~16_combout ))))

	.dataa(\procI|U1|Add1~16_combout ),
	.datab(\procI|I [0]),
	.datac(\procI|A [7]),
	.datad(\procI|I [2]),
	.cin(gnd),
	.combout(\procI|Mux134~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux134~5 .lut_mask = 16'h3022;
defparam \procI|Mux134~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N30
cycloneive_lcell_comb \procI|U1|Add0~14 (
// Equation(s):
// \procI|U1|Add0~14_combout  = (\procI|B [7] & ((\procI|A [7] & (\procI|U1|Add0~13  & VCC)) # (!\procI|A [7] & (!\procI|U1|Add0~13 )))) # (!\procI|B [7] & ((\procI|A [7] & (!\procI|U1|Add0~13 )) # (!\procI|A [7] & ((\procI|U1|Add0~13 ) # (GND)))))
// \procI|U1|Add0~15  = CARRY((\procI|B [7] & (!\procI|A [7] & !\procI|U1|Add0~13 )) # (!\procI|B [7] & ((!\procI|U1|Add0~13 ) # (!\procI|A [7]))))

	.dataa(\procI|B [7]),
	.datab(\procI|A [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add0~13 ),
	.combout(\procI|U1|Add0~14_combout ),
	.cout(\procI|U1|Add0~15 ));
// synopsys translate_off
defparam \procI|U1|Add0~14 .lut_mask = 16'h9617;
defparam \procI|U1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cycloneive_lcell_comb \procI|U1|Add0~16 (
// Equation(s):
// \procI|U1|Add0~16_combout  = ((\procI|A [8] $ (\procI|B [8] $ (!\procI|U1|Add0~15 )))) # (GND)
// \procI|U1|Add0~17  = CARRY((\procI|A [8] & ((\procI|B [8]) # (!\procI|U1|Add0~15 ))) # (!\procI|A [8] & (\procI|B [8] & !\procI|U1|Add0~15 )))

	.dataa(\procI|A [8]),
	.datab(\procI|B [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add0~15 ),
	.combout(\procI|U1|Add0~16_combout ),
	.cout(\procI|U1|Add0~17 ));
// synopsys translate_off
defparam \procI|U1|Add0~16 .lut_mask = 16'h698E;
defparam \procI|U1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \procI|Mux134~6 (
// Equation(s):
// \procI|Mux134~6_combout  = (\procI|Mux134~5_combout ) # ((\procI|I [0] & (\procI|U1|Add0~16_combout  & !\procI|I [2])))

	.dataa(\procI|Mux134~5_combout ),
	.datab(\procI|I [0]),
	.datac(\procI|U1|Add0~16_combout ),
	.datad(\procI|I [2]),
	.cin(gnd),
	.combout(\procI|Mux134~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux134~6 .lut_mask = 16'hAAEA;
defparam \procI|Mux134~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \procI|Mux134~7 (
// Equation(s):
// \procI|Mux134~7_combout  = (\procI|I [3] & (\procI|Mux134~4_combout  & (!\procI|I [1]))) # (!\procI|I [3] & (((\procI|Mux134~6_combout ))))

	.dataa(\procI|Mux134~4_combout ),
	.datab(\procI|I [1]),
	.datac(\procI|I [3]),
	.datad(\procI|Mux134~6_combout ),
	.cin(gnd),
	.combout(\procI|Mux134~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux134~7 .lut_mask = 16'h2F20;
defparam \procI|Mux134~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \procI|Mux134~8 (
// Equation(s):
// \procI|Mux134~8_combout  = (\procI|register_data_in[5]~4_combout  & ((\procI|Mux134~7_combout ))) # (!\procI|register_data_in[5]~4_combout  & (\procI|U1|Add3~16_combout ))

	.dataa(gnd),
	.datab(\procI|register_data_in[5]~4_combout ),
	.datac(\procI|U1|Add3~16_combout ),
	.datad(\procI|Mux134~7_combout ),
	.cin(gnd),
	.combout(\procI|Mux134~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux134~8 .lut_mask = 16'hFC30;
defparam \procI|Mux134~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N29
dffeas \procI|dDataO[8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|A [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|Mux0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dDataO [8]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dDataO[8] .is_wysiwyg = "true";
defparam \procI|dDataO[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N11
dffeas \procI|U2|registers[8][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[8][6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[8][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[8][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N17
dffeas \procI|U2|registers[9][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[9][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[9][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[9][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N10
cycloneive_lcell_comb \procI|U2|Mux22~0 (
// Equation(s):
// \procI|U2|Mux22~0_combout  = (\procI|register_read_addr_B [0] & ((\procI|register_read_addr_B [1]) # ((\procI|U2|registers[9][9]~q )))) # (!\procI|register_read_addr_B [0] & (!\procI|register_read_addr_B [1] & (\procI|U2|registers[8][9]~q )))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[8][9]~q ),
	.datad(\procI|U2|registers[9][9]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux22~0 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N27
dffeas \procI|U2|registers[11][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[11][1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[11][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N1
dffeas \procI|U2|registers[10][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[10][3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[10][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[10][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N26
cycloneive_lcell_comb \procI|U2|Mux22~1 (
// Equation(s):
// \procI|U2|Mux22~1_combout  = (\procI|register_read_addr_B [1] & ((\procI|U2|Mux22~0_combout  & (\procI|U2|registers[11][9]~q )) # (!\procI|U2|Mux22~0_combout  & ((\procI|U2|registers[10][9]~q ))))) # (!\procI|register_read_addr_B [1] & 
// (\procI|U2|Mux22~0_combout ))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|U2|Mux22~0_combout ),
	.datac(\procI|U2|registers[11][9]~q ),
	.datad(\procI|U2|registers[10][9]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux22~1 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N23
dffeas \procI|U2|registers[12][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[12][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[12][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[12][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneive_lcell_comb \procI|U2|Mux22~2 (
// Equation(s):
// \procI|U2|Mux22~2_combout  = (\procI|U2|data_out_B[5]~1_combout  & ((\procI|U2|Mux22~1_combout ) # ((\procI|U2|data_out_B[5]~2_combout )))) # (!\procI|U2|data_out_B[5]~1_combout  & (((\procI|U2|registers[12][9]~q  & !\procI|U2|data_out_B[5]~2_combout ))))

	.dataa(\procI|U2|Mux22~1_combout ),
	.datab(\procI|U2|data_out_B[5]~1_combout ),
	.datac(\procI|U2|registers[12][9]~q ),
	.datad(\procI|U2|data_out_B[5]~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux22~2 .lut_mask = 16'hCCB8;
defparam \procI|U2|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N21
dffeas \procI|U2|registers[13][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[13][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[13][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N27
dffeas \procI|U2|registers[15][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[15][14]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[15][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[15][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneive_lcell_comb \procI|U2|Mux22~3 (
// Equation(s):
// \procI|U2|Mux22~3_combout  = (\procI|U2|data_out_B[5]~2_combout  & ((\procI|U2|Mux22~2_combout  & ((\procI|U2|registers[15][9]~q ))) # (!\procI|U2|Mux22~2_combout  & (\procI|U2|registers[13][9]~q )))) # (!\procI|U2|data_out_B[5]~2_combout  & 
// (\procI|U2|Mux22~2_combout ))

	.dataa(\procI|U2|data_out_B[5]~2_combout ),
	.datab(\procI|U2|Mux22~2_combout ),
	.datac(\procI|U2|registers[13][9]~q ),
	.datad(\procI|U2|registers[15][9]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux22~3 .lut_mask = 16'hEC64;
defparam \procI|U2|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N5
dffeas \procI|U2|registers[4][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[4][15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[4][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N3
dffeas \procI|U2|registers[5][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[5][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[5][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cycloneive_lcell_comb \procI|U2|Mux22~4 (
// Equation(s):
// \procI|U2|Mux22~4_combout  = (\procI|register_read_addr_B [0] & ((\procI|register_read_addr_B [1]) # ((\procI|U2|registers[5][9]~q )))) # (!\procI|register_read_addr_B [0] & (!\procI|register_read_addr_B [1] & (\procI|U2|registers[4][9]~q )))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[4][9]~q ),
	.datad(\procI|U2|registers[5][9]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux22~4 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N25
dffeas \procI|U2|registers[6][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[6][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N11
dffeas \procI|U2|registers[7][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[7][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cycloneive_lcell_comb \procI|U2|Mux22~5 (
// Equation(s):
// \procI|U2|Mux22~5_combout  = (\procI|U2|Mux22~4_combout  & (((\procI|U2|registers[7][9]~q ) # (!\procI|register_read_addr_B [1])))) # (!\procI|U2|Mux22~4_combout  & (\procI|U2|registers[6][9]~q  & ((\procI|register_read_addr_B [1]))))

	.dataa(\procI|U2|Mux22~4_combout ),
	.datab(\procI|U2|registers[6][9]~q ),
	.datac(\procI|U2|registers[7][9]~q ),
	.datad(\procI|register_read_addr_B [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux22~5 .lut_mask = 16'hE4AA;
defparam \procI|U2|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N27
dffeas \procI|U2|registers[1][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[1][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[1][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N5
dffeas \procI|U2|registers[0][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[0][3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[0][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N31
dffeas \procI|U2|registers[2][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[2][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[2][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N4
cycloneive_lcell_comb \procI|U2|Mux22~6 (
// Equation(s):
// \procI|U2|Mux22~6_combout  = (\procI|register_read_addr_B [1] & ((\procI|register_read_addr_B [0]) # ((\procI|U2|registers[2][9]~q )))) # (!\procI|register_read_addr_B [1] & (!\procI|register_read_addr_B [0] & (\procI|U2|registers[0][9]~q )))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[0][9]~q ),
	.datad(\procI|U2|registers[2][9]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux22~6 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N9
dffeas \procI|U2|registers[3][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[3][13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[3][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N8
cycloneive_lcell_comb \procI|U2|Mux22~7 (
// Equation(s):
// \procI|U2|Mux22~7_combout  = (\procI|U2|Mux22~6_combout  & (((\procI|U2|registers[3][9]~q ) # (!\procI|register_read_addr_B [0])))) # (!\procI|U2|Mux22~6_combout  & (\procI|U2|registers[1][9]~q  & ((\procI|register_read_addr_B [0]))))

	.dataa(\procI|U2|registers[1][9]~q ),
	.datab(\procI|U2|Mux22~6_combout ),
	.datac(\procI|U2|registers[3][9]~q ),
	.datad(\procI|register_read_addr_B [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux22~7 .lut_mask = 16'hE2CC;
defparam \procI|U2|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneive_lcell_comb \procI|U2|Mux22~8 (
// Equation(s):
// \procI|U2|Mux22~8_combout  = (\procI|U2|data_out_B[5]~3_combout  & (((\procI|U2|data_out_B[5]~0_combout )))) # (!\procI|U2|data_out_B[5]~3_combout  & ((\procI|U2|data_out_B[5]~0_combout  & (\procI|U2|Mux22~5_combout )) # 
// (!\procI|U2|data_out_B[5]~0_combout  & ((\procI|U2|Mux22~7_combout )))))

	.dataa(\procI|U2|Mux22~5_combout ),
	.datab(\procI|U2|Mux22~7_combout ),
	.datac(\procI|U2|data_out_B[5]~3_combout ),
	.datad(\procI|U2|data_out_B[5]~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux22~8 .lut_mask = 16'hFA0C;
defparam \procI|U2|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N11
dffeas \procI|U2|registers[19][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[19][14]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[19][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[19][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cycloneive_lcell_comb \procI|U2|Mux22~16 (
// Equation(s):
// \procI|U2|Mux22~16_combout  = (\procI|register_read_addr_B [2] & (((\procI|register_read_addr_B [3])))) # (!\procI|register_read_addr_B [2] & ((\procI|register_read_addr_B [3] & (\procI|U2|registers[27][9]~q )) # (!\procI|register_read_addr_B [3] & 
// ((\procI|U2|registers[19][9]~q )))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|registers[27][9]~q ),
	.datac(\procI|U2|registers[19][9]~q ),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux22~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux22~16 .lut_mask = 16'hEE50;
defparam \procI|U2|Mux22~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N15
dffeas \procI|U2|registers[31][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[31][10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[31][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[31][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N13
dffeas \procI|U2|registers[23][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[23][9]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[23][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[23][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
cycloneive_lcell_comb \procI|U2|Mux22~17 (
// Equation(s):
// \procI|U2|Mux22~17_combout  = (\procI|U2|Mux22~16_combout  & (((\procI|U2|registers[31][9]~q )) # (!\procI|register_read_addr_B [2]))) # (!\procI|U2|Mux22~16_combout  & (\procI|register_read_addr_B [2] & ((\procI|U2|registers[23][9]~q ))))

	.dataa(\procI|U2|Mux22~16_combout ),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|U2|registers[31][9]~q ),
	.datad(\procI|U2|registers[23][9]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux22~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux22~17 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux22~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N1
dffeas \procI|U2|registers[24][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[24][15]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[24][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[24][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N11
dffeas \procI|U2|registers[28][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[28][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[28][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[28][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N18
cycloneive_lcell_comb \procI|U2|registers~54 (
// Equation(s):
// \procI|U2|registers~54_combout  = (!\procI|register_data_in [9] & !\rstN~q )

	.dataa(gnd),
	.datab(\procI|register_data_in [9]),
	.datac(\rstN~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|U2|registers~54_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~54 .lut_mask = 16'h0303;
defparam \procI|U2|registers~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N19
dffeas \procI|U2|registers[16][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|registers~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|U2|registers[16][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[16][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[16][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N9
dffeas \procI|U2|registers[20][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[20][8]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[20][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[20][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N8
cycloneive_lcell_comb \procI|U2|Mux22~13 (
// Equation(s):
// \procI|U2|Mux22~13_combout  = (\procI|register_read_addr_B [2] & (((\procI|U2|registers[20][9]~q ) # (\procI|register_read_addr_B [3])))) # (!\procI|register_read_addr_B [2] & (!\procI|U2|registers[16][9]~q  & ((!\procI|register_read_addr_B [3]))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|registers[16][9]~q ),
	.datac(\procI|U2|registers[20][9]~q ),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux22~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux22~13 .lut_mask = 16'hAAB1;
defparam \procI|U2|Mux22~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N10
cycloneive_lcell_comb \procI|U2|Mux22~14 (
// Equation(s):
// \procI|U2|Mux22~14_combout  = (\procI|register_read_addr_B [3] & ((\procI|U2|Mux22~13_combout  & ((\procI|U2|registers[28][9]~q ))) # (!\procI|U2|Mux22~13_combout  & (\procI|U2|registers[24][9]~q )))) # (!\procI|register_read_addr_B [3] & 
// (((\procI|U2|Mux22~13_combout ))))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|registers[24][9]~q ),
	.datac(\procI|U2|registers[28][9]~q ),
	.datad(\procI|U2|Mux22~13_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux22~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux22~14 .lut_mask = 16'hF588;
defparam \procI|U2|Mux22~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N9
dffeas \procI|U2|registers[22][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[22][10]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[22][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[22][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N19
dffeas \procI|U2|registers[30][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[30][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[30][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[30][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N5
dffeas \procI|U2|registers[26][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[26][14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[26][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[26][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N31
dffeas \procI|U2|registers[18][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[18][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[18][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[18][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N30
cycloneive_lcell_comb \procI|U2|Mux22~11 (
// Equation(s):
// \procI|U2|Mux22~11_combout  = (\procI|register_read_addr_B [2] & (((\procI|register_read_addr_B [3])))) # (!\procI|register_read_addr_B [2] & ((\procI|register_read_addr_B [3] & (\procI|U2|registers[26][9]~q )) # (!\procI|register_read_addr_B [3] & 
// ((\procI|U2|registers[18][9]~q )))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|registers[26][9]~q ),
	.datac(\procI|U2|registers[18][9]~q ),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux22~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux22~11 .lut_mask = 16'hEE50;
defparam \procI|U2|Mux22~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N18
cycloneive_lcell_comb \procI|U2|Mux22~12 (
// Equation(s):
// \procI|U2|Mux22~12_combout  = (\procI|register_read_addr_B [2] & ((\procI|U2|Mux22~11_combout  & ((\procI|U2|registers[30][9]~q ))) # (!\procI|U2|Mux22~11_combout  & (\procI|U2|registers[22][9]~q )))) # (!\procI|register_read_addr_B [2] & 
// (((\procI|U2|Mux22~11_combout ))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|registers[22][9]~q ),
	.datac(\procI|U2|registers[30][9]~q ),
	.datad(\procI|U2|Mux22~11_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux22~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux22~12 .lut_mask = 16'hF588;
defparam \procI|U2|Mux22~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cycloneive_lcell_comb \procI|U2|Mux22~15 (
// Equation(s):
// \procI|U2|Mux22~15_combout  = (\procI|register_read_addr_B [1] & (((\procI|register_read_addr_B [0]) # (\procI|U2|Mux22~12_combout )))) # (!\procI|register_read_addr_B [1] & (\procI|U2|Mux22~14_combout  & (!\procI|register_read_addr_B [0])))

	.dataa(\procI|U2|Mux22~14_combout ),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|register_read_addr_B [0]),
	.datad(\procI|U2|Mux22~12_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux22~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux22~15 .lut_mask = 16'hCEC2;
defparam \procI|U2|Mux22~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N27
dffeas \procI|U2|registers[29][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[29][12]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[29][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[29][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N17
dffeas \procI|U2|registers[25][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[25][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[25][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[25][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N1
dffeas \procI|U2|registers[21][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[21][5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[21][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[21][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N27
dffeas \procI|U2|registers[17][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[17][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[17][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[17][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cycloneive_lcell_comb \procI|U2|Mux22~9 (
// Equation(s):
// \procI|U2|Mux22~9_combout  = (\procI|register_read_addr_B [2] & ((\procI|U2|registers[21][9]~q ) # ((\procI|register_read_addr_B [3])))) # (!\procI|register_read_addr_B [2] & (((\procI|U2|registers[17][9]~q  & !\procI|register_read_addr_B [3]))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|registers[21][9]~q ),
	.datac(\procI|U2|registers[17][9]~q ),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux22~9 .lut_mask = 16'hAAD8;
defparam \procI|U2|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cycloneive_lcell_comb \procI|U2|Mux22~10 (
// Equation(s):
// \procI|U2|Mux22~10_combout  = (\procI|register_read_addr_B [3] & ((\procI|U2|Mux22~9_combout  & (\procI|U2|registers[29][9]~q )) # (!\procI|U2|Mux22~9_combout  & ((\procI|U2|registers[25][9]~q ))))) # (!\procI|register_read_addr_B [3] & 
// (((\procI|U2|Mux22~9_combout ))))

	.dataa(\procI|U2|registers[29][9]~q ),
	.datab(\procI|register_read_addr_B [3]),
	.datac(\procI|U2|registers[25][9]~q ),
	.datad(\procI|U2|Mux22~9_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux22~10 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cycloneive_lcell_comb \procI|U2|Mux22~18 (
// Equation(s):
// \procI|U2|Mux22~18_combout  = (\procI|U2|Mux22~15_combout  & ((\procI|U2|Mux22~17_combout ) # ((!\procI|register_read_addr_B [0])))) # (!\procI|U2|Mux22~15_combout  & (((\procI|U2|Mux22~10_combout  & \procI|register_read_addr_B [0]))))

	.dataa(\procI|U2|Mux22~17_combout ),
	.datab(\procI|U2|Mux22~15_combout ),
	.datac(\procI|U2|Mux22~10_combout ),
	.datad(\procI|register_read_addr_B [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux22~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux22~18 .lut_mask = 16'hB8CC;
defparam \procI|U2|Mux22~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneive_lcell_comb \procI|U2|Mux22~19 (
// Equation(s):
// \procI|U2|Mux22~19_combout  = (\procI|U2|Mux22~8_combout  & (((\procI|U2|Mux22~18_combout ) # (!\procI|U2|data_out_B[5]~3_combout )))) # (!\procI|U2|Mux22~8_combout  & (\procI|U2|Mux22~3_combout  & (\procI|U2|data_out_B[5]~3_combout )))

	.dataa(\procI|U2|Mux22~3_combout ),
	.datab(\procI|U2|Mux22~8_combout ),
	.datac(\procI|U2|data_out_B[5]~3_combout ),
	.datad(\procI|U2|Mux22~18_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux22~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux22~19 .lut_mask = 16'hEC2C;
defparam \procI|U2|Mux22~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneive_lcell_comb \procI|U2|Mux22~20 (
// Equation(s):
// \procI|U2|Mux22~20_combout  = (\procI|U2|Mux22~19_combout  & ((\procI|register_read_addr_B [4]) # (\procI|U2|data_out_B[5]~4_combout )))

	.dataa(gnd),
	.datab(\procI|register_read_addr_B [4]),
	.datac(\procI|U2|Mux22~19_combout ),
	.datad(\procI|U2|data_out_B[5]~4_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux22~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux22~20 .lut_mask = 16'hF0C0;
defparam \procI|U2|Mux22~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N27
dffeas \procI|U2|data_out_B[9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux22~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_B [9]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_B[9] .is_wysiwyg = "true";
defparam \procI|U2|data_out_B[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N29
dffeas \procI|B[9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_B [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B [9]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B[9] .is_wysiwyg = "true";
defparam \procI|B[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
cycloneive_lcell_comb \procI|Mux6~0 (
// Equation(s):
// \procI|Mux6~0_combout  = (\procI|opcode_2 [2] & (\procI|U2|data_out_B [9])) # (!\procI|opcode_2 [2] & ((\procI|B [9])))

	.dataa(\procI|opcode_2 [2]),
	.datab(gnd),
	.datac(\procI|U2|data_out_B [9]),
	.datad(\procI|B [9]),
	.cin(gnd),
	.combout(\procI|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux6~0 .lut_mask = 16'hF5A0;
defparam \procI|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N21
dffeas \procI|dAddr[9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|dAddr[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dAddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dAddr[9] .is_wysiwyg = "true";
defparam \procI|dAddr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneive_lcell_comb \procI|Mux5~0 (
// Equation(s):
// \procI|Mux5~0_combout  = (\procI|opcode_2 [2] & ((\procI|U2|data_out_B [10]))) # (!\procI|opcode_2 [2] & (\procI|B [10]))

	.dataa(\procI|B [10]),
	.datab(gnd),
	.datac(\procI|opcode_2 [2]),
	.datad(\procI|U2|data_out_B [10]),
	.cin(gnd),
	.combout(\procI|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux5~0 .lut_mask = 16'hFA0A;
defparam \procI|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N1
dffeas \procI|dAddr[10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|dAddr[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dAddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dAddr[10] .is_wysiwyg = "true";
defparam \procI|dAddr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N22
cycloneive_lcell_comb \procI|Mux4~0 (
// Equation(s):
// \procI|Mux4~0_combout  = (\procI|opcode_2 [2] & (\procI|U2|data_out_B [11])) # (!\procI|opcode_2 [2] & ((\procI|B [11])))

	.dataa(\procI|opcode_2 [2]),
	.datab(gnd),
	.datac(\procI|U2|data_out_B [11]),
	.datad(\procI|B [11]),
	.cin(gnd),
	.combout(\procI|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux4~0 .lut_mask = 16'hF5A0;
defparam \procI|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N23
dffeas \procI|dAddr[11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|dAddr[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dAddr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dAddr[11] .is_wysiwyg = "true";
defparam \procI|dAddr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N27
dffeas \procI|U2|registers[19][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[19][14]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[19][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[19][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N17
dffeas \procI|U2|registers[27][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[27][4]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[27][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[27][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneive_lcell_comb \procI|U2|Mux19~16 (
// Equation(s):
// \procI|U2|Mux19~16_combout  = (\procI|register_read_addr_B [2] & (\procI|register_read_addr_B [3])) # (!\procI|register_read_addr_B [2] & ((\procI|register_read_addr_B [3] & ((\procI|U2|registers[27][12]~q ))) # (!\procI|register_read_addr_B [3] & 
// (\procI|U2|registers[19][12]~q ))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|register_read_addr_B [3]),
	.datac(\procI|U2|registers[19][12]~q ),
	.datad(\procI|U2|registers[27][12]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux19~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux19~16 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux19~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N31
dffeas \procI|U2|registers[31][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[31][10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[31][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[31][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N21
dffeas \procI|U2|registers[23][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[23][9]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[23][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[23][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
cycloneive_lcell_comb \procI|U2|Mux19~17 (
// Equation(s):
// \procI|U2|Mux19~17_combout  = (\procI|U2|Mux19~16_combout  & (((\procI|U2|registers[31][12]~q )) # (!\procI|register_read_addr_B [2]))) # (!\procI|U2|Mux19~16_combout  & (\procI|register_read_addr_B [2] & ((\procI|U2|registers[23][12]~q ))))

	.dataa(\procI|U2|Mux19~16_combout ),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|U2|registers[31][12]~q ),
	.datad(\procI|U2|registers[23][12]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux19~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux19~17 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux19~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneive_lcell_comb \procI|U2|registers~60 (
// Equation(s):
// \procI|U2|registers~60_combout  = (\procI|register_data_in [12]) # (\rstN~q )

	.dataa(gnd),
	.datab(\procI|register_data_in [12]),
	.datac(\rstN~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|U2|registers~60_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~60 .lut_mask = 16'hFCFC;
defparam \procI|U2|registers~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N11
dffeas \procI|U2|registers[18][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[18][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[18][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[18][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N1
dffeas \procI|U2|registers[26][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[26][14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[26][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[26][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N10
cycloneive_lcell_comb \procI|U2|Mux19~9 (
// Equation(s):
// \procI|U2|Mux19~9_combout  = (\procI|register_read_addr_B [3] & ((\procI|register_read_addr_B [2]) # ((\procI|U2|registers[26][12]~q )))) # (!\procI|register_read_addr_B [3] & (!\procI|register_read_addr_B [2] & (\procI|U2|registers[18][12]~q )))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|U2|registers[18][12]~q ),
	.datad(\procI|U2|registers[26][12]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux19~9 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N17
dffeas \procI|U2|registers[22][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[22][10]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[22][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[22][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N11
dffeas \procI|U2|registers[30][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[30][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[30][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[30][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cycloneive_lcell_comb \procI|U2|Mux19~10 (
// Equation(s):
// \procI|U2|Mux19~10_combout  = (\procI|register_read_addr_B [2] & ((\procI|U2|Mux19~9_combout  & ((\procI|U2|registers[30][12]~q ))) # (!\procI|U2|Mux19~9_combout  & (\procI|U2|registers[22][12]~q )))) # (!\procI|register_read_addr_B [2] & 
// (\procI|U2|Mux19~9_combout ))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|Mux19~9_combout ),
	.datac(\procI|U2|registers[22][12]~q ),
	.datad(\procI|U2|registers[30][12]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux19~10 .lut_mask = 16'hEC64;
defparam \procI|U2|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N29
dffeas \procI|U2|registers[16][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[16][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[16][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[16][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N11
dffeas \procI|U2|registers[20][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[20][8]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[20][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[20][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N28
cycloneive_lcell_comb \procI|U2|Mux19~13 (
// Equation(s):
// \procI|U2|Mux19~13_combout  = (\procI|register_read_addr_B [3] & (\procI|register_read_addr_B [2])) # (!\procI|register_read_addr_B [3] & ((\procI|register_read_addr_B [2] & ((\procI|U2|registers[20][12]~q ))) # (!\procI|register_read_addr_B [2] & 
// (\procI|U2|registers[16][12]~q ))))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|U2|registers[16][12]~q ),
	.datad(\procI|U2|registers[20][12]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux19~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux19~13 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux19~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N19
dffeas \procI|U2|registers[28][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[28][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[28][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[28][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N17
dffeas \procI|U2|registers[24][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[24][15]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[24][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[24][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N18
cycloneive_lcell_comb \procI|U2|Mux19~14 (
// Equation(s):
// \procI|U2|Mux19~14_combout  = (\procI|register_read_addr_B [3] & ((\procI|U2|Mux19~13_combout  & (\procI|U2|registers[28][12]~q )) # (!\procI|U2|Mux19~13_combout  & ((\procI|U2|registers[24][12]~q ))))) # (!\procI|register_read_addr_B [3] & 
// (\procI|U2|Mux19~13_combout ))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|Mux19~13_combout ),
	.datac(\procI|U2|registers[28][12]~q ),
	.datad(\procI|U2|registers[24][12]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux19~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux19~14 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux19~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N5
dffeas \procI|U2|registers[25][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[25][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[25][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[25][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N23
dffeas \procI|U2|registers[29][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[29][12]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[29][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[29][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N9
dffeas \procI|U2|registers[21][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[21][5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[21][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[21][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N19
dffeas \procI|U2|registers[17][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[17][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[17][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[17][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
cycloneive_lcell_comb \procI|U2|Mux19~11 (
// Equation(s):
// \procI|U2|Mux19~11_combout  = (\procI|register_read_addr_B [2] & ((\procI|U2|registers[21][12]~q ) # ((\procI|register_read_addr_B [3])))) # (!\procI|register_read_addr_B [2] & (((\procI|U2|registers[17][12]~q  & !\procI|register_read_addr_B [3]))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|registers[21][12]~q ),
	.datac(\procI|U2|registers[17][12]~q ),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux19~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux19~11 .lut_mask = 16'hAAD8;
defparam \procI|U2|Mux19~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
cycloneive_lcell_comb \procI|U2|Mux19~12 (
// Equation(s):
// \procI|U2|Mux19~12_combout  = (\procI|register_read_addr_B [3] & ((\procI|U2|Mux19~11_combout  & ((\procI|U2|registers[29][12]~q ))) # (!\procI|U2|Mux19~11_combout  & (\procI|U2|registers[25][12]~q )))) # (!\procI|register_read_addr_B [3] & 
// (((\procI|U2|Mux19~11_combout ))))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|registers[25][12]~q ),
	.datac(\procI|U2|registers[29][12]~q ),
	.datad(\procI|U2|Mux19~11_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux19~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux19~12 .lut_mask = 16'hF588;
defparam \procI|U2|Mux19~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneive_lcell_comb \procI|U2|Mux19~15 (
// Equation(s):
// \procI|U2|Mux19~15_combout  = (\procI|register_read_addr_B [1] & (((\procI|register_read_addr_B [0])))) # (!\procI|register_read_addr_B [1] & ((\procI|register_read_addr_B [0] & ((\procI|U2|Mux19~12_combout ))) # (!\procI|register_read_addr_B [0] & 
// (\procI|U2|Mux19~14_combout ))))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|U2|Mux19~14_combout ),
	.datac(\procI|register_read_addr_B [0]),
	.datad(\procI|U2|Mux19~12_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux19~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux19~15 .lut_mask = 16'hF4A4;
defparam \procI|U2|Mux19~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
cycloneive_lcell_comb \procI|U2|Mux19~18 (
// Equation(s):
// \procI|U2|Mux19~18_combout  = (\procI|register_read_addr_B [1] & ((\procI|U2|Mux19~15_combout  & (\procI|U2|Mux19~17_combout )) # (!\procI|U2|Mux19~15_combout  & ((\procI|U2|Mux19~10_combout ))))) # (!\procI|register_read_addr_B [1] & 
// (((\procI|U2|Mux19~15_combout ))))

	.dataa(\procI|U2|Mux19~17_combout ),
	.datab(\procI|U2|Mux19~10_combout ),
	.datac(\procI|register_read_addr_B [1]),
	.datad(\procI|U2|Mux19~15_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux19~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux19~18 .lut_mask = 16'hAFC0;
defparam \procI|U2|Mux19~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N23
dffeas \procI|U2|registers[7][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[7][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N21
dffeas \procI|U2|registers[5][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[5][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[5][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N17
dffeas \procI|U2|registers[4][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[4][15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[4][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N16
cycloneive_lcell_comb \procI|U2|Mux19~0 (
// Equation(s):
// \procI|U2|Mux19~0_combout  = (\procI|register_read_addr_B [1] & ((\procI|register_read_addr_B [0]) # ((\procI|U2|registers[6][12]~q )))) # (!\procI|register_read_addr_B [1] & (!\procI|register_read_addr_B [0] & (\procI|U2|registers[4][12]~q )))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[4][12]~q ),
	.datad(\procI|U2|registers[6][12]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux19~0 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N20
cycloneive_lcell_comb \procI|U2|Mux19~1 (
// Equation(s):
// \procI|U2|Mux19~1_combout  = (\procI|register_read_addr_B [0] & ((\procI|U2|Mux19~0_combout  & (\procI|U2|registers[7][12]~q )) # (!\procI|U2|Mux19~0_combout  & ((\procI|U2|registers[5][12]~q ))))) # (!\procI|register_read_addr_B [0] & 
// (((\procI|U2|Mux19~0_combout ))))

	.dataa(\procI|U2|registers[7][12]~q ),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[5][12]~q ),
	.datad(\procI|U2|Mux19~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux19~1 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N31
dffeas \procI|U2|registers[11][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[11][1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[11][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N21
dffeas \procI|U2|registers[9][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[9][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[9][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N3
dffeas \procI|U2|registers[10][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[10][3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[10][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N13
dffeas \procI|U2|registers[8][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[8][6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[8][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[8][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N12
cycloneive_lcell_comb \procI|U2|Mux19~2 (
// Equation(s):
// \procI|U2|Mux19~2_combout  = (\procI|register_read_addr_B [1] & ((\procI|U2|registers[10][12]~q ) # ((\procI|register_read_addr_B [0])))) # (!\procI|register_read_addr_B [1] & (((\procI|U2|registers[8][12]~q  & !\procI|register_read_addr_B [0]))))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|U2|registers[10][12]~q ),
	.datac(\procI|U2|registers[8][12]~q ),
	.datad(\procI|register_read_addr_B [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux19~2 .lut_mask = 16'hAAD8;
defparam \procI|U2|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N20
cycloneive_lcell_comb \procI|U2|Mux19~3 (
// Equation(s):
// \procI|U2|Mux19~3_combout  = (\procI|register_read_addr_B [0] & ((\procI|U2|Mux19~2_combout  & (\procI|U2|registers[11][12]~q )) # (!\procI|U2|Mux19~2_combout  & ((\procI|U2|registers[9][12]~q ))))) # (!\procI|register_read_addr_B [0] & 
// (((\procI|U2|Mux19~2_combout ))))

	.dataa(\procI|U2|registers[11][12]~q ),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[9][12]~q ),
	.datad(\procI|U2|Mux19~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux19~3 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N5
dffeas \procI|U2|registers[15][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[15][14]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[15][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[15][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N13
dffeas \procI|U2|registers[12][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[12][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[12][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[12][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N11
dffeas \procI|U2|registers[13][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[13][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[13][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[13][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N12
cycloneive_lcell_comb \procI|U2|Mux19~4 (
// Equation(s):
// \procI|U2|Mux19~4_combout  = (\procI|U2|data_out_B[5]~2_combout  & ((\procI|U2|data_out_B[5]~1_combout ) # ((\procI|U2|registers[13][12]~q )))) # (!\procI|U2|data_out_B[5]~2_combout  & (!\procI|U2|data_out_B[5]~1_combout  & (\procI|U2|registers[12][12]~q 
// )))

	.dataa(\procI|U2|data_out_B[5]~2_combout ),
	.datab(\procI|U2|data_out_B[5]~1_combout ),
	.datac(\procI|U2|registers[12][12]~q ),
	.datad(\procI|U2|registers[13][12]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux19~4 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N4
cycloneive_lcell_comb \procI|U2|Mux19~5 (
// Equation(s):
// \procI|U2|Mux19~5_combout  = (\procI|U2|data_out_B[5]~1_combout  & ((\procI|U2|Mux19~4_combout  & ((\procI|U2|registers[15][12]~q ))) # (!\procI|U2|Mux19~4_combout  & (\procI|U2|Mux19~3_combout )))) # (!\procI|U2|data_out_B[5]~1_combout  & 
// (((\procI|U2|Mux19~4_combout ))))

	.dataa(\procI|U2|data_out_B[5]~1_combout ),
	.datab(\procI|U2|Mux19~3_combout ),
	.datac(\procI|U2|registers[15][12]~q ),
	.datad(\procI|U2|Mux19~4_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux19~5 .lut_mask = 16'hF588;
defparam \procI|U2|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N9
dffeas \procI|U2|registers[0][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[0][3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[0][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N7
dffeas \procI|U2|registers[1][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[1][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[1][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N8
cycloneive_lcell_comb \procI|U2|Mux19~6 (
// Equation(s):
// \procI|U2|Mux19~6_combout  = (\procI|register_read_addr_B [1] & (\procI|register_read_addr_B [0])) # (!\procI|register_read_addr_B [1] & ((\procI|register_read_addr_B [0] & ((\procI|U2|registers[1][12]~q ))) # (!\procI|register_read_addr_B [0] & 
// (\procI|U2|registers[0][12]~q ))))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[0][12]~q ),
	.datad(\procI|U2|registers[1][12]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux19~6 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N27
dffeas \procI|U2|registers[3][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[3][13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[3][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N25
dffeas \procI|U2|registers[2][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[2][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[2][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N26
cycloneive_lcell_comb \procI|U2|Mux19~7 (
// Equation(s):
// \procI|U2|Mux19~7_combout  = (\procI|U2|Mux19~6_combout  & (((\procI|U2|registers[3][12]~q )) # (!\procI|register_read_addr_B [1]))) # (!\procI|U2|Mux19~6_combout  & (\procI|register_read_addr_B [1] & ((\procI|U2|registers[2][12]~q ))))

	.dataa(\procI|U2|Mux19~6_combout ),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[3][12]~q ),
	.datad(\procI|U2|registers[2][12]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux19~7 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneive_lcell_comb \procI|U2|Mux19~8 (
// Equation(s):
// \procI|U2|Mux19~8_combout  = (\procI|U2|data_out_B[5]~3_combout  & ((\procI|U2|Mux19~5_combout ) # ((\procI|U2|data_out_B[5]~0_combout )))) # (!\procI|U2|data_out_B[5]~3_combout  & (((\procI|U2|Mux19~7_combout  & !\procI|U2|data_out_B[5]~0_combout ))))

	.dataa(\procI|U2|Mux19~5_combout ),
	.datab(\procI|U2|Mux19~7_combout ),
	.datac(\procI|U2|data_out_B[5]~3_combout ),
	.datad(\procI|U2|data_out_B[5]~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux19~8 .lut_mask = 16'hF0AC;
defparam \procI|U2|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneive_lcell_comb \procI|U2|Mux19~19 (
// Equation(s):
// \procI|U2|Mux19~19_combout  = (\procI|U2|Mux19~8_combout  & ((\procI|U2|Mux19~18_combout ) # ((!\procI|U2|data_out_B[5]~0_combout )))) # (!\procI|U2|Mux19~8_combout  & (((\procI|U2|Mux19~1_combout  & \procI|U2|data_out_B[5]~0_combout ))))

	.dataa(\procI|U2|Mux19~18_combout ),
	.datab(\procI|U2|Mux19~1_combout ),
	.datac(\procI|U2|Mux19~8_combout ),
	.datad(\procI|U2|data_out_B[5]~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux19~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux19~19 .lut_mask = 16'hACF0;
defparam \procI|U2|Mux19~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneive_lcell_comb \procI|U2|Mux19~20 (
// Equation(s):
// \procI|U2|Mux19~20_combout  = (\procI|U2|Mux19~19_combout  & ((\procI|register_read_addr_B [4]) # (\procI|U2|data_out_B[5]~4_combout )))

	.dataa(gnd),
	.datab(\procI|register_read_addr_B [4]),
	.datac(\procI|U2|Mux19~19_combout ),
	.datad(\procI|U2|data_out_B[5]~4_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux19~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux19~20 .lut_mask = 16'hF0C0;
defparam \procI|U2|Mux19~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N21
dffeas \procI|U2|data_out_B[12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux19~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_B [12]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_B[12] .is_wysiwyg = "true";
defparam \procI|U2|data_out_B[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N17
dffeas \procI|B[12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_B [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B [12]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B[12] .is_wysiwyg = "true";
defparam \procI|B[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneive_lcell_comb \procI|Mux3~0 (
// Equation(s):
// \procI|Mux3~0_combout  = (\procI|opcode_2 [2] & ((\procI|U2|data_out_B [12]))) # (!\procI|opcode_2 [2] & (\procI|B [12]))

	.dataa(\procI|opcode_2 [2]),
	.datab(gnd),
	.datac(\procI|B [12]),
	.datad(\procI|U2|data_out_B [12]),
	.cin(gnd),
	.combout(\procI|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux3~0 .lut_mask = 16'hFA50;
defparam \procI|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N19
dffeas \procI|dAddr[12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|dAddr[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dAddr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dAddr[12] .is_wysiwyg = "true";
defparam \procI|dAddr[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y1_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode423w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode461w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [8]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y3_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [8]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y13_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [8]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \procI|Mux134~1 (
// Equation(s):
// \procI|Mux134~1_combout  = (\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMemI|altsyncram_component|auto_generated|ram_block1a56~portadataout ) # ((!\dataMemI|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & (((\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & \dataMemI|altsyncram_component|auto_generated|ram_block1a24~portadataout ))))

	.dataa(\dataMemI|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\dataMemI|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datac(\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\dataMemI|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\procI|Mux134~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux134~1 .lut_mask = 16'hDA8A;
defparam \procI|Mux134~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \procI|Mux134~2 (
// Equation(s):
// \procI|Mux134~2_combout  = (\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & ((\procI|Mux134~1_combout ))) # (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\dataMemI|altsyncram_component|auto_generated|ram_block1a8~portadataout  & !\procI|Mux134~1_combout ))

	.dataa(gnd),
	.datab(\dataMemI|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datac(\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\procI|Mux134~1_combout ),
	.cin(gnd),
	.combout(\procI|Mux134~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux134~2 .lut_mask = 16'hF00C;
defparam \procI|Mux134~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N0
cycloneive_lcell_comb \dataMemI|altsyncram_component|auto_generated|decode3|w_anode444w[2]~0 (
// Equation(s):
// \dataMemI|altsyncram_component|auto_generated|decode3|w_anode444w[2]~0_combout  = (!\procI|dAddr [13] & (\procI|dAddr [14] & !\procI|dnWE~q ))

	.dataa(\procI|dAddr [13]),
	.datab(\procI|dAddr [14]),
	.datac(\procI|dnWE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|decode3|w_anode444w[2]~0 .lut_mask = 16'h0404;
defparam \dataMemI|altsyncram_component|auto_generated|decode3|w_anode444w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N26
cycloneive_lcell_comb \dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~0 (
// Equation(s):
// \dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~0_combout  = (\procI|dAddr [14] & !\procI|dAddr [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\procI|dAddr [14]),
	.datad(\procI|dAddr [13]),
	.cin(gnd),
	.combout(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~0 .lut_mask = 16'h00F0;
defparam \dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y3_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [8]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \procI|Mux134~3 (
// Equation(s):
// \procI|Mux134~3_combout  = (\procI|Mux134~2_combout ) # (((\dataMemI|altsyncram_component|auto_generated|ram_block1a40~portadataout  & \procI|Mux134~1_combout )) # (!\procI|register_data_in[5]~4_combout ))

	.dataa(\procI|Mux134~2_combout ),
	.datab(\procI|register_data_in[5]~4_combout ),
	.datac(\dataMemI|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datad(\procI|Mux134~1_combout ),
	.cin(gnd),
	.combout(\procI|Mux134~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux134~3 .lut_mask = 16'hFBBB;
defparam \procI|Mux134~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \procI|U1|Add2~16 (
// Equation(s):
// \procI|U1|Add2~16_combout  = (\procI|A [8] & ((GND) # (!\procI|U1|Add2~15 ))) # (!\procI|A [8] & (\procI|U1|Add2~15  $ (GND)))
// \procI|U1|Add2~17  = CARRY((\procI|A [8]) # (!\procI|U1|Add2~15 ))

	.dataa(\procI|A [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add2~15 ),
	.combout(\procI|U1|Add2~16_combout ),
	.cout(\procI|U1|Add2~17 ));
// synopsys translate_off
defparam \procI|U1|Add2~16 .lut_mask = 16'h5AAF;
defparam \procI|U1|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \procI|Mux134~0 (
// Equation(s):
// \procI|Mux134~0_combout  = (\procI|register_data_in[5]~6_combout  & ((\procI|register_data_in[5]~4_combout ) # ((\procI|register_data_in[5]~3_combout ) # (\procI|U1|Add2~16_combout ))))

	.dataa(\procI|register_data_in[5]~6_combout ),
	.datab(\procI|register_data_in[5]~4_combout ),
	.datac(\procI|register_data_in[5]~3_combout ),
	.datad(\procI|U1|Add2~16_combout ),
	.cin(gnd),
	.combout(\procI|Mux134~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux134~0 .lut_mask = 16'hAAA8;
defparam \procI|Mux134~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \procI|Mux134~9 (
// Equation(s):
// \procI|Mux134~9_combout  = (\procI|Mux134~0_combout  & ((\procI|register_data_in[5]~3_combout  & (\procI|Mux134~8_combout )) # (!\procI|register_data_in[5]~3_combout  & ((\procI|Mux134~3_combout )))))

	.dataa(\procI|Mux134~8_combout ),
	.datab(\procI|Mux134~3_combout ),
	.datac(\procI|register_data_in[5]~3_combout ),
	.datad(\procI|Mux134~0_combout ),
	.cin(gnd),
	.combout(\procI|Mux134~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux134~9 .lut_mask = 16'hAC00;
defparam \procI|Mux134~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N3
dffeas \procI|register_data_in[8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux134~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|register_write_addr[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_data_in [8]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_data_in[8] .is_wysiwyg = "true";
defparam \procI|register_data_in[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N8
cycloneive_lcell_comb \procI|U2|registers~51 (
// Equation(s):
// \procI|U2|registers~51_combout  = (!\rstN~q  & \procI|register_data_in [8])

	.dataa(\rstN~q ),
	.datab(gnd),
	.datac(\procI|register_data_in [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|U2|registers~51_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~51 .lut_mask = 16'h5050;
defparam \procI|U2|registers~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N25
dffeas \procI|U2|registers[13][8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[13][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[13][8] .is_wysiwyg = "true";
defparam \procI|U2|registers[13][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N26
cycloneive_lcell_comb \procI|U2|Mux23~4 (
// Equation(s):
// \procI|U2|Mux23~4_combout  = (\procI|U2|data_out_B[5]~2_combout  & ((\procI|U2|registers[13][8]~q ) # ((\procI|U2|data_out_B[5]~1_combout )))) # (!\procI|U2|data_out_B[5]~2_combout  & (((\procI|U2|registers[12][8]~q  & !\procI|U2|data_out_B[5]~1_combout 
// ))))

	.dataa(\procI|U2|data_out_B[5]~2_combout ),
	.datab(\procI|U2|registers[13][8]~q ),
	.datac(\procI|U2|registers[12][8]~q ),
	.datad(\procI|U2|data_out_B[5]~1_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux23~4 .lut_mask = 16'hAAD8;
defparam \procI|U2|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
cycloneive_lcell_comb \procI|U2|Mux23~2 (
// Equation(s):
// \procI|U2|Mux23~2_combout  = (\procI|register_read_addr_B [1] & ((\procI|U2|registers[10][8]~q ) # ((\procI|register_read_addr_B [0])))) # (!\procI|register_read_addr_B [1] & (((\procI|U2|registers[8][8]~q  & !\procI|register_read_addr_B [0]))))

	.dataa(\procI|U2|registers[10][8]~q ),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[8][8]~q ),
	.datad(\procI|register_read_addr_B [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux23~2 .lut_mask = 16'hCCB8;
defparam \procI|U2|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N24
cycloneive_lcell_comb \procI|U2|Mux23~3 (
// Equation(s):
// \procI|U2|Mux23~3_combout  = (\procI|register_read_addr_B [0] & ((\procI|U2|Mux23~2_combout  & ((\procI|U2|registers[11][8]~q ))) # (!\procI|U2|Mux23~2_combout  & (\procI|U2|registers[9][8]~q )))) # (!\procI|register_read_addr_B [0] & 
// (\procI|U2|Mux23~2_combout ))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|U2|Mux23~2_combout ),
	.datac(\procI|U2|registers[9][8]~q ),
	.datad(\procI|U2|registers[11][8]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux23~3 .lut_mask = 16'hEC64;
defparam \procI|U2|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N6
cycloneive_lcell_comb \procI|U2|Mux23~5 (
// Equation(s):
// \procI|U2|Mux23~5_combout  = (\procI|U2|Mux23~4_combout  & (((\procI|U2|registers[15][8]~q ) # (!\procI|U2|data_out_B[5]~1_combout )))) # (!\procI|U2|Mux23~4_combout  & (\procI|U2|Mux23~3_combout  & ((\procI|U2|data_out_B[5]~1_combout ))))

	.dataa(\procI|U2|Mux23~4_combout ),
	.datab(\procI|U2|Mux23~3_combout ),
	.datac(\procI|U2|registers[15][8]~q ),
	.datad(\procI|U2|data_out_B[5]~1_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux23~5 .lut_mask = 16'hE4AA;
defparam \procI|U2|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N16
cycloneive_lcell_comb \procI|U2|Mux23~6 (
// Equation(s):
// \procI|U2|Mux23~6_combout  = (\procI|register_read_addr_B [0] & ((\procI|U2|registers[1][8]~q ) # ((\procI|register_read_addr_B [1])))) # (!\procI|register_read_addr_B [0] & (((\procI|U2|registers[0][8]~q  & !\procI|register_read_addr_B [1]))))

	.dataa(\procI|U2|registers[1][8]~q ),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[0][8]~q ),
	.datad(\procI|register_read_addr_B [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux23~6 .lut_mask = 16'hCCB8;
defparam \procI|U2|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N12
cycloneive_lcell_comb \procI|U2|Mux23~7 (
// Equation(s):
// \procI|U2|Mux23~7_combout  = (\procI|U2|Mux23~6_combout  & (((\procI|U2|registers[3][8]~q )) # (!\procI|register_read_addr_B [1]))) # (!\procI|U2|Mux23~6_combout  & (\procI|register_read_addr_B [1] & ((\procI|U2|registers[2][8]~q ))))

	.dataa(\procI|U2|Mux23~6_combout ),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[3][8]~q ),
	.datad(\procI|U2|registers[2][8]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux23~7 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N6
cycloneive_lcell_comb \procI|U2|Mux23~8 (
// Equation(s):
// \procI|U2|Mux23~8_combout  = (\procI|U2|data_out_B[5]~3_combout  & ((\procI|U2|Mux23~5_combout ) # ((\procI|U2|data_out_B[5]~0_combout )))) # (!\procI|U2|data_out_B[5]~3_combout  & (((\procI|U2|Mux23~7_combout  & !\procI|U2|data_out_B[5]~0_combout ))))

	.dataa(\procI|U2|Mux23~5_combout ),
	.datab(\procI|U2|Mux23~7_combout ),
	.datac(\procI|U2|data_out_B[5]~3_combout ),
	.datad(\procI|U2|data_out_B[5]~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux23~8 .lut_mask = 16'hF0AC;
defparam \procI|U2|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneive_lcell_comb \procI|U2|Mux23~0 (
// Equation(s):
// \procI|U2|Mux23~0_combout  = (\procI|register_read_addr_B [1] & ((\procI|U2|registers[6][8]~q ) # ((\procI|register_read_addr_B [0])))) # (!\procI|register_read_addr_B [1] & (((\procI|U2|registers[4][8]~q  & !\procI|register_read_addr_B [0]))))

	.dataa(\procI|U2|registers[6][8]~q ),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[4][8]~q ),
	.datad(\procI|register_read_addr_B [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux23~0 .lut_mask = 16'hCCB8;
defparam \procI|U2|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneive_lcell_comb \procI|U2|Mux23~1 (
// Equation(s):
// \procI|U2|Mux23~1_combout  = (\procI|register_read_addr_B [0] & ((\procI|U2|Mux23~0_combout  & ((\procI|U2|registers[7][8]~q ))) # (!\procI|U2|Mux23~0_combout  & (\procI|U2|registers[5][8]~q )))) # (!\procI|register_read_addr_B [0] & 
// (\procI|U2|Mux23~0_combout ))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|U2|Mux23~0_combout ),
	.datac(\procI|U2|registers[5][8]~q ),
	.datad(\procI|U2|registers[7][8]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux23~1 .lut_mask = 16'hEC64;
defparam \procI|U2|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cycloneive_lcell_comb \procI|U2|Mux23~16 (
// Equation(s):
// \procI|U2|Mux23~16_combout  = (\procI|register_read_addr_B [2] & (\procI|register_read_addr_B [3])) # (!\procI|register_read_addr_B [2] & ((\procI|register_read_addr_B [3] & ((\procI|U2|registers[27][8]~q ))) # (!\procI|register_read_addr_B [3] & 
// (\procI|U2|registers[19][8]~q ))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|register_read_addr_B [3]),
	.datac(\procI|U2|registers[19][8]~q ),
	.datad(\procI|U2|registers[27][8]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux23~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux23~16 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux23~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N2
cycloneive_lcell_comb \procI|U2|Mux23~17 (
// Equation(s):
// \procI|U2|Mux23~17_combout  = (\procI|register_read_addr_B [2] & ((\procI|U2|Mux23~16_combout  & ((\procI|U2|registers[31][8]~q ))) # (!\procI|U2|Mux23~16_combout  & (\procI|U2|registers[23][8]~q )))) # (!\procI|register_read_addr_B [2] & 
// (((\procI|U2|Mux23~16_combout ))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|registers[23][8]~q ),
	.datac(\procI|U2|registers[31][8]~q ),
	.datad(\procI|U2|Mux23~16_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux23~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux23~17 .lut_mask = 16'hF588;
defparam \procI|U2|Mux23~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N22
cycloneive_lcell_comb \procI|U2|Mux23~11 (
// Equation(s):
// \procI|U2|Mux23~11_combout  = (\procI|register_read_addr_B [2] & ((\procI|register_read_addr_B [3]) # ((\procI|U2|registers[21][8]~q )))) # (!\procI|register_read_addr_B [2] & (!\procI|register_read_addr_B [3] & (\procI|U2|registers[17][8]~q )))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|register_read_addr_B [3]),
	.datac(\procI|U2|registers[17][8]~q ),
	.datad(\procI|U2|registers[21][8]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux23~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux23~11 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N30
cycloneive_lcell_comb \procI|U2|Mux23~12 (
// Equation(s):
// \procI|U2|Mux23~12_combout  = (\procI|register_read_addr_B [3] & ((\procI|U2|Mux23~11_combout  & (\procI|U2|registers[29][8]~q )) # (!\procI|U2|Mux23~11_combout  & ((\procI|U2|registers[25][8]~q ))))) # (!\procI|register_read_addr_B [3] & 
// (\procI|U2|Mux23~11_combout ))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|Mux23~11_combout ),
	.datac(\procI|U2|registers[29][8]~q ),
	.datad(\procI|U2|registers[25][8]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux23~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux23~12 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N12
cycloneive_lcell_comb \procI|U2|Mux23~13 (
// Equation(s):
// \procI|U2|Mux23~13_combout  = (\procI|register_read_addr_B [2] & (((\procI|U2|registers[20][8]~q ) # (\procI|register_read_addr_B [3])))) # (!\procI|register_read_addr_B [2] & (!\procI|U2|registers[16][8]~q  & ((!\procI|register_read_addr_B [3]))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|registers[16][8]~q ),
	.datac(\procI|U2|registers[20][8]~q ),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux23~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux23~13 .lut_mask = 16'hAAB1;
defparam \procI|U2|Mux23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N6
cycloneive_lcell_comb \procI|U2|Mux23~14 (
// Equation(s):
// \procI|U2|Mux23~14_combout  = (\procI|register_read_addr_B [3] & ((\procI|U2|Mux23~13_combout  & ((\procI|U2|registers[28][8]~q ))) # (!\procI|U2|Mux23~13_combout  & (\procI|U2|registers[24][8]~q )))) # (!\procI|register_read_addr_B [3] & 
// (((\procI|U2|Mux23~13_combout ))))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|registers[24][8]~q ),
	.datac(\procI|U2|registers[28][8]~q ),
	.datad(\procI|U2|Mux23~13_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux23~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux23~14 .lut_mask = 16'hF588;
defparam \procI|U2|Mux23~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cycloneive_lcell_comb \procI|U2|Mux23~15 (
// Equation(s):
// \procI|U2|Mux23~15_combout  = (\procI|register_read_addr_B [1] & (\procI|register_read_addr_B [0])) # (!\procI|register_read_addr_B [1] & ((\procI|register_read_addr_B [0] & (\procI|U2|Mux23~12_combout )) # (!\procI|register_read_addr_B [0] & 
// ((\procI|U2|Mux23~14_combout )))))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|Mux23~12_combout ),
	.datad(\procI|U2|Mux23~14_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux23~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux23~15 .lut_mask = 16'hD9C8;
defparam \procI|U2|Mux23~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneive_lcell_comb \procI|U2|Mux23~9 (
// Equation(s):
// \procI|U2|Mux23~9_combout  = (\procI|register_read_addr_B [3] & ((\procI|U2|registers[26][8]~q ) # ((\procI|register_read_addr_B [2])))) # (!\procI|register_read_addr_B [3] & (((\procI|U2|registers[18][8]~q  & !\procI|register_read_addr_B [2]))))

	.dataa(\procI|U2|registers[26][8]~q ),
	.datab(\procI|register_read_addr_B [3]),
	.datac(\procI|U2|registers[18][8]~q ),
	.datad(\procI|register_read_addr_B [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux23~9 .lut_mask = 16'hCCB8;
defparam \procI|U2|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N4
cycloneive_lcell_comb \procI|U2|Mux23~10 (
// Equation(s):
// \procI|U2|Mux23~10_combout  = (\procI|register_read_addr_B [2] & ((\procI|U2|Mux23~9_combout  & ((\procI|U2|registers[30][8]~q ))) # (!\procI|U2|Mux23~9_combout  & (\procI|U2|registers[22][8]~q )))) # (!\procI|register_read_addr_B [2] & 
// (\procI|U2|Mux23~9_combout ))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|Mux23~9_combout ),
	.datac(\procI|U2|registers[22][8]~q ),
	.datad(\procI|U2|registers[30][8]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux23~10 .lut_mask = 16'hEC64;
defparam \procI|U2|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N2
cycloneive_lcell_comb \procI|U2|Mux23~18 (
// Equation(s):
// \procI|U2|Mux23~18_combout  = (\procI|U2|Mux23~15_combout  & ((\procI|U2|Mux23~17_combout ) # ((!\procI|register_read_addr_B [1])))) # (!\procI|U2|Mux23~15_combout  & (((\procI|register_read_addr_B [1] & \procI|U2|Mux23~10_combout ))))

	.dataa(\procI|U2|Mux23~17_combout ),
	.datab(\procI|U2|Mux23~15_combout ),
	.datac(\procI|register_read_addr_B [1]),
	.datad(\procI|U2|Mux23~10_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux23~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux23~18 .lut_mask = 16'hBC8C;
defparam \procI|U2|Mux23~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N28
cycloneive_lcell_comb \procI|U2|Mux23~19 (
// Equation(s):
// \procI|U2|Mux23~19_combout  = (\procI|U2|Mux23~8_combout  & (((\procI|U2|Mux23~18_combout ) # (!\procI|U2|data_out_B[5]~0_combout )))) # (!\procI|U2|Mux23~8_combout  & (\procI|U2|Mux23~1_combout  & (\procI|U2|data_out_B[5]~0_combout )))

	.dataa(\procI|U2|Mux23~8_combout ),
	.datab(\procI|U2|Mux23~1_combout ),
	.datac(\procI|U2|data_out_B[5]~0_combout ),
	.datad(\procI|U2|Mux23~18_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux23~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux23~19 .lut_mask = 16'hEA4A;
defparam \procI|U2|Mux23~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneive_lcell_comb \procI|U2|Mux23~20 (
// Equation(s):
// \procI|U2|Mux23~20_combout  = (\procI|U2|Mux23~19_combout  & ((\procI|register_read_addr_B [4]) # (\procI|U2|data_out_B[5]~4_combout )))

	.dataa(gnd),
	.datab(\procI|register_read_addr_B [4]),
	.datac(\procI|U2|Mux23~19_combout ),
	.datad(\procI|U2|data_out_B[5]~4_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux23~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux23~20 .lut_mask = 16'hF0C0;
defparam \procI|U2|Mux23~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N29
dffeas \procI|U2|data_out_B[8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux23~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_B [8]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_B[8] .is_wysiwyg = "true";
defparam \procI|U2|data_out_B[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N12
cycloneive_lcell_comb \procI|Mux7~0 (
// Equation(s):
// \procI|Mux7~0_combout  = (\procI|opcode_2 [2] & (\procI|U2|data_out_B [8])) # (!\procI|opcode_2 [2] & ((\procI|B [8])))

	.dataa(gnd),
	.datab(\procI|U2|data_out_B [8]),
	.datac(\procI|opcode_2 [2]),
	.datad(\procI|B [8]),
	.cin(gnd),
	.combout(\procI|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux7~0 .lut_mask = 16'hCFC0;
defparam \procI|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N13
dffeas \procI|dAddr[8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|dAddr[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dAddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dAddr[8] .is_wysiwyg = "true";
defparam \procI|dAddr[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y25_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode423w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode461w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [7]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y31_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [7]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneive_lcell_comb \procI|Mux135~8 (
// Equation(s):
// \procI|Mux135~8_combout  = (\procI|register_data_in[5]~3_combout  & ((\procI|register_data_in[5]~4_combout ) # ((\procI|U1|Add3~14_combout )))) # (!\procI|register_data_in[5]~3_combout  & 
// (((\dataMemI|altsyncram_component|auto_generated|ram_block1a23~portadataout )) # (!\procI|register_data_in[5]~4_combout )))

	.dataa(\procI|register_data_in[5]~3_combout ),
	.datab(\procI|register_data_in[5]~4_combout ),
	.datac(\dataMemI|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datad(\procI|U1|Add3~14_combout ),
	.cin(gnd),
	.combout(\procI|Mux135~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux135~8 .lut_mask = 16'hFBD9;
defparam \procI|Mux135~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y30_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [7]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneive_lcell_comb \procI|Mux135~9 (
// Equation(s):
// \procI|Mux135~9_combout  = (\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & (((\dataMemI|altsyncram_component|auto_generated|ram_block1a55~portadataout ) # (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & (\procI|Mux135~8_combout  & (\dataMemI|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\procI|Mux135~8_combout ),
	.datab(\dataMemI|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\dataMemI|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.cin(gnd),
	.combout(\procI|Mux135~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux135~9 .lut_mask = 16'hEC2C;
defparam \procI|Mux135~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y29_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [7]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneive_lcell_comb \procI|Mux135~7 (
// Equation(s):
// \procI|Mux135~7_combout  = (\procI|register_data_in[5]~3_combout ) # ((\procI|register_data_in[5]~4_combout  & (\dataMemI|altsyncram_component|auto_generated|ram_block1a39~portadataout )) # (!\procI|register_data_in[5]~4_combout  & 
// ((\procI|U1|Add2~14_combout ))))

	.dataa(\dataMemI|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datab(\procI|register_data_in[5]~4_combout ),
	.datac(\procI|U1|Add2~14_combout ),
	.datad(\procI|register_data_in[5]~3_combout ),
	.cin(gnd),
	.combout(\procI|Mux135~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux135~7 .lut_mask = 16'hFFB8;
defparam \procI|Mux135~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneive_lcell_comb \procI|Mux135~10 (
// Equation(s):
// \procI|Mux135~10_combout  = (\procI|Mux135~9_combout  & (((\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]) # (\procI|Mux135~7_combout )))) # (!\procI|Mux135~9_combout  & 
// (\dataMemI|altsyncram_component|auto_generated|ram_block1a7~portadataout  & (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\dataMemI|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datab(\procI|Mux135~9_combout ),
	.datac(\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\procI|Mux135~7_combout ),
	.cin(gnd),
	.combout(\procI|Mux135~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux135~10 .lut_mask = 16'hCEC2;
defparam \procI|Mux135~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N12
cycloneive_lcell_comb \procI|Mux135~3 (
// Equation(s):
// \procI|Mux135~3_combout  = (!\procI|I [0] & ((\procI|I [2] & ((\procI|A [6]))) # (!\procI|I [2] & (\procI|U1|Add1~14_combout ))))

	.dataa(\procI|U1|Add1~14_combout ),
	.datab(\procI|A [6]),
	.datac(\procI|I [2]),
	.datad(\procI|I [0]),
	.cin(gnd),
	.combout(\procI|Mux135~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux135~3 .lut_mask = 16'h00CA;
defparam \procI|Mux135~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N22
cycloneive_lcell_comb \procI|Mux135~4 (
// Equation(s):
// \procI|Mux135~4_combout  = (\procI|Mux135~3_combout ) # ((\procI|I [0] & (!\procI|I [2] & \procI|U1|Add0~14_combout )))

	.dataa(\procI|Mux135~3_combout ),
	.datab(\procI|I [0]),
	.datac(\procI|I [2]),
	.datad(\procI|U1|Add0~14_combout ),
	.cin(gnd),
	.combout(\procI|Mux135~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux135~4 .lut_mask = 16'hAEAA;
defparam \procI|Mux135~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \procI|Mux135~5 (
// Equation(s):
// \procI|Mux135~5_combout  = (\procI|register_data_in[5]~7_combout  & (\procI|B [7])) # (!\procI|register_data_in[5]~7_combout  & ((\procI|A [8])))

	.dataa(\procI|register_data_in[5]~7_combout ),
	.datab(gnd),
	.datac(\procI|B [7]),
	.datad(\procI|A [8]),
	.cin(gnd),
	.combout(\procI|Mux135~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux135~5 .lut_mask = 16'hF5A0;
defparam \procI|Mux135~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \procI|Mux135~6 (
// Equation(s):
// \procI|Mux135~6_combout  = (\procI|I [3] & (((!\procI|I [1] & \procI|Mux135~5_combout )))) # (!\procI|I [3] & (\procI|Mux135~4_combout ))

	.dataa(\procI|Mux135~4_combout ),
	.datab(\procI|I [1]),
	.datac(\procI|I [3]),
	.datad(\procI|Mux135~5_combout ),
	.cin(gnd),
	.combout(\procI|Mux135~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux135~6 .lut_mask = 16'h3A0A;
defparam \procI|Mux135~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneive_lcell_comb \procI|Mux135~11 (
// Equation(s):
// \procI|Mux135~11_combout  = (\procI|register_data_in[5]~3_combout  & ((\procI|Mux135~6_combout ))) # (!\procI|register_data_in[5]~3_combout  & (\procI|Mux135~10_combout ))

	.dataa(\procI|register_data_in[5]~3_combout ),
	.datab(\procI|Mux135~10_combout ),
	.datac(\procI|Mux135~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|Mux135~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux135~11 .lut_mask = 16'hE4E4;
defparam \procI|Mux135~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneive_lcell_comb \procI|Mux135~12 (
// Equation(s):
// \procI|Mux135~12_combout  = (\procI|register_data_in[5]~6_combout  & ((\procI|register_data_in[5]~4_combout  & ((\procI|Mux135~11_combout ))) # (!\procI|register_data_in[5]~4_combout  & (\procI|Mux135~2_combout ))))

	.dataa(\procI|Mux135~2_combout ),
	.datab(\procI|Mux135~11_combout ),
	.datac(\procI|register_data_in[5]~4_combout ),
	.datad(\procI|register_data_in[5]~6_combout ),
	.cin(gnd),
	.combout(\procI|Mux135~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux135~12 .lut_mask = 16'hCA00;
defparam \procI|Mux135~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N9
dffeas \procI|register_data_in[7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux135~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|register_write_addr[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_data_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_data_in[7] .is_wysiwyg = "true";
defparam \procI|register_data_in[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N22
cycloneive_lcell_comb \procI|U2|registers~49 (
// Equation(s):
// \procI|U2|registers~49_combout  = (!\rstN~q  & \procI|register_data_in [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstN~q ),
	.datad(\procI|register_data_in [7]),
	.cin(gnd),
	.combout(\procI|U2|registers~49_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~49 .lut_mask = 16'h0F00;
defparam \procI|U2|registers~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N17
dffeas \procI|U2|registers[13][7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[13][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[13][7] .is_wysiwyg = "true";
defparam \procI|U2|registers[13][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N4
cycloneive_lcell_comb \procI|U2|Mux8~0 (
// Equation(s):
// \procI|U2|Mux8~0_combout  = (\procI|register_read_addr_A [0] & (((\procI|U2|registers[9][7]~q ) # (\procI|register_read_addr_A [1])))) # (!\procI|register_read_addr_A [0] & (\procI|U2|registers[8][7]~q  & ((!\procI|register_read_addr_A [1]))))

	.dataa(\procI|U2|registers[8][7]~q ),
	.datab(\procI|register_read_addr_A [0]),
	.datac(\procI|U2|registers[9][7]~q ),
	.datad(\procI|register_read_addr_A [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux8~0 .lut_mask = 16'hCCE2;
defparam \procI|U2|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N26
cycloneive_lcell_comb \procI|U2|Mux8~1 (
// Equation(s):
// \procI|U2|Mux8~1_combout  = (\procI|U2|Mux8~0_combout  & ((\procI|U2|registers[11][7]~q ) # ((!\procI|register_read_addr_A [1])))) # (!\procI|U2|Mux8~0_combout  & (((\procI|U2|registers[10][7]~q  & \procI|register_read_addr_A [1]))))

	.dataa(\procI|U2|registers[11][7]~q ),
	.datab(\procI|U2|Mux8~0_combout ),
	.datac(\procI|U2|registers[10][7]~q ),
	.datad(\procI|register_read_addr_A [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux8~1 .lut_mask = 16'hB8CC;
defparam \procI|U2|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneive_lcell_comb \procI|U2|Mux8~2 (
// Equation(s):
// \procI|U2|Mux8~2_combout  = (\procI|U2|data_out_A[15]~2_combout  & (((\procI|U2|data_out_A[15]~1_combout )))) # (!\procI|U2|data_out_A[15]~2_combout  & ((\procI|U2|data_out_A[15]~1_combout  & (\procI|U2|Mux8~1_combout )) # 
// (!\procI|U2|data_out_A[15]~1_combout  & ((\procI|U2|registers[12][7]~q )))))

	.dataa(\procI|U2|data_out_A[15]~2_combout ),
	.datab(\procI|U2|Mux8~1_combout ),
	.datac(\procI|U2|data_out_A[15]~1_combout ),
	.datad(\procI|U2|registers[12][7]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux8~2 .lut_mask = 16'hE5E0;
defparam \procI|U2|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneive_lcell_comb \procI|U2|Mux8~3 (
// Equation(s):
// \procI|U2|Mux8~3_combout  = (\procI|U2|data_out_A[15]~2_combout  & ((\procI|U2|Mux8~2_combout  & ((\procI|U2|registers[15][7]~q ))) # (!\procI|U2|Mux8~2_combout  & (\procI|U2|registers[13][7]~q )))) # (!\procI|U2|data_out_A[15]~2_combout  & 
// (((\procI|U2|Mux8~2_combout ))))

	.dataa(\procI|U2|data_out_A[15]~2_combout ),
	.datab(\procI|U2|registers[13][7]~q ),
	.datac(\procI|U2|registers[15][7]~q ),
	.datad(\procI|U2|Mux8~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux8~3 .lut_mask = 16'hF588;
defparam \procI|U2|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneive_lcell_comb \procI|U2|Mux8~4 (
// Equation(s):
// \procI|U2|Mux8~4_combout  = (\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1]) # ((\procI|U2|registers[5][7]~q )))) # (!\procI|register_read_addr_A [0] & (!\procI|register_read_addr_A [1] & ((\procI|U2|registers[4][7]~q ))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[5][7]~q ),
	.datad(\procI|U2|registers[4][7]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux8~4 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneive_lcell_comb \procI|U2|Mux8~5 (
// Equation(s):
// \procI|U2|Mux8~5_combout  = (\procI|register_read_addr_A [1] & ((\procI|U2|Mux8~4_combout  & (\procI|U2|registers[7][7]~q )) # (!\procI|U2|Mux8~4_combout  & ((\procI|U2|registers[6][7]~q ))))) # (!\procI|register_read_addr_A [1] & 
// (((\procI|U2|Mux8~4_combout ))))

	.dataa(\procI|register_read_addr_A [1]),
	.datab(\procI|U2|registers[7][7]~q ),
	.datac(\procI|U2|registers[6][7]~q ),
	.datad(\procI|U2|Mux8~4_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux8~5 .lut_mask = 16'hDDA0;
defparam \procI|U2|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N20
cycloneive_lcell_comb \procI|U2|Mux8~6 (
// Equation(s):
// \procI|U2|Mux8~6_combout  = (\procI|register_read_addr_A [1] & (((\procI|U2|registers[2][7]~q ) # (\procI|register_read_addr_A [0])))) # (!\procI|register_read_addr_A [1] & (\procI|U2|registers[0][7]~q  & ((!\procI|register_read_addr_A [0]))))

	.dataa(\procI|U2|registers[0][7]~q ),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[2][7]~q ),
	.datad(\procI|register_read_addr_A [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux8~6 .lut_mask = 16'hCCE2;
defparam \procI|U2|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneive_lcell_comb \procI|U2|Mux8~7 (
// Equation(s):
// \procI|U2|Mux8~7_combout  = (\procI|register_read_addr_A [0] & ((\procI|U2|Mux8~6_combout  & ((\procI|U2|registers[3][7]~q ))) # (!\procI|U2|Mux8~6_combout  & (\procI|U2|registers[1][7]~q )))) # (!\procI|register_read_addr_A [0] & 
// (\procI|U2|Mux8~6_combout ))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|U2|Mux8~6_combout ),
	.datac(\procI|U2|registers[1][7]~q ),
	.datad(\procI|U2|registers[3][7]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux8~7 .lut_mask = 16'hEC64;
defparam \procI|U2|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cycloneive_lcell_comb \procI|U2|Mux8~8 (
// Equation(s):
// \procI|U2|Mux8~8_combout  = (\procI|U2|data_out_A[15]~3_combout  & (((\procI|U2|data_out_A[15]~0_combout )))) # (!\procI|U2|data_out_A[15]~3_combout  & ((\procI|U2|data_out_A[15]~0_combout  & (\procI|U2|Mux8~5_combout )) # 
// (!\procI|U2|data_out_A[15]~0_combout  & ((\procI|U2|Mux8~7_combout )))))

	.dataa(\procI|U2|Mux8~5_combout ),
	.datab(\procI|U2|data_out_A[15]~3_combout ),
	.datac(\procI|U2|Mux8~7_combout ),
	.datad(\procI|U2|data_out_A[15]~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux8~8 .lut_mask = 16'hEE30;
defparam \procI|U2|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
cycloneive_lcell_comb \procI|U2|Mux8~9 (
// Equation(s):
// \procI|U2|Mux8~9_combout  = (\procI|register_read_addr_A [2] & (((\procI|U2|registers[21][7]~q ) # (\procI|register_read_addr_A [3])))) # (!\procI|register_read_addr_A [2] & (\procI|U2|registers[17][7]~q  & ((!\procI|register_read_addr_A [3]))))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|U2|registers[17][7]~q ),
	.datac(\procI|U2|registers[21][7]~q ),
	.datad(\procI|register_read_addr_A [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux8~9 .lut_mask = 16'hAAE4;
defparam \procI|U2|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N10
cycloneive_lcell_comb \procI|U2|Mux8~10 (
// Equation(s):
// \procI|U2|Mux8~10_combout  = (\procI|U2|Mux8~9_combout  & (((\procI|U2|registers[29][7]~q ) # (!\procI|register_read_addr_A [3])))) # (!\procI|U2|Mux8~9_combout  & (\procI|U2|registers[25][7]~q  & ((\procI|register_read_addr_A [3]))))

	.dataa(\procI|U2|Mux8~9_combout ),
	.datab(\procI|U2|registers[25][7]~q ),
	.datac(\procI|U2|registers[29][7]~q ),
	.datad(\procI|register_read_addr_A [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux8~10 .lut_mask = 16'hE4AA;
defparam \procI|U2|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N26
cycloneive_lcell_comb \procI|U2|Mux8~13 (
// Equation(s):
// \procI|U2|Mux8~13_combout  = (\procI|register_read_addr_A [2] & ((\procI|U2|registers[20][7]~q ) # ((\procI|register_read_addr_A [3])))) # (!\procI|register_read_addr_A [2] & (((!\procI|register_read_addr_A [3] & !\procI|U2|registers[16][7]~q ))))

	.dataa(\procI|U2|registers[20][7]~q ),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|register_read_addr_A [3]),
	.datad(\procI|U2|registers[16][7]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux8~13 .lut_mask = 16'hC8CB;
defparam \procI|U2|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N8
cycloneive_lcell_comb \procI|U2|Mux8~14 (
// Equation(s):
// \procI|U2|Mux8~14_combout  = (\procI|register_read_addr_A [3] & ((\procI|U2|Mux8~13_combout  & (\procI|U2|registers[28][7]~q )) # (!\procI|U2|Mux8~13_combout  & ((\procI|U2|registers[24][7]~q ))))) # (!\procI|register_read_addr_A [3] & 
// (((\procI|U2|Mux8~13_combout ))))

	.dataa(\procI|U2|registers[28][7]~q ),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[24][7]~q ),
	.datad(\procI|U2|Mux8~13_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux8~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux8~14 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N14
cycloneive_lcell_comb \procI|U2|Mux8~11 (
// Equation(s):
// \procI|U2|Mux8~11_combout  = (\procI|register_read_addr_A [3] & ((\procI|register_read_addr_A [2]) # ((\procI|U2|registers[26][7]~q )))) # (!\procI|register_read_addr_A [3] & (!\procI|register_read_addr_A [2] & ((\procI|U2|registers[18][7]~q ))))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[26][7]~q ),
	.datad(\procI|U2|registers[18][7]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux8~11 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N0
cycloneive_lcell_comb \procI|U2|Mux8~12 (
// Equation(s):
// \procI|U2|Mux8~12_combout  = (\procI|register_read_addr_A [2] & ((\procI|U2|Mux8~11_combout  & ((\procI|U2|registers[30][7]~q ))) # (!\procI|U2|Mux8~11_combout  & (\procI|U2|registers[22][7]~q )))) # (!\procI|register_read_addr_A [2] & 
// (\procI|U2|Mux8~11_combout ))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|U2|Mux8~11_combout ),
	.datac(\procI|U2|registers[22][7]~q ),
	.datad(\procI|U2|registers[30][7]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux8~12 .lut_mask = 16'hEC64;
defparam \procI|U2|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N6
cycloneive_lcell_comb \procI|U2|Mux8~15 (
// Equation(s):
// \procI|U2|Mux8~15_combout  = (\procI|register_read_addr_A [0] & (((\procI|register_read_addr_A [1])))) # (!\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1] & ((\procI|U2|Mux8~12_combout ))) # (!\procI|register_read_addr_A [1] & 
// (\procI|U2|Mux8~14_combout ))))

	.dataa(\procI|U2|Mux8~14_combout ),
	.datab(\procI|register_read_addr_A [0]),
	.datac(\procI|register_read_addr_A [1]),
	.datad(\procI|U2|Mux8~12_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux8~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux8~15 .lut_mask = 16'hF2C2;
defparam \procI|U2|Mux8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneive_lcell_comb \procI|U2|Mux8~16 (
// Equation(s):
// \procI|U2|Mux8~16_combout  = (\procI|register_read_addr_A [2] & (\procI|register_read_addr_A [3])) # (!\procI|register_read_addr_A [2] & ((\procI|register_read_addr_A [3] & (\procI|U2|registers[27][7]~q )) # (!\procI|register_read_addr_A [3] & 
// ((\procI|U2|registers[19][7]~q )))))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[27][7]~q ),
	.datad(\procI|U2|registers[19][7]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux8~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux8~16 .lut_mask = 16'hD9C8;
defparam \procI|U2|Mux8~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cycloneive_lcell_comb \procI|U2|Mux8~17 (
// Equation(s):
// \procI|U2|Mux8~17_combout  = (\procI|register_read_addr_A [2] & ((\procI|U2|Mux8~16_combout  & (\procI|U2|registers[31][7]~q )) # (!\procI|U2|Mux8~16_combout  & ((\procI|U2|registers[23][7]~q ))))) # (!\procI|register_read_addr_A [2] & 
// (((\procI|U2|Mux8~16_combout ))))

	.dataa(\procI|U2|registers[31][7]~q ),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[23][7]~q ),
	.datad(\procI|U2|Mux8~16_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux8~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux8~17 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux8~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cycloneive_lcell_comb \procI|U2|Mux8~18 (
// Equation(s):
// \procI|U2|Mux8~18_combout  = (\procI|U2|Mux8~15_combout  & (((\procI|U2|Mux8~17_combout ) # (!\procI|register_read_addr_A [0])))) # (!\procI|U2|Mux8~15_combout  & (\procI|U2|Mux8~10_combout  & (\procI|register_read_addr_A [0])))

	.dataa(\procI|U2|Mux8~10_combout ),
	.datab(\procI|U2|Mux8~15_combout ),
	.datac(\procI|register_read_addr_A [0]),
	.datad(\procI|U2|Mux8~17_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux8~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux8~18 .lut_mask = 16'hEC2C;
defparam \procI|U2|Mux8~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N22
cycloneive_lcell_comb \procI|U2|Mux8~19 (
// Equation(s):
// \procI|U2|Mux8~19_combout  = (\procI|U2|Mux8~8_combout  & (((\procI|U2|Mux8~18_combout ) # (!\procI|U2|data_out_A[15]~3_combout )))) # (!\procI|U2|Mux8~8_combout  & (\procI|U2|Mux8~3_combout  & (\procI|U2|data_out_A[15]~3_combout )))

	.dataa(\procI|U2|Mux8~3_combout ),
	.datab(\procI|U2|Mux8~8_combout ),
	.datac(\procI|U2|data_out_A[15]~3_combout ),
	.datad(\procI|U2|Mux8~18_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux8~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux8~19 .lut_mask = 16'hEC2C;
defparam \procI|U2|Mux8~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cycloneive_lcell_comb \procI|U2|Mux8~20 (
// Equation(s):
// \procI|U2|Mux8~20_combout  = (\procI|U2|Mux8~19_combout  & ((\procI|U2|data_out_A[15]~4_combout ) # (\procI|register_read_addr_A [4])))

	.dataa(\procI|U2|data_out_A[15]~4_combout ),
	.datab(\procI|register_read_addr_A [4]),
	.datac(gnd),
	.datad(\procI|U2|Mux8~19_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux8~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux8~20 .lut_mask = 16'hEE00;
defparam \procI|U2|Mux8~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N3
dffeas \procI|U2|data_out_A[7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux8~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_A[7] .is_wysiwyg = "true";
defparam \procI|U2|data_out_A[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N31
dffeas \procI|A[7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_A [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A[7] .is_wysiwyg = "true";
defparam \procI|A[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \procI|Mux136~4 (
// Equation(s):
// \procI|Mux136~4_combout  = (\procI|register_data_in[5]~7_combout  & (\procI|B [6])) # (!\procI|register_data_in[5]~7_combout  & ((\procI|A [7])))

	.dataa(\procI|register_data_in[5]~7_combout ),
	.datab(\procI|B [6]),
	.datac(\procI|A [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|Mux136~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux136~4 .lut_mask = 16'hD8D8;
defparam \procI|Mux136~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneive_lcell_comb \procI|Mux136~7 (
// Equation(s):
// \procI|Mux136~7_combout  = (\procI|I [3] & (!\procI|I [1] & ((\procI|Mux136~4_combout )))) # (!\procI|I [3] & (((\procI|Mux136~6_combout ))))

	.dataa(\procI|I [1]),
	.datab(\procI|Mux136~6_combout ),
	.datac(\procI|I [3]),
	.datad(\procI|Mux136~4_combout ),
	.cin(gnd),
	.combout(\procI|Mux136~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux136~7 .lut_mask = 16'h5C0C;
defparam \procI|Mux136~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \procI|Mux136~8 (
// Equation(s):
// \procI|Mux136~8_combout  = (\procI|register_data_in[5]~4_combout  & (\procI|Mux136~7_combout )) # (!\procI|register_data_in[5]~4_combout  & ((\procI|U1|Add3~12_combout )))

	.dataa(\procI|Mux136~7_combout ),
	.datab(\procI|register_data_in[5]~4_combout ),
	.datac(gnd),
	.datad(\procI|U1|Add3~12_combout ),
	.cin(gnd),
	.combout(\procI|Mux136~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux136~8 .lut_mask = 16'hBB88;
defparam \procI|Mux136~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N11
dffeas \procI|dDataO[6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|A [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|Mux0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dDataO [6]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dDataO[6] .is_wysiwyg = "true";
defparam \procI|dDataO[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y32_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [6]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y16_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode423w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode461w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [6]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y20_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [6]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y32_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [6]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \procI|Mux136~1 (
// Equation(s):
// \procI|Mux136~1_combout  = (\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & ((\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & (\dataMemI|altsyncram_component|auto_generated|ram_block1a54~portadataout )) # 
// (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMemI|altsyncram_component|auto_generated|ram_block1a22~portadataout ))))) # (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\dataMemI|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\dataMemI|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datab(\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\dataMemI|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(\dataMemI|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\procI|Mux136~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux136~1 .lut_mask = 16'hBBC0;
defparam \procI|Mux136~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneive_lcell_comb \procI|Mux136~2 (
// Equation(s):
// \procI|Mux136~2_combout  = (\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & ((\procI|Mux136~1_combout ))) # (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\dataMemI|altsyncram_component|auto_generated|ram_block1a6~portadataout  & !\procI|Mux136~1_combout ))

	.dataa(\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\dataMemI|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(gnd),
	.datad(\procI|Mux136~1_combout ),
	.cin(gnd),
	.combout(\procI|Mux136~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux136~2 .lut_mask = 16'hAA44;
defparam \procI|Mux136~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \procI|Mux136~3 (
// Equation(s):
// \procI|Mux136~3_combout  = ((\procI|Mux136~2_combout ) # ((\dataMemI|altsyncram_component|auto_generated|ram_block1a38~portadataout  & \procI|Mux136~1_combout ))) # (!\procI|register_data_in[5]~4_combout )

	.dataa(\dataMemI|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datab(\procI|register_data_in[5]~4_combout ),
	.datac(\procI|Mux136~2_combout ),
	.datad(\procI|Mux136~1_combout ),
	.cin(gnd),
	.combout(\procI|Mux136~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux136~3 .lut_mask = 16'hFBF3;
defparam \procI|Mux136~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \procI|Mux136~9 (
// Equation(s):
// \procI|Mux136~9_combout  = (\procI|Mux136~0_combout  & ((\procI|register_data_in[5]~3_combout  & (\procI|Mux136~8_combout )) # (!\procI|register_data_in[5]~3_combout  & ((\procI|Mux136~3_combout )))))

	.dataa(\procI|register_data_in[5]~3_combout ),
	.datab(\procI|Mux136~0_combout ),
	.datac(\procI|Mux136~8_combout ),
	.datad(\procI|Mux136~3_combout ),
	.cin(gnd),
	.combout(\procI|Mux136~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux136~9 .lut_mask = 16'hC480;
defparam \procI|Mux136~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N27
dffeas \procI|register_data_in[6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux136~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|register_write_addr[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_data_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_data_in[6] .is_wysiwyg = "true";
defparam \procI|register_data_in[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N20
cycloneive_lcell_comb \procI|U2|registers~47 (
// Equation(s):
// \procI|U2|registers~47_combout  = (!\rstN~q  & \procI|register_data_in [6])

	.dataa(\rstN~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|register_data_in [6]),
	.cin(gnd),
	.combout(\procI|U2|registers~47_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~47 .lut_mask = 16'h5500;
defparam \procI|U2|registers~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N31
dffeas \procI|U2|registers[12][6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[12][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[12][6] .is_wysiwyg = "true";
defparam \procI|U2|registers[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N20
cycloneive_lcell_comb \procI|U2|Mux9~4 (
// Equation(s):
// \procI|U2|Mux9~4_combout  = (\procI|U2|data_out_A[15]~1_combout  & (((\procI|U2|data_out_A[15]~2_combout )))) # (!\procI|U2|data_out_A[15]~1_combout  & ((\procI|U2|data_out_A[15]~2_combout  & ((\procI|U2|registers[13][6]~q ))) # 
// (!\procI|U2|data_out_A[15]~2_combout  & (\procI|U2|registers[12][6]~q ))))

	.dataa(\procI|U2|data_out_A[15]~1_combout ),
	.datab(\procI|U2|registers[12][6]~q ),
	.datac(\procI|U2|registers[13][6]~q ),
	.datad(\procI|U2|data_out_A[15]~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux9~4 .lut_mask = 16'hFA44;
defparam \procI|U2|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N14
cycloneive_lcell_comb \procI|U2|Mux9~2 (
// Equation(s):
// \procI|U2|Mux9~2_combout  = (\procI|register_read_addr_A [0] & (((\procI|register_read_addr_A [1])))) # (!\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1] & ((\procI|U2|registers[10][6]~q ))) # (!\procI|register_read_addr_A [1] & 
// (\procI|U2|registers[8][6]~q ))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|U2|registers[8][6]~q ),
	.datac(\procI|U2|registers[10][6]~q ),
	.datad(\procI|register_read_addr_A [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux9~2 .lut_mask = 16'hFA44;
defparam \procI|U2|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
cycloneive_lcell_comb \procI|U2|Mux9~3 (
// Equation(s):
// \procI|U2|Mux9~3_combout  = (\procI|U2|Mux9~2_combout  & (((\procI|U2|registers[11][6]~q )) # (!\procI|register_read_addr_A [0]))) # (!\procI|U2|Mux9~2_combout  & (\procI|register_read_addr_A [0] & ((\procI|U2|registers[9][6]~q ))))

	.dataa(\procI|U2|Mux9~2_combout ),
	.datab(\procI|register_read_addr_A [0]),
	.datac(\procI|U2|registers[11][6]~q ),
	.datad(\procI|U2|registers[9][6]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux9~3 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cycloneive_lcell_comb \procI|U2|Mux9~5 (
// Equation(s):
// \procI|U2|Mux9~5_combout  = (\procI|U2|Mux9~4_combout  & ((\procI|U2|registers[15][6]~q ) # ((!\procI|U2|data_out_A[15]~1_combout )))) # (!\procI|U2|Mux9~4_combout  & (((\procI|U2|Mux9~3_combout  & \procI|U2|data_out_A[15]~1_combout ))))

	.dataa(\procI|U2|Mux9~4_combout ),
	.datab(\procI|U2|registers[15][6]~q ),
	.datac(\procI|U2|Mux9~3_combout ),
	.datad(\procI|U2|data_out_A[15]~1_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux9~5 .lut_mask = 16'hD8AA;
defparam \procI|U2|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N10
cycloneive_lcell_comb \procI|U2|Mux9~6 (
// Equation(s):
// \procI|U2|Mux9~6_combout  = (\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1]) # ((\procI|U2|registers[1][6]~q )))) # (!\procI|register_read_addr_A [0] & (!\procI|register_read_addr_A [1] & ((\procI|U2|registers[0][6]~q ))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[1][6]~q ),
	.datad(\procI|U2|registers[0][6]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux9~6 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N14
cycloneive_lcell_comb \procI|U2|Mux9~7 (
// Equation(s):
// \procI|U2|Mux9~7_combout  = (\procI|register_read_addr_A [1] & ((\procI|U2|Mux9~6_combout  & (\procI|U2|registers[3][6]~q )) # (!\procI|U2|Mux9~6_combout  & ((\procI|U2|registers[2][6]~q ))))) # (!\procI|register_read_addr_A [1] & 
// (((\procI|U2|Mux9~6_combout ))))

	.dataa(\procI|U2|registers[3][6]~q ),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[2][6]~q ),
	.datad(\procI|U2|Mux9~6_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux9~7 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cycloneive_lcell_comb \procI|U2|Mux9~8 (
// Equation(s):
// \procI|U2|Mux9~8_combout  = (\procI|U2|data_out_A[15]~3_combout  & ((\procI|U2|Mux9~5_combout ) # ((\procI|U2|data_out_A[15]~0_combout )))) # (!\procI|U2|data_out_A[15]~3_combout  & (((\procI|U2|Mux9~7_combout  & !\procI|U2|data_out_A[15]~0_combout ))))

	.dataa(\procI|U2|Mux9~5_combout ),
	.datab(\procI|U2|Mux9~7_combout ),
	.datac(\procI|U2|data_out_A[15]~3_combout ),
	.datad(\procI|U2|data_out_A[15]~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux9~8 .lut_mask = 16'hF0AC;
defparam \procI|U2|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N2
cycloneive_lcell_comb \procI|U2|Mux9~0 (
// Equation(s):
// \procI|U2|Mux9~0_combout  = (\procI|register_read_addr_A [1] & ((\procI|register_read_addr_A [0]) # ((\procI|U2|registers[6][6]~q )))) # (!\procI|register_read_addr_A [1] & (!\procI|register_read_addr_A [0] & ((\procI|U2|registers[4][6]~q ))))

	.dataa(\procI|register_read_addr_A [1]),
	.datab(\procI|register_read_addr_A [0]),
	.datac(\procI|U2|registers[6][6]~q ),
	.datad(\procI|U2|registers[4][6]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux9~0 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N26
cycloneive_lcell_comb \procI|U2|Mux9~1 (
// Equation(s):
// \procI|U2|Mux9~1_combout  = (\procI|register_read_addr_A [0] & ((\procI|U2|Mux9~0_combout  & ((\procI|U2|registers[7][6]~q ))) # (!\procI|U2|Mux9~0_combout  & (\procI|U2|registers[5][6]~q )))) # (!\procI|register_read_addr_A [0] & 
// (((\procI|U2|Mux9~0_combout ))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|U2|registers[5][6]~q ),
	.datac(\procI|U2|registers[7][6]~q ),
	.datad(\procI|U2|Mux9~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux9~1 .lut_mask = 16'hF588;
defparam \procI|U2|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneive_lcell_comb \procI|U2|Mux9~16 (
// Equation(s):
// \procI|U2|Mux9~16_combout  = (\procI|register_read_addr_A [3] & (((\procI|U2|registers[27][6]~q ) # (\procI|register_read_addr_A [2])))) # (!\procI|register_read_addr_A [3] & (\procI|U2|registers[19][6]~q  & ((!\procI|register_read_addr_A [2]))))

	.dataa(\procI|U2|registers[19][6]~q ),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[27][6]~q ),
	.datad(\procI|register_read_addr_A [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux9~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux9~16 .lut_mask = 16'hCCE2;
defparam \procI|U2|Mux9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N4
cycloneive_lcell_comb \procI|U2|Mux9~17 (
// Equation(s):
// \procI|U2|Mux9~17_combout  = (\procI|U2|Mux9~16_combout  & (((\procI|U2|registers[31][6]~q )) # (!\procI|register_read_addr_A [2]))) # (!\procI|U2|Mux9~16_combout  & (\procI|register_read_addr_A [2] & (\procI|U2|registers[23][6]~q )))

	.dataa(\procI|U2|Mux9~16_combout ),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[23][6]~q ),
	.datad(\procI|U2|registers[31][6]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux9~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux9~17 .lut_mask = 16'hEA62;
defparam \procI|U2|Mux9~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N20
cycloneive_lcell_comb \procI|U2|Mux9~13 (
// Equation(s):
// \procI|U2|Mux9~13_combout  = (\procI|register_read_addr_A [3] & (\procI|register_read_addr_A [2])) # (!\procI|register_read_addr_A [3] & ((\procI|register_read_addr_A [2] & ((\procI|U2|registers[20][6]~q ))) # (!\procI|register_read_addr_A [2] & 
// (!\procI|U2|registers[16][6]~q ))))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[16][6]~q ),
	.datad(\procI|U2|registers[20][6]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux9~13 .lut_mask = 16'hCD89;
defparam \procI|U2|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N20
cycloneive_lcell_comb \procI|U2|Mux9~14 (
// Equation(s):
// \procI|U2|Mux9~14_combout  = (\procI|register_read_addr_A [3] & ((\procI|U2|Mux9~13_combout  & (\procI|U2|registers[28][6]~q )) # (!\procI|U2|Mux9~13_combout  & ((\procI|U2|registers[24][6]~q ))))) # (!\procI|register_read_addr_A [3] & 
// (((\procI|U2|Mux9~13_combout ))))

	.dataa(\procI|U2|registers[28][6]~q ),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[24][6]~q ),
	.datad(\procI|U2|Mux9~13_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux9~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux9~14 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N4
cycloneive_lcell_comb \procI|U2|Mux9~11 (
// Equation(s):
// \procI|U2|Mux9~11_combout  = (\procI|register_read_addr_A [2] & ((\procI|register_read_addr_A [3]) # ((\procI|U2|registers[21][6]~q )))) # (!\procI|register_read_addr_A [2] & (!\procI|register_read_addr_A [3] & ((\procI|U2|registers[17][6]~q ))))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[21][6]~q ),
	.datad(\procI|U2|registers[17][6]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux9~11 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneive_lcell_comb \procI|U2|Mux9~12 (
// Equation(s):
// \procI|U2|Mux9~12_combout  = (\procI|register_read_addr_A [3] & ((\procI|U2|Mux9~11_combout  & (\procI|U2|registers[29][6]~q )) # (!\procI|U2|Mux9~11_combout  & ((\procI|U2|registers[25][6]~q ))))) # (!\procI|register_read_addr_A [3] & 
// (((\procI|U2|Mux9~11_combout ))))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|U2|registers[29][6]~q ),
	.datac(\procI|U2|registers[25][6]~q ),
	.datad(\procI|U2|Mux9~11_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux9~12 .lut_mask = 16'hDDA0;
defparam \procI|U2|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cycloneive_lcell_comb \procI|U2|Mux9~15 (
// Equation(s):
// \procI|U2|Mux9~15_combout  = (\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1]) # ((\procI|U2|Mux9~12_combout )))) # (!\procI|register_read_addr_A [0] & (!\procI|register_read_addr_A [1] & (\procI|U2|Mux9~14_combout )))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|Mux9~14_combout ),
	.datad(\procI|U2|Mux9~12_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux9~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux9~15 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N18
cycloneive_lcell_comb \procI|U2|Mux9~9 (
// Equation(s):
// \procI|U2|Mux9~9_combout  = (\procI|register_read_addr_A [3] & ((\procI|register_read_addr_A [2]) # ((\procI|U2|registers[26][6]~q )))) # (!\procI|register_read_addr_A [3] & (!\procI|register_read_addr_A [2] & ((\procI|U2|registers[18][6]~q ))))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[26][6]~q ),
	.datad(\procI|U2|registers[18][6]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux9~9 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N14
cycloneive_lcell_comb \procI|U2|Mux9~10 (
// Equation(s):
// \procI|U2|Mux9~10_combout  = (\procI|register_read_addr_A [2] & ((\procI|U2|Mux9~9_combout  & ((\procI|U2|registers[30][6]~q ))) # (!\procI|U2|Mux9~9_combout  & (\procI|U2|registers[22][6]~q )))) # (!\procI|register_read_addr_A [2] & 
// (((\procI|U2|Mux9~9_combout ))))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|U2|registers[22][6]~q ),
	.datac(\procI|U2|registers[30][6]~q ),
	.datad(\procI|U2|Mux9~9_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux9~10 .lut_mask = 16'hF588;
defparam \procI|U2|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N20
cycloneive_lcell_comb \procI|U2|Mux9~18 (
// Equation(s):
// \procI|U2|Mux9~18_combout  = (\procI|register_read_addr_A [1] & ((\procI|U2|Mux9~15_combout  & (\procI|U2|Mux9~17_combout )) # (!\procI|U2|Mux9~15_combout  & ((\procI|U2|Mux9~10_combout ))))) # (!\procI|register_read_addr_A [1] & 
// (((\procI|U2|Mux9~15_combout ))))

	.dataa(\procI|U2|Mux9~17_combout ),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|Mux9~15_combout ),
	.datad(\procI|U2|Mux9~10_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux9~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux9~18 .lut_mask = 16'hBCB0;
defparam \procI|U2|Mux9~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N22
cycloneive_lcell_comb \procI|U2|Mux9~19 (
// Equation(s):
// \procI|U2|Mux9~19_combout  = (\procI|U2|data_out_A[15]~0_combout  & ((\procI|U2|Mux9~8_combout  & ((\procI|U2|Mux9~18_combout ))) # (!\procI|U2|Mux9~8_combout  & (\procI|U2|Mux9~1_combout )))) # (!\procI|U2|data_out_A[15]~0_combout  & 
// (\procI|U2|Mux9~8_combout ))

	.dataa(\procI|U2|data_out_A[15]~0_combout ),
	.datab(\procI|U2|Mux9~8_combout ),
	.datac(\procI|U2|Mux9~1_combout ),
	.datad(\procI|U2|Mux9~18_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux9~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux9~19 .lut_mask = 16'hEC64;
defparam \procI|U2|Mux9~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneive_lcell_comb \procI|U2|Mux9~20 (
// Equation(s):
// \procI|U2|Mux9~20_combout  = (\procI|U2|Mux9~19_combout  & ((\procI|U2|data_out_A[15]~4_combout ) # (\procI|register_read_addr_A [4])))

	.dataa(\procI|U2|data_out_A[15]~4_combout ),
	.datab(\procI|register_read_addr_A [4]),
	.datac(gnd),
	.datad(\procI|U2|Mux9~19_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux9~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux9~20 .lut_mask = 16'hEE00;
defparam \procI|U2|Mux9~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N25
dffeas \procI|U2|data_out_A[6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux9~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_A[6] .is_wysiwyg = "true";
defparam \procI|U2|data_out_A[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N29
dffeas \procI|A[6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_A [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A[6] .is_wysiwyg = "true";
defparam \procI|A[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneive_lcell_comb \procI|Mux137~4 (
// Equation(s):
// \procI|Mux137~4_combout  = (\procI|register_data_in[5]~7_combout  & ((\procI|B [5]))) # (!\procI|register_data_in[5]~7_combout  & (\procI|A [6]))

	.dataa(gnd),
	.datab(\procI|A [6]),
	.datac(\procI|B [5]),
	.datad(\procI|register_data_in[5]~7_combout ),
	.cin(gnd),
	.combout(\procI|Mux137~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux137~4 .lut_mask = 16'hF0CC;
defparam \procI|Mux137~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N16
cycloneive_lcell_comb \procI|Mux137~5 (
// Equation(s):
// \procI|Mux137~5_combout  = (!\procI|I [0] & ((\procI|I [2] & ((\procI|A [4]))) # (!\procI|I [2] & (\procI|U1|Add1~10_combout ))))

	.dataa(\procI|U1|Add1~10_combout ),
	.datab(\procI|A [4]),
	.datac(\procI|I [2]),
	.datad(\procI|I [0]),
	.cin(gnd),
	.combout(\procI|Mux137~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux137~5 .lut_mask = 16'h00CA;
defparam \procI|Mux137~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N18
cycloneive_lcell_comb \procI|Mux137~6 (
// Equation(s):
// \procI|Mux137~6_combout  = (\procI|Mux137~5_combout ) # ((\procI|U1|Add0~10_combout  & (\procI|I [0] & !\procI|I [2])))

	.dataa(\procI|U1|Add0~10_combout ),
	.datab(\procI|I [0]),
	.datac(\procI|I [2]),
	.datad(\procI|Mux137~5_combout ),
	.cin(gnd),
	.combout(\procI|Mux137~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux137~6 .lut_mask = 16'hFF08;
defparam \procI|Mux137~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneive_lcell_comb \procI|Mux137~7 (
// Equation(s):
// \procI|Mux137~7_combout  = (\procI|I [3] & (!\procI|I [1] & (\procI|Mux137~4_combout ))) # (!\procI|I [3] & (((\procI|Mux137~6_combout ))))

	.dataa(\procI|I [1]),
	.datab(\procI|I [3]),
	.datac(\procI|Mux137~4_combout ),
	.datad(\procI|Mux137~6_combout ),
	.cin(gnd),
	.combout(\procI|Mux137~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux137~7 .lut_mask = 16'h7340;
defparam \procI|Mux137~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneive_lcell_comb \procI|Mux137~8 (
// Equation(s):
// \procI|Mux137~8_combout  = (\procI|register_data_in[5]~4_combout  & ((\procI|Mux137~7_combout ))) # (!\procI|register_data_in[5]~4_combout  & (\procI|U1|Add3~10_combout ))

	.dataa(gnd),
	.datab(\procI|register_data_in[5]~4_combout ),
	.datac(\procI|U1|Add3~10_combout ),
	.datad(\procI|Mux137~7_combout ),
	.cin(gnd),
	.combout(\procI|Mux137~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux137~8 .lut_mask = 16'hFC30;
defparam \procI|Mux137~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N1
dffeas \procI|dDataO[5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|A [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|Mux0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dDataO [5]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dDataO[5] .is_wysiwyg = "true";
defparam \procI|dDataO[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y6_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [5]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y17_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode423w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode461w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [5]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y17_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [5]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y2_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [5]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneive_lcell_comb \procI|Mux137~1 (
// Equation(s):
// \procI|Mux137~1_combout  = (\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & ((\dataMemI|altsyncram_component|auto_generated|ram_block1a53~portadataout ) # ((!\dataMemI|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & (((\dataMemI|altsyncram_component|auto_generated|ram_block1a37~portadataout  & \dataMemI|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\dataMemI|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datab(\dataMemI|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datac(\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\dataMemI|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\procI|Mux137~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux137~1 .lut_mask = 16'hACF0;
defparam \procI|Mux137~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneive_lcell_comb \procI|Mux137~2 (
// Equation(s):
// \procI|Mux137~2_combout  = (\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & ((\procI|Mux137~1_combout ))) # (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\dataMemI|altsyncram_component|auto_generated|ram_block1a5~portadataout  & !\procI|Mux137~1_combout ))

	.dataa(gnd),
	.datab(\dataMemI|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\dataMemI|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(\procI|Mux137~1_combout ),
	.cin(gnd),
	.combout(\procI|Mux137~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux137~2 .lut_mask = 16'hCC30;
defparam \procI|Mux137~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneive_lcell_comb \procI|Mux137~3 (
// Equation(s):
// \procI|Mux137~3_combout  = ((\procI|Mux137~2_combout ) # ((\dataMemI|altsyncram_component|auto_generated|ram_block1a21~portadataout  & \procI|Mux137~1_combout ))) # (!\procI|register_data_in[5]~4_combout )

	.dataa(\dataMemI|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datab(\procI|register_data_in[5]~4_combout ),
	.datac(\procI|Mux137~2_combout ),
	.datad(\procI|Mux137~1_combout ),
	.cin(gnd),
	.combout(\procI|Mux137~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux137~3 .lut_mask = 16'hFBF3;
defparam \procI|Mux137~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneive_lcell_comb \procI|Mux137~9 (
// Equation(s):
// \procI|Mux137~9_combout  = (\procI|Mux137~0_combout  & ((\procI|register_data_in[5]~3_combout  & (\procI|Mux137~8_combout )) # (!\procI|register_data_in[5]~3_combout  & ((\procI|Mux137~3_combout )))))

	.dataa(\procI|Mux137~0_combout ),
	.datab(\procI|Mux137~8_combout ),
	.datac(\procI|register_data_in[5]~3_combout ),
	.datad(\procI|Mux137~3_combout ),
	.cin(gnd),
	.combout(\procI|Mux137~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux137~9 .lut_mask = 16'h8A80;
defparam \procI|Mux137~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N9
dffeas \procI|register_data_in[5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux137~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|register_write_addr[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_data_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_data_in[5] .is_wysiwyg = "true";
defparam \procI|register_data_in[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneive_lcell_comb \procI|U2|registers~45 (
// Equation(s):
// \procI|U2|registers~45_combout  = (\procI|register_data_in [5] & !\rstN~q )

	.dataa(gnd),
	.datab(\procI|register_data_in [5]),
	.datac(\rstN~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|U2|registers~45_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~45 .lut_mask = 16'h0C0C;
defparam \procI|U2|registers~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N17
dffeas \procI|U2|registers[3][5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[3][13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[3][5] .is_wysiwyg = "true";
defparam \procI|U2|registers[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N8
cycloneive_lcell_comb \procI|U2|Mux10~6 (
// Equation(s):
// \procI|U2|Mux10~6_combout  = (\procI|register_read_addr_A [1] & (((\procI|U2|registers[2][5]~q ) # (\procI|register_read_addr_A [0])))) # (!\procI|register_read_addr_A [1] & (\procI|U2|registers[0][5]~q  & ((!\procI|register_read_addr_A [0]))))

	.dataa(\procI|U2|registers[0][5]~q ),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[2][5]~q ),
	.datad(\procI|register_read_addr_A [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux10~6 .lut_mask = 16'hCCE2;
defparam \procI|U2|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N24
cycloneive_lcell_comb \procI|U2|Mux10~7 (
// Equation(s):
// \procI|U2|Mux10~7_combout  = (\procI|register_read_addr_A [0] & ((\procI|U2|Mux10~6_combout  & (\procI|U2|registers[3][5]~q )) # (!\procI|U2|Mux10~6_combout  & ((\procI|U2|registers[1][5]~q ))))) # (!\procI|register_read_addr_A [0] & 
// (((\procI|U2|Mux10~6_combout ))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|U2|registers[3][5]~q ),
	.datac(\procI|U2|registers[1][5]~q ),
	.datad(\procI|U2|Mux10~6_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux10~7 .lut_mask = 16'hDDA0;
defparam \procI|U2|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneive_lcell_comb \procI|U2|Mux10~4 (
// Equation(s):
// \procI|U2|Mux10~4_combout  = (\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1]) # ((\procI|U2|registers[5][5]~q )))) # (!\procI|register_read_addr_A [0] & (!\procI|register_read_addr_A [1] & ((\procI|U2|registers[4][5]~q ))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[5][5]~q ),
	.datad(\procI|U2|registers[4][5]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux10~4 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N0
cycloneive_lcell_comb \procI|U2|Mux10~5 (
// Equation(s):
// \procI|U2|Mux10~5_combout  = (\procI|register_read_addr_A [1] & ((\procI|U2|Mux10~4_combout  & (\procI|U2|registers[7][5]~q )) # (!\procI|U2|Mux10~4_combout  & ((\procI|U2|registers[6][5]~q ))))) # (!\procI|register_read_addr_A [1] & 
// (((\procI|U2|Mux10~4_combout ))))

	.dataa(\procI|U2|registers[7][5]~q ),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[6][5]~q ),
	.datad(\procI|U2|Mux10~4_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux10~5 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N26
cycloneive_lcell_comb \procI|U2|Mux10~8 (
// Equation(s):
// \procI|U2|Mux10~8_combout  = (\procI|U2|data_out_A[15]~3_combout  & (((\procI|U2|data_out_A[15]~0_combout )))) # (!\procI|U2|data_out_A[15]~3_combout  & ((\procI|U2|data_out_A[15]~0_combout  & ((\procI|U2|Mux10~5_combout ))) # 
// (!\procI|U2|data_out_A[15]~0_combout  & (\procI|U2|Mux10~7_combout ))))

	.dataa(\procI|U2|Mux10~7_combout ),
	.datab(\procI|U2|data_out_A[15]~3_combout ),
	.datac(\procI|U2|data_out_A[15]~0_combout ),
	.datad(\procI|U2|Mux10~5_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux10~8 .lut_mask = 16'hF2C2;
defparam \procI|U2|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N22
cycloneive_lcell_comb \procI|U2|Mux10~0 (
// Equation(s):
// \procI|U2|Mux10~0_combout  = (\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1]) # ((\procI|U2|registers[9][5]~q )))) # (!\procI|register_read_addr_A [0] & (!\procI|register_read_addr_A [1] & (\procI|U2|registers[8][5]~q )))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[8][5]~q ),
	.datad(\procI|U2|registers[9][5]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux10~0 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N28
cycloneive_lcell_comb \procI|U2|Mux10~1 (
// Equation(s):
// \procI|U2|Mux10~1_combout  = (\procI|U2|Mux10~0_combout  & ((\procI|U2|registers[11][5]~q ) # ((!\procI|register_read_addr_A [1])))) # (!\procI|U2|Mux10~0_combout  & (((\procI|U2|registers[10][5]~q  & \procI|register_read_addr_A [1]))))

	.dataa(\procI|U2|Mux10~0_combout ),
	.datab(\procI|U2|registers[11][5]~q ),
	.datac(\procI|U2|registers[10][5]~q ),
	.datad(\procI|register_read_addr_A [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux10~1 .lut_mask = 16'hD8AA;
defparam \procI|U2|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \procI|U2|Mux10~2 (
// Equation(s):
// \procI|U2|Mux10~2_combout  = (\procI|U2|data_out_A[15]~2_combout  & (\procI|U2|data_out_A[15]~1_combout )) # (!\procI|U2|data_out_A[15]~2_combout  & ((\procI|U2|data_out_A[15]~1_combout  & (\procI|U2|Mux10~1_combout )) # 
// (!\procI|U2|data_out_A[15]~1_combout  & ((\procI|U2|registers[12][5]~q )))))

	.dataa(\procI|U2|data_out_A[15]~2_combout ),
	.datab(\procI|U2|data_out_A[15]~1_combout ),
	.datac(\procI|U2|Mux10~1_combout ),
	.datad(\procI|U2|registers[12][5]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux10~2 .lut_mask = 16'hD9C8;
defparam \procI|U2|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_lcell_comb \procI|U2|Mux10~3 (
// Equation(s):
// \procI|U2|Mux10~3_combout  = (\procI|U2|data_out_A[15]~2_combout  & ((\procI|U2|Mux10~2_combout  & (!\procI|U2|registers[15][5]~q )) # (!\procI|U2|Mux10~2_combout  & ((\procI|U2|registers[13][5]~q ))))) # (!\procI|U2|data_out_A[15]~2_combout  & 
// (\procI|U2|Mux10~2_combout ))

	.dataa(\procI|U2|data_out_A[15]~2_combout ),
	.datab(\procI|U2|Mux10~2_combout ),
	.datac(\procI|U2|registers[15][5]~q ),
	.datad(\procI|U2|registers[13][5]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux10~3 .lut_mask = 16'h6E4C;
defparam \procI|U2|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneive_lcell_comb \procI|U2|Mux10~13 (
// Equation(s):
// \procI|U2|Mux10~13_combout  = (\procI|register_read_addr_A [2] & ((\procI|register_read_addr_A [3]) # ((\procI|U2|registers[20][5]~q )))) # (!\procI|register_read_addr_A [2] & (!\procI|register_read_addr_A [3] & ((!\procI|U2|registers[16][5]~q ))))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[20][5]~q ),
	.datad(\procI|U2|registers[16][5]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux10~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux10~13 .lut_mask = 16'hA8B9;
defparam \procI|U2|Mux10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N24
cycloneive_lcell_comb \procI|U2|Mux10~14 (
// Equation(s):
// \procI|U2|Mux10~14_combout  = (\procI|U2|Mux10~13_combout  & (((\procI|U2|registers[28][5]~q )) # (!\procI|register_read_addr_A [3]))) # (!\procI|U2|Mux10~13_combout  & (\procI|register_read_addr_A [3] & (\procI|U2|registers[24][5]~q )))

	.dataa(\procI|U2|Mux10~13_combout ),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[24][5]~q ),
	.datad(\procI|U2|registers[28][5]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux10~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux10~14 .lut_mask = 16'hEA62;
defparam \procI|U2|Mux10~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N22
cycloneive_lcell_comb \procI|U2|Mux10~11 (
// Equation(s):
// \procI|U2|Mux10~11_combout  = (\procI|register_read_addr_A [3] & (((\procI|U2|registers[26][5]~q ) # (\procI|register_read_addr_A [2])))) # (!\procI|register_read_addr_A [3] & (\procI|U2|registers[18][5]~q  & ((!\procI|register_read_addr_A [2]))))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|U2|registers[18][5]~q ),
	.datac(\procI|U2|registers[26][5]~q ),
	.datad(\procI|register_read_addr_A [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux10~11 .lut_mask = 16'hAAE4;
defparam \procI|U2|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cycloneive_lcell_comb \procI|U2|Mux10~12 (
// Equation(s):
// \procI|U2|Mux10~12_combout  = (\procI|U2|Mux10~11_combout  & ((\procI|U2|registers[30][5]~q ) # ((!\procI|register_read_addr_A [2])))) # (!\procI|U2|Mux10~11_combout  & (((\procI|U2|registers[22][5]~q  & \procI|register_read_addr_A [2]))))

	.dataa(\procI|U2|registers[30][5]~q ),
	.datab(\procI|U2|Mux10~11_combout ),
	.datac(\procI|U2|registers[22][5]~q ),
	.datad(\procI|register_read_addr_A [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux10~12 .lut_mask = 16'hB8CC;
defparam \procI|U2|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N8
cycloneive_lcell_comb \procI|U2|Mux10~15 (
// Equation(s):
// \procI|U2|Mux10~15_combout  = (\procI|register_read_addr_A [0] & (\procI|register_read_addr_A [1])) # (!\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1] & ((\procI|U2|Mux10~12_combout ))) # (!\procI|register_read_addr_A [1] & 
// (\procI|U2|Mux10~14_combout ))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|Mux10~14_combout ),
	.datad(\procI|U2|Mux10~12_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux10~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux10~15 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux10~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cycloneive_lcell_comb \procI|U2|Mux10~16 (
// Equation(s):
// \procI|U2|Mux10~16_combout  = (\procI|register_read_addr_A [2] & (\procI|register_read_addr_A [3])) # (!\procI|register_read_addr_A [2] & ((\procI|register_read_addr_A [3] & (\procI|U2|registers[27][5]~q )) # (!\procI|register_read_addr_A [3] & 
// ((\procI|U2|registers[19][5]~q )))))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[27][5]~q ),
	.datad(\procI|U2|registers[19][5]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux10~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux10~16 .lut_mask = 16'hD9C8;
defparam \procI|U2|Mux10~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cycloneive_lcell_comb \procI|U2|Mux10~17 (
// Equation(s):
// \procI|U2|Mux10~17_combout  = (\procI|U2|Mux10~16_combout  & (((\procI|U2|registers[31][5]~q )) # (!\procI|register_read_addr_A [2]))) # (!\procI|U2|Mux10~16_combout  & (\procI|register_read_addr_A [2] & (\procI|U2|registers[23][5]~q )))

	.dataa(\procI|U2|Mux10~16_combout ),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[23][5]~q ),
	.datad(\procI|U2|registers[31][5]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux10~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux10~17 .lut_mask = 16'hEA62;
defparam \procI|U2|Mux10~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneive_lcell_comb \procI|U2|Mux10~9 (
// Equation(s):
// \procI|U2|Mux10~9_combout  = (\procI|register_read_addr_A [2] & ((\procI|register_read_addr_A [3]) # ((\procI|U2|registers[21][5]~q )))) # (!\procI|register_read_addr_A [2] & (!\procI|register_read_addr_A [3] & ((!\procI|U2|registers[17][5]~q ))))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[21][5]~q ),
	.datad(\procI|U2|registers[17][5]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux10~9 .lut_mask = 16'hA8B9;
defparam \procI|U2|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
cycloneive_lcell_comb \procI|U2|Mux10~10 (
// Equation(s):
// \procI|U2|Mux10~10_combout  = (\procI|register_read_addr_A [3] & ((\procI|U2|Mux10~9_combout  & ((\procI|U2|registers[29][5]~q ))) # (!\procI|U2|Mux10~9_combout  & (\procI|U2|registers[25][5]~q )))) # (!\procI|register_read_addr_A [3] & 
// (((\procI|U2|Mux10~9_combout ))))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|U2|registers[25][5]~q ),
	.datac(\procI|U2|registers[29][5]~q ),
	.datad(\procI|U2|Mux10~9_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux10~10 .lut_mask = 16'hF588;
defparam \procI|U2|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cycloneive_lcell_comb \procI|U2|Mux10~18 (
// Equation(s):
// \procI|U2|Mux10~18_combout  = (\procI|register_read_addr_A [0] & ((\procI|U2|Mux10~15_combout  & (\procI|U2|Mux10~17_combout )) # (!\procI|U2|Mux10~15_combout  & ((\procI|U2|Mux10~10_combout ))))) # (!\procI|register_read_addr_A [0] & 
// (\procI|U2|Mux10~15_combout ))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|U2|Mux10~15_combout ),
	.datac(\procI|U2|Mux10~17_combout ),
	.datad(\procI|U2|Mux10~10_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux10~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux10~18 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux10~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N20
cycloneive_lcell_comb \procI|U2|Mux10~19 (
// Equation(s):
// \procI|U2|Mux10~19_combout  = (\procI|U2|Mux10~8_combout  & (((\procI|U2|Mux10~18_combout ) # (!\procI|U2|data_out_A[15]~3_combout )))) # (!\procI|U2|Mux10~8_combout  & (\procI|U2|Mux10~3_combout  & (\procI|U2|data_out_A[15]~3_combout )))

	.dataa(\procI|U2|Mux10~8_combout ),
	.datab(\procI|U2|Mux10~3_combout ),
	.datac(\procI|U2|data_out_A[15]~3_combout ),
	.datad(\procI|U2|Mux10~18_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux10~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux10~19 .lut_mask = 16'hEA4A;
defparam \procI|U2|Mux10~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneive_lcell_comb \procI|U2|Mux10~20 (
// Equation(s):
// \procI|U2|Mux10~20_combout  = (\procI|U2|Mux10~19_combout  & ((\procI|register_read_addr_A [4]) # (\procI|U2|data_out_A[15]~4_combout )))

	.dataa(gnd),
	.datab(\procI|register_read_addr_A [4]),
	.datac(\procI|U2|Mux10~19_combout ),
	.datad(\procI|U2|data_out_A[15]~4_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux10~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux10~20 .lut_mask = 16'hF0C0;
defparam \procI|U2|Mux10~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N31
dffeas \procI|U2|data_out_A[5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux10~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_A[5] .is_wysiwyg = "true";
defparam \procI|U2|data_out_A[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N27
dffeas \procI|A[5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_A [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A[5] .is_wysiwyg = "true";
defparam \procI|A[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneive_lcell_comb \procI|U1|RESULT~2 (
// Equation(s):
// \procI|U1|RESULT~2_combout  = (\procI|A [4] & \procI|Imm [4])

	.dataa(\procI|A [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|Imm [4]),
	.cin(gnd),
	.combout(\procI|U1|RESULT~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|RESULT~2 .lut_mask = 16'hAA00;
defparam \procI|U1|RESULT~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneive_lcell_comb \procI|Mux138~0 (
// Equation(s):
// \procI|Mux138~0_combout  = (\procI|I [0] & (\procI|U1|Add2~8_combout  & (!\procI|I [1]))) # (!\procI|I [0] & (((\procI|I [1]) # (\procI|U1|Add3~8_combout ))))

	.dataa(\procI|U1|Add2~8_combout ),
	.datab(\procI|I [0]),
	.datac(\procI|I [1]),
	.datad(\procI|U1|Add3~8_combout ),
	.cin(gnd),
	.combout(\procI|Mux138~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux138~0 .lut_mask = 16'h3B38;
defparam \procI|Mux138~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneive_lcell_comb \procI|Mux138~1 (
// Equation(s):
// \procI|Mux138~1_combout  = (\procI|I [1] & ((\procI|Mux138~0_combout  & ((\procI|A [3]))) # (!\procI|Mux138~0_combout  & (\procI|U1|RESULT~2_combout )))) # (!\procI|I [1] & (((\procI|Mux138~0_combout ))))

	.dataa(\procI|U1|RESULT~2_combout ),
	.datab(\procI|A [3]),
	.datac(\procI|I [1]),
	.datad(\procI|Mux138~0_combout ),
	.cin(gnd),
	.combout(\procI|Mux138~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux138~1 .lut_mask = 16'hCFA0;
defparam \procI|Mux138~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneive_lcell_comb \procI|register_data_in[2]~11 (
// Equation(s):
// \procI|register_data_in[2]~11_combout  = (\procI|I [3] & ((\procI|I [1]) # ((\procI|I [2]) # (!\procI|I [0]))))

	.dataa(\procI|I [1]),
	.datab(\procI|I [3]),
	.datac(\procI|I [0]),
	.datad(\procI|I [2]),
	.cin(gnd),
	.combout(\procI|register_data_in[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|register_data_in[2]~11 .lut_mask = 16'hCC8C;
defparam \procI|register_data_in[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneive_lcell_comb \procI|register_data_in[2]~10 (
// Equation(s):
// \procI|register_data_in[2]~10_combout  = ((\procI|I [1] & (\procI|I [0] & !\procI|I [2]))) # (!\procI|I [3])

	.dataa(\procI|I [1]),
	.datab(\procI|I [3]),
	.datac(\procI|I [0]),
	.datad(\procI|I [2]),
	.cin(gnd),
	.combout(\procI|register_data_in[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|register_data_in[2]~10 .lut_mask = 16'h33B3;
defparam \procI|register_data_in[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
cycloneive_lcell_comb \procI|Mux138~2 (
// Equation(s):
// \procI|Mux138~2_combout  = (\procI|register_data_in[2]~11_combout  & (((\procI|Imm [4] & \procI|register_data_in[2]~10_combout )))) # (!\procI|register_data_in[2]~11_combout  & ((\procI|Mux138~1_combout ) # ((!\procI|register_data_in[2]~10_combout ))))

	.dataa(\procI|Mux138~1_combout ),
	.datab(\procI|Imm [4]),
	.datac(\procI|register_data_in[2]~11_combout ),
	.datad(\procI|register_data_in[2]~10_combout ),
	.cin(gnd),
	.combout(\procI|Mux138~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux138~2 .lut_mask = 16'hCA0F;
defparam \procI|Mux138~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
cycloneive_lcell_comb \procI|Mux138~3 (
// Equation(s):
// \procI|Mux138~3_combout  = (\procI|register_data_in[2]~9_combout  & (((\procI|Mux138~2_combout )))) # (!\procI|register_data_in[2]~9_combout  & ((\procI|Mux138~2_combout  & ((\procI|A [5]))) # (!\procI|Mux138~2_combout  & (\procI|B [4]))))

	.dataa(\procI|register_data_in[2]~9_combout ),
	.datab(\procI|B [4]),
	.datac(\procI|A [5]),
	.datad(\procI|Mux138~2_combout ),
	.cin(gnd),
	.combout(\procI|Mux138~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux138~3 .lut_mask = 16'hFA44;
defparam \procI|Mux138~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneive_lcell_comb \procI|register_data_in[2]~13 (
// Equation(s):
// \procI|register_data_in[2]~13_combout  = ((\procI|Mux142~0_combout  & ((\procI|I [2]) # (!\procI|register_carryout_in~0_combout )))) # (!\procI|register_data_in[2]~2_combout )

	.dataa(\procI|register_data_in[2]~2_combout ),
	.datab(\procI|Mux142~0_combout ),
	.datac(\procI|I [2]),
	.datad(\procI|register_carryout_in~0_combout ),
	.cin(gnd),
	.combout(\procI|register_data_in[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|register_data_in[2]~13 .lut_mask = 16'hD5DD;
defparam \procI|register_data_in[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N10
cycloneive_lcell_comb \procI|dDataO[4]~feeder (
// Equation(s):
// \procI|dDataO[4]~feeder_combout  = \procI|A [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|A [4]),
	.cin(gnd),
	.combout(\procI|dDataO[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|dDataO[4]~feeder .lut_mask = 16'hFF00;
defparam \procI|dDataO[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N11
dffeas \procI|dDataO[4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|dDataO[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|Mux0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dDataO [4]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dDataO[4] .is_wysiwyg = "true";
defparam \procI|dDataO[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [4]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y14_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [4]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [4]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y15_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode423w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode461w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [4]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N24
cycloneive_lcell_comb \dataMemI|altsyncram_component|auto_generated|mux2|result_node[4]~4 (
// Equation(s):
// \dataMemI|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout  = (\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMemI|altsyncram_component|auto_generated|ram_block1a36~portadataout ) # 
// ((\dataMemI|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & (((!\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & 
// \dataMemI|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\dataMemI|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\dataMemI|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datac(\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\dataMemI|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\dataMemI|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|mux2|result_node[4]~4 .lut_mask = 16'hADA8;
defparam \dataMemI|altsyncram_component|auto_generated|mux2|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N18
cycloneive_lcell_comb \dataMemI|altsyncram_component|auto_generated|mux2|result_node[4]~5 (
// Equation(s):
// \dataMemI|altsyncram_component|auto_generated|mux2|result_node[4]~5_combout  = (\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & ((\dataMemI|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout  & 
// ((\dataMemI|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) # (!\dataMemI|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout  & (\dataMemI|altsyncram_component|auto_generated|ram_block1a20~portadataout )))) # 
// (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & (((\dataMemI|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ))))

	.dataa(\dataMemI|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datab(\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\dataMemI|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datad(\dataMemI|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ),
	.cin(gnd),
	.combout(\dataMemI|altsyncram_component|auto_generated|mux2|result_node[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|mux2|result_node[4]~5 .lut_mask = 16'hF388;
defparam \dataMemI|altsyncram_component|auto_generated|mux2|result_node[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneive_lcell_comb \procI|Mux138~4 (
// Equation(s):
// \procI|Mux138~4_combout  = (\procI|register_data_in[2]~13_combout  & ((\procI|register_data_in[2]~12_combout  & (\procI|Mux138~3_combout )) # (!\procI|register_data_in[2]~12_combout  & 
// ((\dataMemI|altsyncram_component|auto_generated|mux2|result_node[4]~5_combout ))))) # (!\procI|register_data_in[2]~13_combout  & (((!\procI|register_data_in[2]~12_combout ))))

	.dataa(\procI|Mux138~3_combout ),
	.datab(\procI|register_data_in[2]~13_combout ),
	.datac(\procI|register_data_in[2]~12_combout ),
	.datad(\dataMemI|altsyncram_component|auto_generated|mux2|result_node[4]~5_combout ),
	.cin(gnd),
	.combout(\procI|Mux138~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux138~4 .lut_mask = 16'h8F83;
defparam \procI|Mux138~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cycloneive_lcell_comb \procI|Mux138~5 (
// Equation(s):
// \procI|Mux138~5_combout  = (\procI|register_data_in[2]~8_combout  & (((\procI|Mux138~4_combout )))) # (!\procI|register_data_in[2]~8_combout  & ((\procI|Mux138~4_combout  & (\procI|U1|Add0~8_combout )) # (!\procI|Mux138~4_combout  & 
// ((\procI|U1|Add1~8_combout )))))

	.dataa(\procI|register_data_in[2]~8_combout ),
	.datab(\procI|U1|Add0~8_combout ),
	.datac(\procI|U1|Add1~8_combout ),
	.datad(\procI|Mux138~4_combout ),
	.cin(gnd),
	.combout(\procI|Mux138~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux138~5 .lut_mask = 16'hEE50;
defparam \procI|Mux138~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneive_lcell_comb \procI|Mux138~6 (
// Equation(s):
// \procI|Mux138~6_combout  = (\procI|Mux138~5_combout  & ((\procI|register_data_in[2]~8_combout ) # (\procI|I [1])))

	.dataa(\procI|Mux138~5_combout ),
	.datab(gnd),
	.datac(\procI|register_data_in[2]~8_combout ),
	.datad(\procI|I [1]),
	.cin(gnd),
	.combout(\procI|Mux138~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux138~6 .lut_mask = 16'hAAA0;
defparam \procI|Mux138~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N29
dffeas \procI|register_data_in[4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux138~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|register_write_addr[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_data_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_data_in[4] .is_wysiwyg = "true";
defparam \procI|register_data_in[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneive_lcell_comb \procI|U2|registers~43 (
// Equation(s):
// \procI|U2|registers~43_combout  = (!\rstN~q  & \procI|register_data_in [4])

	.dataa(gnd),
	.datab(\rstN~q ),
	.datac(\procI|register_data_in [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|U2|registers~43_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~43 .lut_mask = 16'h3030;
defparam \procI|U2|registers~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N31
dffeas \procI|U2|registers[7][4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[7][4] .is_wysiwyg = "true";
defparam \procI|U2|registers[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N14
cycloneive_lcell_comb \procI|U2|Mux27~0 (
// Equation(s):
// \procI|U2|Mux27~0_combout  = (\procI|register_read_addr_B [1] & ((\procI|register_read_addr_B [0]) # ((\procI|U2|registers[6][4]~q )))) # (!\procI|register_read_addr_B [1] & (!\procI|register_read_addr_B [0] & (\procI|U2|registers[4][4]~q )))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[4][4]~q ),
	.datad(\procI|U2|registers[6][4]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux27~0 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N28
cycloneive_lcell_comb \procI|U2|Mux27~1 (
// Equation(s):
// \procI|U2|Mux27~1_combout  = (\procI|register_read_addr_B [0] & ((\procI|U2|Mux27~0_combout  & (\procI|U2|registers[7][4]~q )) # (!\procI|U2|Mux27~0_combout  & ((\procI|U2|registers[5][4]~q ))))) # (!\procI|register_read_addr_B [0] & 
// (((\procI|U2|Mux27~0_combout ))))

	.dataa(\procI|U2|registers[7][4]~q ),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[5][4]~q ),
	.datad(\procI|U2|Mux27~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux27~1 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N10
cycloneive_lcell_comb \procI|U2|Mux27~16 (
// Equation(s):
// \procI|U2|Mux27~16_combout  = (\procI|register_read_addr_B [3] & ((\procI|register_read_addr_B [2]) # ((\procI|U2|registers[27][4]~q )))) # (!\procI|register_read_addr_B [3] & (!\procI|register_read_addr_B [2] & (\procI|U2|registers[19][4]~q )))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|U2|registers[19][4]~q ),
	.datad(\procI|U2|registers[27][4]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux27~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux27~16 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux27~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N2
cycloneive_lcell_comb \procI|U2|Mux27~17 (
// Equation(s):
// \procI|U2|Mux27~17_combout  = (\procI|U2|Mux27~16_combout  & (((\procI|U2|registers[31][4]~q )) # (!\procI|register_read_addr_B [2]))) # (!\procI|U2|Mux27~16_combout  & (\procI|register_read_addr_B [2] & ((\procI|U2|registers[23][4]~q ))))

	.dataa(\procI|U2|Mux27~16_combout ),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|U2|registers[31][4]~q ),
	.datad(\procI|U2|registers[23][4]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux27~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux27~17 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux27~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneive_lcell_comb \procI|U2|Mux27~13 (
// Equation(s):
// \procI|U2|Mux27~13_combout  = (\procI|register_read_addr_B [3] & (((\procI|register_read_addr_B [2])))) # (!\procI|register_read_addr_B [3] & ((\procI|register_read_addr_B [2] & (\procI|U2|registers[20][4]~q )) # (!\procI|register_read_addr_B [2] & 
// ((\procI|U2|registers[16][4]~q )))))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|registers[20][4]~q ),
	.datac(\procI|U2|registers[16][4]~q ),
	.datad(\procI|register_read_addr_B [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux27~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux27~13 .lut_mask = 16'hEE50;
defparam \procI|U2|Mux27~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N2
cycloneive_lcell_comb \procI|U2|Mux27~14 (
// Equation(s):
// \procI|U2|Mux27~14_combout  = (\procI|register_read_addr_B [3] & ((\procI|U2|Mux27~13_combout  & (\procI|U2|registers[28][4]~q )) # (!\procI|U2|Mux27~13_combout  & ((\procI|U2|registers[24][4]~q ))))) # (!\procI|register_read_addr_B [3] & 
// (\procI|U2|Mux27~13_combout ))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|Mux27~13_combout ),
	.datac(\procI|U2|registers[28][4]~q ),
	.datad(\procI|U2|registers[24][4]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux27~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux27~14 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux27~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N18
cycloneive_lcell_comb \procI|U2|Mux27~11 (
// Equation(s):
// \procI|U2|Mux27~11_combout  = (\procI|register_read_addr_B [3] & (\procI|register_read_addr_B [2])) # (!\procI|register_read_addr_B [3] & ((\procI|register_read_addr_B [2] & ((\procI|U2|registers[21][4]~q ))) # (!\procI|register_read_addr_B [2] & 
// (!\procI|U2|registers[17][4]~q ))))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|U2|registers[17][4]~q ),
	.datad(\procI|U2|registers[21][4]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux27~11 .lut_mask = 16'hCD89;
defparam \procI|U2|Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
cycloneive_lcell_comb \procI|U2|Mux27~12 (
// Equation(s):
// \procI|U2|Mux27~12_combout  = (\procI|register_read_addr_B [3] & ((\procI|U2|Mux27~11_combout  & (\procI|U2|registers[29][4]~q )) # (!\procI|U2|Mux27~11_combout  & ((\procI|U2|registers[25][4]~q ))))) # (!\procI|register_read_addr_B [3] & 
// (\procI|U2|Mux27~11_combout ))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|Mux27~11_combout ),
	.datac(\procI|U2|registers[29][4]~q ),
	.datad(\procI|U2|registers[25][4]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux27~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux27~12 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux27~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cycloneive_lcell_comb \procI|U2|Mux27~15 (
// Equation(s):
// \procI|U2|Mux27~15_combout  = (\procI|register_read_addr_B [0] & (((\procI|register_read_addr_B [1]) # (\procI|U2|Mux27~12_combout )))) # (!\procI|register_read_addr_B [0] & (\procI|U2|Mux27~14_combout  & (!\procI|register_read_addr_B [1])))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|U2|Mux27~14_combout ),
	.datac(\procI|register_read_addr_B [1]),
	.datad(\procI|U2|Mux27~12_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux27~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux27~15 .lut_mask = 16'hAEA4;
defparam \procI|U2|Mux27~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N28
cycloneive_lcell_comb \procI|U2|Mux27~9 (
// Equation(s):
// \procI|U2|Mux27~9_combout  = (\procI|register_read_addr_B [2] & (\procI|register_read_addr_B [3])) # (!\procI|register_read_addr_B [2] & ((\procI|register_read_addr_B [3] & ((\procI|U2|registers[26][4]~q ))) # (!\procI|register_read_addr_B [3] & 
// (!\procI|U2|registers[18][4]~q ))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|register_read_addr_B [3]),
	.datac(\procI|U2|registers[18][4]~q ),
	.datad(\procI|U2|registers[26][4]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux27~9 .lut_mask = 16'hCD89;
defparam \procI|U2|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneive_lcell_comb \procI|U2|Mux27~10 (
// Equation(s):
// \procI|U2|Mux27~10_combout  = (\procI|register_read_addr_B [2] & ((\procI|U2|Mux27~9_combout  & (\procI|U2|registers[30][4]~q )) # (!\procI|U2|Mux27~9_combout  & ((\procI|U2|registers[22][4]~q ))))) # (!\procI|register_read_addr_B [2] & 
// (((\procI|U2|Mux27~9_combout ))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|registers[30][4]~q ),
	.datac(\procI|U2|registers[22][4]~q ),
	.datad(\procI|U2|Mux27~9_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux27~10 .lut_mask = 16'hDDA0;
defparam \procI|U2|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N4
cycloneive_lcell_comb \procI|U2|Mux27~18 (
// Equation(s):
// \procI|U2|Mux27~18_combout  = (\procI|register_read_addr_B [1] & ((\procI|U2|Mux27~15_combout  & (\procI|U2|Mux27~17_combout )) # (!\procI|U2|Mux27~15_combout  & ((\procI|U2|Mux27~10_combout ))))) # (!\procI|register_read_addr_B [1] & 
// (((\procI|U2|Mux27~15_combout ))))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|U2|Mux27~17_combout ),
	.datac(\procI|U2|Mux27~15_combout ),
	.datad(\procI|U2|Mux27~10_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux27~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux27~18 .lut_mask = 16'hDAD0;
defparam \procI|U2|Mux27~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N2
cycloneive_lcell_comb \procI|U2|Mux27~4 (
// Equation(s):
// \procI|U2|Mux27~4_combout  = (\procI|U2|data_out_B[5]~2_combout  & ((\procI|U2|registers[13][4]~q ) # ((\procI|U2|data_out_B[5]~1_combout )))) # (!\procI|U2|data_out_B[5]~2_combout  & (((\procI|U2|registers[12][4]~q  & !\procI|U2|data_out_B[5]~1_combout 
// ))))

	.dataa(\procI|U2|data_out_B[5]~2_combout ),
	.datab(\procI|U2|registers[13][4]~q ),
	.datac(\procI|U2|registers[12][4]~q ),
	.datad(\procI|U2|data_out_B[5]~1_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux27~4 .lut_mask = 16'hAAD8;
defparam \procI|U2|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N10
cycloneive_lcell_comb \procI|U2|Mux27~2 (
// Equation(s):
// \procI|U2|Mux27~2_combout  = (\procI|register_read_addr_B [1] & ((\procI|U2|registers[10][4]~q ) # ((\procI|register_read_addr_B [0])))) # (!\procI|register_read_addr_B [1] & (((\procI|U2|registers[8][4]~q  & !\procI|register_read_addr_B [0]))))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|U2|registers[10][4]~q ),
	.datac(\procI|U2|registers[8][4]~q ),
	.datad(\procI|register_read_addr_B [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux27~2 .lut_mask = 16'hAAD8;
defparam \procI|U2|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N18
cycloneive_lcell_comb \procI|U2|Mux27~3 (
// Equation(s):
// \procI|U2|Mux27~3_combout  = (\procI|U2|Mux27~2_combout  & (((\procI|U2|registers[11][4]~q )) # (!\procI|register_read_addr_B [0]))) # (!\procI|U2|Mux27~2_combout  & (\procI|register_read_addr_B [0] & (\procI|U2|registers[9][4]~q )))

	.dataa(\procI|U2|Mux27~2_combout ),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[9][4]~q ),
	.datad(\procI|U2|registers[11][4]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux27~3 .lut_mask = 16'hEA62;
defparam \procI|U2|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N10
cycloneive_lcell_comb \procI|U2|Mux27~5 (
// Equation(s):
// \procI|U2|Mux27~5_combout  = (\procI|U2|Mux27~4_combout  & (((!\procI|U2|data_out_B[5]~1_combout ) # (!\procI|U2|registers[15][4]~q )))) # (!\procI|U2|Mux27~4_combout  & (\procI|U2|Mux27~3_combout  & ((\procI|U2|data_out_B[5]~1_combout ))))

	.dataa(\procI|U2|Mux27~4_combout ),
	.datab(\procI|U2|Mux27~3_combout ),
	.datac(\procI|U2|registers[15][4]~q ),
	.datad(\procI|U2|data_out_B[5]~1_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux27~5 .lut_mask = 16'h4EAA;
defparam \procI|U2|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cycloneive_lcell_comb \procI|U2|Mux27~6 (
// Equation(s):
// \procI|U2|Mux27~6_combout  = (\procI|register_read_addr_B [1] & (\procI|register_read_addr_B [0])) # (!\procI|register_read_addr_B [1] & ((\procI|register_read_addr_B [0] & ((\procI|U2|registers[1][4]~q ))) # (!\procI|register_read_addr_B [0] & 
// (\procI|U2|registers[0][4]~q ))))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[0][4]~q ),
	.datad(\procI|U2|registers[1][4]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux27~6 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N18
cycloneive_lcell_comb \procI|U2|Mux27~7 (
// Equation(s):
// \procI|U2|Mux27~7_combout  = (\procI|register_read_addr_B [1] & ((\procI|U2|Mux27~6_combout  & (\procI|U2|registers[3][4]~q )) # (!\procI|U2|Mux27~6_combout  & ((\procI|U2|registers[2][4]~q ))))) # (!\procI|register_read_addr_B [1] & 
// (\procI|U2|Mux27~6_combout ))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|U2|Mux27~6_combout ),
	.datac(\procI|U2|registers[3][4]~q ),
	.datad(\procI|U2|registers[2][4]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux27~7 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cycloneive_lcell_comb \procI|U2|Mux27~8 (
// Equation(s):
// \procI|U2|Mux27~8_combout  = (\procI|U2|data_out_B[5]~0_combout  & (((\procI|U2|data_out_B[5]~3_combout )))) # (!\procI|U2|data_out_B[5]~0_combout  & ((\procI|U2|data_out_B[5]~3_combout  & (\procI|U2|Mux27~5_combout )) # 
// (!\procI|U2|data_out_B[5]~3_combout  & ((\procI|U2|Mux27~7_combout )))))

	.dataa(\procI|U2|Mux27~5_combout ),
	.datab(\procI|U2|data_out_B[5]~0_combout ),
	.datac(\procI|U2|data_out_B[5]~3_combout ),
	.datad(\procI|U2|Mux27~7_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux27~8 .lut_mask = 16'hE3E0;
defparam \procI|U2|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
cycloneive_lcell_comb \procI|U2|Mux27~19 (
// Equation(s):
// \procI|U2|Mux27~19_combout  = (\procI|U2|data_out_B[5]~0_combout  & ((\procI|U2|Mux27~8_combout  & ((\procI|U2|Mux27~18_combout ))) # (!\procI|U2|Mux27~8_combout  & (\procI|U2|Mux27~1_combout )))) # (!\procI|U2|data_out_B[5]~0_combout  & 
// (((\procI|U2|Mux27~8_combout ))))

	.dataa(\procI|U2|Mux27~1_combout ),
	.datab(\procI|U2|Mux27~18_combout ),
	.datac(\procI|U2|data_out_B[5]~0_combout ),
	.datad(\procI|U2|Mux27~8_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux27~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux27~19 .lut_mask = 16'hCFA0;
defparam \procI|U2|Mux27~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneive_lcell_comb \procI|U2|Mux27~20 (
// Equation(s):
// \procI|U2|Mux27~20_combout  = (\procI|U2|Mux27~19_combout  & ((\procI|register_read_addr_B [4]) # (\procI|U2|data_out_B[5]~4_combout )))

	.dataa(gnd),
	.datab(\procI|register_read_addr_B [4]),
	.datac(\procI|U2|Mux27~19_combout ),
	.datad(\procI|U2|data_out_B[5]~4_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux27~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux27~20 .lut_mask = 16'hF0C0;
defparam \procI|U2|Mux27~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N13
dffeas \procI|U2|data_out_B[4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux27~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_B[4] .is_wysiwyg = "true";
defparam \procI|U2|data_out_B[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N17
dffeas \procI|B[4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_B [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B[4] .is_wysiwyg = "true";
defparam \procI|B[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneive_lcell_comb \procI|Mux11~0 (
// Equation(s):
// \procI|Mux11~0_combout  = (\procI|opcode_2 [2] & ((\procI|U2|data_out_B [4]))) # (!\procI|opcode_2 [2] & (\procI|B [4]))

	.dataa(\procI|B [4]),
	.datab(\procI|U2|data_out_B [4]),
	.datac(\procI|opcode_2 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux11~0 .lut_mask = 16'hCACA;
defparam \procI|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N21
dffeas \procI|dAddr[4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|dAddr[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dAddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dAddr[4] .is_wysiwyg = "true";
defparam \procI|dAddr[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y1_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode423w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode461w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [3]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y7_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [3]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N2
cycloneive_lcell_comb \dataMemI|altsyncram_component|auto_generated|mux2|result_node[3]~2 (
// Equation(s):
// \dataMemI|altsyncram_component|auto_generated|mux2|result_node[3]~2_combout  = (\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & (((\dataMemI|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & ((\dataMemI|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # 
// (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & (\dataMemI|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\dataMemI|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(\dataMemI|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\dataMemI|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\dataMemI|altsyncram_component|auto_generated|mux2|result_node[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|mux2|result_node[3]~2 .lut_mask = 16'hF2C2;
defparam \dataMemI|altsyncram_component|auto_generated|mux2|result_node[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y5_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [3]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y9_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [3]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N16
cycloneive_lcell_comb \dataMemI|altsyncram_component|auto_generated|mux2|result_node[3]~3 (
// Equation(s):
// \dataMemI|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout  = (\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMemI|altsyncram_component|auto_generated|mux2|result_node[3]~2_combout  & 
// ((\dataMemI|altsyncram_component|auto_generated|ram_block1a51~portadataout ))) # (!\dataMemI|altsyncram_component|auto_generated|mux2|result_node[3]~2_combout  & (\dataMemI|altsyncram_component|auto_generated|ram_block1a35~portadataout )))) # 
// (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & (\dataMemI|altsyncram_component|auto_generated|mux2|result_node[3]~2_combout ))

	.dataa(\dataMemI|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\dataMemI|altsyncram_component|auto_generated|mux2|result_node[3]~2_combout ),
	.datac(\dataMemI|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(\dataMemI|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.cin(gnd),
	.combout(\dataMemI|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|mux2|result_node[3]~3 .lut_mask = 16'hEC64;
defparam \dataMemI|altsyncram_component|auto_generated|mux2|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneive_lcell_comb \procI|U1|RESULT~1 (
// Equation(s):
// \procI|U1|RESULT~1_combout  = (\procI|A [3] & \procI|Imm [3])

	.dataa(\procI|A [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|Imm [3]),
	.cin(gnd),
	.combout(\procI|U1|RESULT~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|RESULT~1 .lut_mask = 16'hAA00;
defparam \procI|U1|RESULT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneive_lcell_comb \procI|Mux139~0 (
// Equation(s):
// \procI|Mux139~0_combout  = (\procI|I [0] & (((!\procI|I [1] & \procI|U1|Add2~6_combout )))) # (!\procI|I [0] & ((\procI|U1|Add3~6_combout ) # ((\procI|I [1]))))

	.dataa(\procI|U1|Add3~6_combout ),
	.datab(\procI|I [0]),
	.datac(\procI|I [1]),
	.datad(\procI|U1|Add2~6_combout ),
	.cin(gnd),
	.combout(\procI|Mux139~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux139~0 .lut_mask = 16'h3E32;
defparam \procI|Mux139~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneive_lcell_comb \procI|Mux139~1 (
// Equation(s):
// \procI|Mux139~1_combout  = (\procI|I [1] & ((\procI|Mux139~0_combout  & ((\procI|A [2]))) # (!\procI|Mux139~0_combout  & (\procI|U1|RESULT~1_combout )))) # (!\procI|I [1] & (((\procI|Mux139~0_combout ))))

	.dataa(\procI|I [1]),
	.datab(\procI|U1|RESULT~1_combout ),
	.datac(\procI|Mux139~0_combout ),
	.datad(\procI|A [2]),
	.cin(gnd),
	.combout(\procI|Mux139~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux139~1 .lut_mask = 16'hF858;
defparam \procI|Mux139~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cycloneive_lcell_comb \procI|Mux139~2 (
// Equation(s):
// \procI|Mux139~2_combout  = (\procI|register_data_in[2]~11_combout  & (((\procI|Imm [3] & \procI|register_data_in[2]~10_combout )))) # (!\procI|register_data_in[2]~11_combout  & ((\procI|Mux139~1_combout ) # ((!\procI|register_data_in[2]~10_combout ))))

	.dataa(\procI|Mux139~1_combout ),
	.datab(\procI|register_data_in[2]~11_combout ),
	.datac(\procI|Imm [3]),
	.datad(\procI|register_data_in[2]~10_combout ),
	.cin(gnd),
	.combout(\procI|Mux139~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux139~2 .lut_mask = 16'hE233;
defparam \procI|Mux139~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cycloneive_lcell_comb \procI|Mux139~3 (
// Equation(s):
// \procI|Mux139~3_combout  = (\procI|Mux139~2_combout  & (((\procI|register_data_in[2]~9_combout ) # (\procI|A [4])))) # (!\procI|Mux139~2_combout  & (\procI|B [3] & (!\procI|register_data_in[2]~9_combout )))

	.dataa(\procI|B [3]),
	.datab(\procI|Mux139~2_combout ),
	.datac(\procI|register_data_in[2]~9_combout ),
	.datad(\procI|A [4]),
	.cin(gnd),
	.combout(\procI|Mux139~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux139~3 .lut_mask = 16'hCEC2;
defparam \procI|Mux139~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneive_lcell_comb \procI|Mux139~4 (
// Equation(s):
// \procI|Mux139~4_combout  = (\procI|register_data_in[2]~13_combout  & ((\procI|register_data_in[2]~12_combout  & ((\procI|Mux139~3_combout ))) # (!\procI|register_data_in[2]~12_combout  & 
// (\dataMemI|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout )))) # (!\procI|register_data_in[2]~13_combout  & (((!\procI|register_data_in[2]~12_combout ))))

	.dataa(\dataMemI|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout ),
	.datab(\procI|register_data_in[2]~13_combout ),
	.datac(\procI|register_data_in[2]~12_combout ),
	.datad(\procI|Mux139~3_combout ),
	.cin(gnd),
	.combout(\procI|Mux139~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux139~4 .lut_mask = 16'hCB0B;
defparam \procI|Mux139~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneive_lcell_comb \procI|Mux139~5 (
// Equation(s):
// \procI|Mux139~5_combout  = (\procI|register_data_in[2]~8_combout  & (((\procI|Mux139~4_combout )))) # (!\procI|register_data_in[2]~8_combout  & ((\procI|Mux139~4_combout  & ((\procI|U1|Add0~6_combout ))) # (!\procI|Mux139~4_combout  & 
// (\procI|U1|Add1~6_combout ))))

	.dataa(\procI|register_data_in[2]~8_combout ),
	.datab(\procI|U1|Add1~6_combout ),
	.datac(\procI|U1|Add0~6_combout ),
	.datad(\procI|Mux139~4_combout ),
	.cin(gnd),
	.combout(\procI|Mux139~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux139~5 .lut_mask = 16'hFA44;
defparam \procI|Mux139~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneive_lcell_comb \procI|Mux139~6 (
// Equation(s):
// \procI|Mux139~6_combout  = (\procI|Mux139~5_combout  & ((\procI|I [1]) # (\procI|register_data_in[2]~8_combout )))

	.dataa(\procI|I [1]),
	.datab(gnd),
	.datac(\procI|register_data_in[2]~8_combout ),
	.datad(\procI|Mux139~5_combout ),
	.cin(gnd),
	.combout(\procI|Mux139~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux139~6 .lut_mask = 16'hFA00;
defparam \procI|Mux139~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N19
dffeas \procI|register_data_in[3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux139~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|register_write_addr[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_data_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_data_in[3] .is_wysiwyg = "true";
defparam \procI|register_data_in[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N18
cycloneive_lcell_comb \procI|U2|registers~41 (
// Equation(s):
// \procI|U2|registers~41_combout  = (\procI|register_data_in [3] & !\rstN~q )

	.dataa(gnd),
	.datab(\procI|register_data_in [3]),
	.datac(\rstN~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|U2|registers~41_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~41 .lut_mask = 16'h0C0C;
defparam \procI|U2|registers~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N5
dffeas \procI|U2|registers[10][3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[10][3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[10][3] .is_wysiwyg = "true";
defparam \procI|U2|registers[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N22
cycloneive_lcell_comb \procI|U2|Mux28~0 (
// Equation(s):
// \procI|U2|Mux28~0_combout  = (\procI|register_read_addr_B [1] & (((\procI|register_read_addr_B [0])))) # (!\procI|register_read_addr_B [1] & ((\procI|register_read_addr_B [0] & (\procI|U2|registers[9][3]~q )) # (!\procI|register_read_addr_B [0] & 
// ((\procI|U2|registers[8][3]~q )))))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|U2|registers[9][3]~q ),
	.datac(\procI|U2|registers[8][3]~q ),
	.datad(\procI|register_read_addr_B [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux28~0 .lut_mask = 16'hEE50;
defparam \procI|U2|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N16
cycloneive_lcell_comb \procI|U2|Mux28~1 (
// Equation(s):
// \procI|U2|Mux28~1_combout  = (\procI|register_read_addr_B [1] & ((\procI|U2|Mux28~0_combout  & ((\procI|U2|registers[11][3]~q ))) # (!\procI|U2|Mux28~0_combout  & (\procI|U2|registers[10][3]~q )))) # (!\procI|register_read_addr_B [1] & 
// (((\procI|U2|Mux28~0_combout ))))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|U2|registers[10][3]~q ),
	.datac(\procI|U2|registers[11][3]~q ),
	.datad(\procI|U2|Mux28~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux28~1 .lut_mask = 16'hF588;
defparam \procI|U2|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \procI|U2|Mux28~2 (
// Equation(s):
// \procI|U2|Mux28~2_combout  = (\procI|U2|data_out_B[5]~1_combout  & ((\procI|U2|Mux28~1_combout ) # ((\procI|U2|data_out_B[5]~2_combout )))) # (!\procI|U2|data_out_B[5]~1_combout  & (((\procI|U2|registers[12][3]~q  & !\procI|U2|data_out_B[5]~2_combout ))))

	.dataa(\procI|U2|Mux28~1_combout ),
	.datab(\procI|U2|data_out_B[5]~1_combout ),
	.datac(\procI|U2|registers[12][3]~q ),
	.datad(\procI|U2|data_out_B[5]~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux28~2 .lut_mask = 16'hCCB8;
defparam \procI|U2|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \procI|U2|Mux28~3 (
// Equation(s):
// \procI|U2|Mux28~3_combout  = (\procI|U2|Mux28~2_combout  & ((\procI|U2|registers[15][3]~q ) # ((!\procI|U2|data_out_B[5]~2_combout )))) # (!\procI|U2|Mux28~2_combout  & (((\procI|U2|registers[13][3]~q  & \procI|U2|data_out_B[5]~2_combout ))))

	.dataa(\procI|U2|Mux28~2_combout ),
	.datab(\procI|U2|registers[15][3]~q ),
	.datac(\procI|U2|registers[13][3]~q ),
	.datad(\procI|U2|data_out_B[5]~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux28~3 .lut_mask = 16'hD8AA;
defparam \procI|U2|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N14
cycloneive_lcell_comb \procI|U2|Mux28~6 (
// Equation(s):
// \procI|U2|Mux28~6_combout  = (\procI|register_read_addr_B [0] & (((\procI|register_read_addr_B [1])))) # (!\procI|register_read_addr_B [0] & ((\procI|register_read_addr_B [1] & (\procI|U2|registers[2][3]~q )) # (!\procI|register_read_addr_B [1] & 
// ((\procI|U2|registers[0][3]~q )))))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|U2|registers[2][3]~q ),
	.datac(\procI|U2|registers[0][3]~q ),
	.datad(\procI|register_read_addr_B [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux28~6 .lut_mask = 16'hEE50;
defparam \procI|U2|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cycloneive_lcell_comb \procI|U2|Mux28~7 (
// Equation(s):
// \procI|U2|Mux28~7_combout  = (\procI|register_read_addr_B [0] & ((\procI|U2|Mux28~6_combout  & ((\procI|U2|registers[3][3]~q ))) # (!\procI|U2|Mux28~6_combout  & (\procI|U2|registers[1][3]~q )))) # (!\procI|register_read_addr_B [0] & 
// (((\procI|U2|Mux28~6_combout ))))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|U2|registers[1][3]~q ),
	.datac(\procI|U2|registers[3][3]~q ),
	.datad(\procI|U2|Mux28~6_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux28~7 .lut_mask = 16'hF588;
defparam \procI|U2|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneive_lcell_comb \procI|U2|Mux28~4 (
// Equation(s):
// \procI|U2|Mux28~4_combout  = (\procI|register_read_addr_B [1] & (\procI|register_read_addr_B [0])) # (!\procI|register_read_addr_B [1] & ((\procI|register_read_addr_B [0] & ((\procI|U2|registers[5][3]~q ))) # (!\procI|register_read_addr_B [0] & 
// (\procI|U2|registers[4][3]~q ))))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[4][3]~q ),
	.datad(\procI|U2|registers[5][3]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux28~4 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneive_lcell_comb \procI|U2|Mux28~5 (
// Equation(s):
// \procI|U2|Mux28~5_combout  = (\procI|register_read_addr_B [1] & ((\procI|U2|Mux28~4_combout  & ((\procI|U2|registers[7][3]~q ))) # (!\procI|U2|Mux28~4_combout  & (\procI|U2|registers[6][3]~q )))) # (!\procI|register_read_addr_B [1] & 
// (((\procI|U2|Mux28~4_combout ))))

	.dataa(\procI|U2|registers[6][3]~q ),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[7][3]~q ),
	.datad(\procI|U2|Mux28~4_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux28~5 .lut_mask = 16'hF388;
defparam \procI|U2|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneive_lcell_comb \procI|U2|Mux28~8 (
// Equation(s):
// \procI|U2|Mux28~8_combout  = (\procI|U2|data_out_B[5]~3_combout  & (((\procI|U2|data_out_B[5]~0_combout )))) # (!\procI|U2|data_out_B[5]~3_combout  & ((\procI|U2|data_out_B[5]~0_combout  & ((\procI|U2|Mux28~5_combout ))) # 
// (!\procI|U2|data_out_B[5]~0_combout  & (\procI|U2|Mux28~7_combout ))))

	.dataa(\procI|U2|data_out_B[5]~3_combout ),
	.datab(\procI|U2|Mux28~7_combout ),
	.datac(\procI|U2|data_out_B[5]~0_combout ),
	.datad(\procI|U2|Mux28~5_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux28~8 .lut_mask = 16'hF4A4;
defparam \procI|U2|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N14
cycloneive_lcell_comb \procI|U2|Mux28~9 (
// Equation(s):
// \procI|U2|Mux28~9_combout  = (\procI|register_read_addr_B [3] & (\procI|register_read_addr_B [2])) # (!\procI|register_read_addr_B [3] & ((\procI|register_read_addr_B [2] & ((\procI|U2|registers[21][3]~q ))) # (!\procI|register_read_addr_B [2] & 
// (\procI|U2|registers[17][3]~q ))))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|U2|registers[17][3]~q ),
	.datad(\procI|U2|registers[21][3]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux28~9 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cycloneive_lcell_comb \procI|U2|Mux28~10 (
// Equation(s):
// \procI|U2|Mux28~10_combout  = (\procI|register_read_addr_B [3] & ((\procI|U2|Mux28~9_combout  & ((\procI|U2|registers[29][3]~q ))) # (!\procI|U2|Mux28~9_combout  & (\procI|U2|registers[25][3]~q )))) # (!\procI|register_read_addr_B [3] & 
// (\procI|U2|Mux28~9_combout ))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|Mux28~9_combout ),
	.datac(\procI|U2|registers[25][3]~q ),
	.datad(\procI|U2|registers[29][3]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux28~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux28~10 .lut_mask = 16'hEC64;
defparam \procI|U2|Mux28~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N2
cycloneive_lcell_comb \procI|U2|Mux28~13 (
// Equation(s):
// \procI|U2|Mux28~13_combout  = (\procI|register_read_addr_B [2] & ((\procI|U2|registers[20][3]~q ) # ((\procI|register_read_addr_B [3])))) # (!\procI|register_read_addr_B [2] & (((!\procI|register_read_addr_B [3] & !\procI|U2|registers[16][3]~q ))))

	.dataa(\procI|U2|registers[20][3]~q ),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|register_read_addr_B [3]),
	.datad(\procI|U2|registers[16][3]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux28~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux28~13 .lut_mask = 16'hC8CB;
defparam \procI|U2|Mux28~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N22
cycloneive_lcell_comb \procI|U2|Mux28~14 (
// Equation(s):
// \procI|U2|Mux28~14_combout  = (\procI|U2|Mux28~13_combout  & (((\procI|U2|registers[28][3]~q ) # (!\procI|register_read_addr_B [3])))) # (!\procI|U2|Mux28~13_combout  & (\procI|U2|registers[24][3]~q  & ((\procI|register_read_addr_B [3]))))

	.dataa(\procI|U2|Mux28~13_combout ),
	.datab(\procI|U2|registers[24][3]~q ),
	.datac(\procI|U2|registers[28][3]~q ),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux28~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux28~14 .lut_mask = 16'hE4AA;
defparam \procI|U2|Mux28~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
cycloneive_lcell_comb \procI|U2|Mux28~11 (
// Equation(s):
// \procI|U2|Mux28~11_combout  = (\procI|register_read_addr_B [2] & (\procI|register_read_addr_B [3])) # (!\procI|register_read_addr_B [2] & ((\procI|register_read_addr_B [3] & ((\procI|U2|registers[26][3]~q ))) # (!\procI|register_read_addr_B [3] & 
// (\procI|U2|registers[18][3]~q ))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|register_read_addr_B [3]),
	.datac(\procI|U2|registers[18][3]~q ),
	.datad(\procI|U2|registers[26][3]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux28~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux28~11 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux28~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cycloneive_lcell_comb \procI|U2|Mux28~12 (
// Equation(s):
// \procI|U2|Mux28~12_combout  = (\procI|register_read_addr_B [2] & ((\procI|U2|Mux28~11_combout  & (\procI|U2|registers[30][3]~q )) # (!\procI|U2|Mux28~11_combout  & ((\procI|U2|registers[22][3]~q ))))) # (!\procI|register_read_addr_B [2] & 
// (\procI|U2|Mux28~11_combout ))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|Mux28~11_combout ),
	.datac(\procI|U2|registers[30][3]~q ),
	.datad(\procI|U2|registers[22][3]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux28~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux28~12 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux28~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N24
cycloneive_lcell_comb \procI|U2|Mux28~15 (
// Equation(s):
// \procI|U2|Mux28~15_combout  = (\procI|register_read_addr_B [1] & (((\procI|register_read_addr_B [0]) # (\procI|U2|Mux28~12_combout )))) # (!\procI|register_read_addr_B [1] & (\procI|U2|Mux28~14_combout  & (!\procI|register_read_addr_B [0])))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|U2|Mux28~14_combout ),
	.datac(\procI|register_read_addr_B [0]),
	.datad(\procI|U2|Mux28~12_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux28~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux28~15 .lut_mask = 16'hAEA4;
defparam \procI|U2|Mux28~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
cycloneive_lcell_comb \procI|U2|Mux28~16 (
// Equation(s):
// \procI|U2|Mux28~16_combout  = (\procI|register_read_addr_B [3] & ((\procI|U2|registers[27][3]~q ) # ((\procI|register_read_addr_B [2])))) # (!\procI|register_read_addr_B [3] & (((\procI|U2|registers[19][3]~q  & !\procI|register_read_addr_B [2]))))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|registers[27][3]~q ),
	.datac(\procI|U2|registers[19][3]~q ),
	.datad(\procI|register_read_addr_B [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux28~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux28~16 .lut_mask = 16'hAAD8;
defparam \procI|U2|Mux28~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N22
cycloneive_lcell_comb \procI|U2|Mux28~17 (
// Equation(s):
// \procI|U2|Mux28~17_combout  = (\procI|U2|Mux28~16_combout  & (((\procI|U2|registers[31][3]~q )) # (!\procI|register_read_addr_B [2]))) # (!\procI|U2|Mux28~16_combout  & (\procI|register_read_addr_B [2] & ((\procI|U2|registers[23][3]~q ))))

	.dataa(\procI|U2|Mux28~16_combout ),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|U2|registers[31][3]~q ),
	.datad(\procI|U2|registers[23][3]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux28~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux28~17 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux28~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N6
cycloneive_lcell_comb \procI|U2|Mux28~18 (
// Equation(s):
// \procI|U2|Mux28~18_combout  = (\procI|register_read_addr_B [0] & ((\procI|U2|Mux28~15_combout  & ((\procI|U2|Mux28~17_combout ))) # (!\procI|U2|Mux28~15_combout  & (\procI|U2|Mux28~10_combout )))) # (!\procI|register_read_addr_B [0] & 
// (((\procI|U2|Mux28~15_combout ))))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|U2|Mux28~10_combout ),
	.datac(\procI|U2|Mux28~15_combout ),
	.datad(\procI|U2|Mux28~17_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux28~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux28~18 .lut_mask = 16'hF858;
defparam \procI|U2|Mux28~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneive_lcell_comb \procI|U2|Mux28~19 (
// Equation(s):
// \procI|U2|Mux28~19_combout  = (\procI|U2|data_out_B[5]~3_combout  & ((\procI|U2|Mux28~8_combout  & ((\procI|U2|Mux28~18_combout ))) # (!\procI|U2|Mux28~8_combout  & (\procI|U2|Mux28~3_combout )))) # (!\procI|U2|data_out_B[5]~3_combout  & 
// (((\procI|U2|Mux28~8_combout ))))

	.dataa(\procI|U2|data_out_B[5]~3_combout ),
	.datab(\procI|U2|Mux28~3_combout ),
	.datac(\procI|U2|Mux28~8_combout ),
	.datad(\procI|U2|Mux28~18_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux28~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux28~19 .lut_mask = 16'hF858;
defparam \procI|U2|Mux28~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneive_lcell_comb \procI|U2|Mux28~20 (
// Equation(s):
// \procI|U2|Mux28~20_combout  = (\procI|U2|Mux28~19_combout  & ((\procI|register_read_addr_B [4]) # (\procI|U2|data_out_B[5]~4_combout )))

	.dataa(gnd),
	.datab(\procI|U2|Mux28~19_combout ),
	.datac(\procI|register_read_addr_B [4]),
	.datad(\procI|U2|data_out_B[5]~4_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux28~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux28~20 .lut_mask = 16'hCCC0;
defparam \procI|U2|Mux28~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N7
dffeas \procI|U2|data_out_B[3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux28~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_B[3] .is_wysiwyg = "true";
defparam \procI|U2|data_out_B[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
cycloneive_lcell_comb \procI|Mux12~0 (
// Equation(s):
// \procI|Mux12~0_combout  = (\procI|opcode_2 [2] & (\procI|U2|data_out_B [3])) # (!\procI|opcode_2 [2] & ((\procI|B [3])))

	.dataa(\procI|U2|data_out_B [3]),
	.datab(gnd),
	.datac(\procI|B [3]),
	.datad(\procI|opcode_2 [2]),
	.cin(gnd),
	.combout(\procI|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux12~0 .lut_mask = 16'hAAF0;
defparam \procI|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N3
dffeas \procI|dAddr[3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|dAddr[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dAddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dAddr[3] .is_wysiwyg = "true";
defparam \procI|dAddr[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y33_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [2]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y29_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [2]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y21_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode423w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode461w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [2]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y30_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [2]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneive_lcell_comb \dataMemI|altsyncram_component|auto_generated|mux2|result_node[2]~0 (
// Equation(s):
// \dataMemI|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout  = (\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & (((\dataMemI|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & ((\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMemI|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # 
// (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & (\dataMemI|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\dataMemI|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(\dataMemI|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\dataMemI|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.cin(gnd),
	.combout(\dataMemI|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|mux2|result_node[2]~0 .lut_mask = 16'hF4A4;
defparam \dataMemI|altsyncram_component|auto_generated|mux2|result_node[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \dataMemI|altsyncram_component|auto_generated|mux2|result_node[2]~1 (
// Equation(s):
// \dataMemI|altsyncram_component|auto_generated|mux2|result_node[2]~1_combout  = (\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & ((\dataMemI|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout  & 
// ((\dataMemI|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # (!\dataMemI|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout  & (\dataMemI|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) # 
// (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & (((\dataMemI|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout ))))

	.dataa(\dataMemI|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datab(\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\dataMemI|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datad(\dataMemI|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout ),
	.cin(gnd),
	.combout(\dataMemI|altsyncram_component|auto_generated|mux2|result_node[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|mux2|result_node[2]~1 .lut_mask = 16'hF388;
defparam \dataMemI|altsyncram_component|auto_generated|mux2|result_node[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cycloneive_lcell_comb \procI|Mux140~0 (
// Equation(s):
// \procI|Mux140~0_combout  = (\procI|I [1] & (((!\procI|I [0])))) # (!\procI|I [1] & ((\procI|I [0] & (\procI|U1|Add2~4_combout )) # (!\procI|I [0] & ((\procI|U1|Add3~4_combout )))))

	.dataa(\procI|I [1]),
	.datab(\procI|U1|Add2~4_combout ),
	.datac(\procI|I [0]),
	.datad(\procI|U1|Add3~4_combout ),
	.cin(gnd),
	.combout(\procI|Mux140~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux140~0 .lut_mask = 16'h4F4A;
defparam \procI|Mux140~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cycloneive_lcell_comb \procI|U1|RESULT~0 (
// Equation(s):
// \procI|U1|RESULT~0_combout  = (\procI|Imm [2] & \procI|A [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\procI|Imm [2]),
	.datad(\procI|A [2]),
	.cin(gnd),
	.combout(\procI|U1|RESULT~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|RESULT~0 .lut_mask = 16'hF000;
defparam \procI|U1|RESULT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneive_lcell_comb \procI|Mux140~1 (
// Equation(s):
// \procI|Mux140~1_combout  = (\procI|Mux140~0_combout  & ((\procI|A [1]) # ((!\procI|I [1])))) # (!\procI|Mux140~0_combout  & (((\procI|I [1] & \procI|U1|RESULT~0_combout ))))

	.dataa(\procI|A [1]),
	.datab(\procI|Mux140~0_combout ),
	.datac(\procI|I [1]),
	.datad(\procI|U1|RESULT~0_combout ),
	.cin(gnd),
	.combout(\procI|Mux140~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux140~1 .lut_mask = 16'hBC8C;
defparam \procI|Mux140~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N6
cycloneive_lcell_comb \procI|Mux140~2 (
// Equation(s):
// \procI|Mux140~2_combout  = (\procI|register_data_in[2]~11_combout  & (((\procI|Imm [2] & \procI|register_data_in[2]~10_combout )))) # (!\procI|register_data_in[2]~11_combout  & ((\procI|Mux140~1_combout ) # ((!\procI|register_data_in[2]~10_combout ))))

	.dataa(\procI|Mux140~1_combout ),
	.datab(\procI|Imm [2]),
	.datac(\procI|register_data_in[2]~11_combout ),
	.datad(\procI|register_data_in[2]~10_combout ),
	.cin(gnd),
	.combout(\procI|Mux140~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux140~2 .lut_mask = 16'hCA0F;
defparam \procI|Mux140~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneive_lcell_comb \procI|Mux140~3 (
// Equation(s):
// \procI|Mux140~3_combout  = (\procI|register_data_in[2]~9_combout  & (((\procI|Mux140~2_combout )))) # (!\procI|register_data_in[2]~9_combout  & ((\procI|Mux140~2_combout  & ((\procI|A [3]))) # (!\procI|Mux140~2_combout  & (\procI|B [2]))))

	.dataa(\procI|B [2]),
	.datab(\procI|A [3]),
	.datac(\procI|register_data_in[2]~9_combout ),
	.datad(\procI|Mux140~2_combout ),
	.cin(gnd),
	.combout(\procI|Mux140~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux140~3 .lut_mask = 16'hFC0A;
defparam \procI|Mux140~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneive_lcell_comb \procI|Mux140~4 (
// Equation(s):
// \procI|Mux140~4_combout  = (\procI|register_data_in[2]~12_combout  & (((\procI|register_data_in[2]~13_combout  & \procI|Mux140~3_combout )))) # (!\procI|register_data_in[2]~12_combout  & 
// ((\dataMemI|altsyncram_component|auto_generated|mux2|result_node[2]~1_combout ) # ((!\procI|register_data_in[2]~13_combout ))))

	.dataa(\procI|register_data_in[2]~12_combout ),
	.datab(\dataMemI|altsyncram_component|auto_generated|mux2|result_node[2]~1_combout ),
	.datac(\procI|register_data_in[2]~13_combout ),
	.datad(\procI|Mux140~3_combout ),
	.cin(gnd),
	.combout(\procI|Mux140~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux140~4 .lut_mask = 16'hE545;
defparam \procI|Mux140~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneive_lcell_comb \procI|Mux140~5 (
// Equation(s):
// \procI|Mux140~5_combout  = (\procI|register_data_in[2]~8_combout  & (((\procI|Mux140~4_combout )))) # (!\procI|register_data_in[2]~8_combout  & ((\procI|Mux140~4_combout  & ((\procI|U1|Add0~4_combout ))) # (!\procI|Mux140~4_combout  & 
// (\procI|U1|Add1~4_combout ))))

	.dataa(\procI|register_data_in[2]~8_combout ),
	.datab(\procI|U1|Add1~4_combout ),
	.datac(\procI|U1|Add0~4_combout ),
	.datad(\procI|Mux140~4_combout ),
	.cin(gnd),
	.combout(\procI|Mux140~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux140~5 .lut_mask = 16'hFA44;
defparam \procI|Mux140~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneive_lcell_comb \procI|Mux140~6 (
// Equation(s):
// \procI|Mux140~6_combout  = (\procI|Mux140~5_combout  & ((\procI|I [1]) # (\procI|register_data_in[2]~8_combout )))

	.dataa(\procI|I [1]),
	.datab(gnd),
	.datac(\procI|register_data_in[2]~8_combout ),
	.datad(\procI|Mux140~5_combout ),
	.cin(gnd),
	.combout(\procI|Mux140~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux140~6 .lut_mask = 16'hFA00;
defparam \procI|Mux140~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N1
dffeas \procI|register_data_in[2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux140~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|register_write_addr[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_data_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_data_in[2] .is_wysiwyg = "true";
defparam \procI|register_data_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N2
cycloneive_lcell_comb \procI|U2|registers~39 (
// Equation(s):
// \procI|U2|registers~39_combout  = (\procI|register_data_in [2] & !\rstN~q )

	.dataa(\procI|register_data_in [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\rstN~q ),
	.cin(gnd),
	.combout(\procI|U2|registers~39_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~39 .lut_mask = 16'h00AA;
defparam \procI|U2|registers~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N11
dffeas \procI|U2|registers[3][2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[3][13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[3][2] .is_wysiwyg = "true";
defparam \procI|U2|registers[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneive_lcell_comb \procI|U2|Mux13~6 (
// Equation(s):
// \procI|U2|Mux13~6_combout  = (\procI|register_read_addr_A [1] & (((\procI|register_read_addr_A [0])))) # (!\procI|register_read_addr_A [1] & ((\procI|register_read_addr_A [0] & ((\procI|U2|registers[1][2]~q ))) # (!\procI|register_read_addr_A [0] & 
// (\procI|U2|registers[0][2]~q ))))

	.dataa(\procI|register_read_addr_A [1]),
	.datab(\procI|U2|registers[0][2]~q ),
	.datac(\procI|U2|registers[1][2]~q ),
	.datad(\procI|register_read_addr_A [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux13~6 .lut_mask = 16'hFA44;
defparam \procI|U2|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N16
cycloneive_lcell_comb \procI|U2|Mux13~7 (
// Equation(s):
// \procI|U2|Mux13~7_combout  = (\procI|U2|Mux13~6_combout  & ((\procI|U2|registers[3][2]~q ) # ((!\procI|register_read_addr_A [1])))) # (!\procI|U2|Mux13~6_combout  & (((\procI|U2|registers[2][2]~q  & \procI|register_read_addr_A [1]))))

	.dataa(\procI|U2|registers[3][2]~q ),
	.datab(\procI|U2|Mux13~6_combout ),
	.datac(\procI|U2|registers[2][2]~q ),
	.datad(\procI|register_read_addr_A [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux13~7 .lut_mask = 16'hB8CC;
defparam \procI|U2|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N4
cycloneive_lcell_comb \procI|U2|Mux13~4 (
// Equation(s):
// \procI|U2|Mux13~4_combout  = (\procI|U2|data_out_A[15]~1_combout  & (((\procI|U2|data_out_A[15]~2_combout )))) # (!\procI|U2|data_out_A[15]~1_combout  & ((\procI|U2|data_out_A[15]~2_combout  & ((\procI|U2|registers[13][2]~q ))) # 
// (!\procI|U2|data_out_A[15]~2_combout  & (\procI|U2|registers[12][2]~q ))))

	.dataa(\procI|U2|registers[12][2]~q ),
	.datab(\procI|U2|data_out_A[15]~1_combout ),
	.datac(\procI|U2|registers[13][2]~q ),
	.datad(\procI|U2|data_out_A[15]~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux13~4 .lut_mask = 16'hFC22;
defparam \procI|U2|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N24
cycloneive_lcell_comb \procI|U2|Mux13~2 (
// Equation(s):
// \procI|U2|Mux13~2_combout  = (\procI|register_read_addr_A [0] & (\procI|register_read_addr_A [1])) # (!\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1] & (\procI|U2|registers[10][2]~q )) # (!\procI|register_read_addr_A [1] & 
// ((\procI|U2|registers[8][2]~q )))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[10][2]~q ),
	.datad(\procI|U2|registers[8][2]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux13~2 .lut_mask = 16'hD9C8;
defparam \procI|U2|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
cycloneive_lcell_comb \procI|U2|Mux13~3 (
// Equation(s):
// \procI|U2|Mux13~3_combout  = (\procI|register_read_addr_A [0] & ((\procI|U2|Mux13~2_combout  & ((\procI|U2|registers[11][2]~q ))) # (!\procI|U2|Mux13~2_combout  & (\procI|U2|registers[9][2]~q )))) # (!\procI|register_read_addr_A [0] & 
// (((\procI|U2|Mux13~2_combout ))))

	.dataa(\procI|U2|registers[9][2]~q ),
	.datab(\procI|register_read_addr_A [0]),
	.datac(\procI|U2|registers[11][2]~q ),
	.datad(\procI|U2|Mux13~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux13~3 .lut_mask = 16'hF388;
defparam \procI|U2|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N26
cycloneive_lcell_comb \procI|U2|Mux13~5 (
// Equation(s):
// \procI|U2|Mux13~5_combout  = (\procI|U2|Mux13~4_combout  & (((\procI|U2|registers[15][2]~q )) # (!\procI|U2|data_out_A[15]~1_combout ))) # (!\procI|U2|Mux13~4_combout  & (\procI|U2|data_out_A[15]~1_combout  & (\procI|U2|Mux13~3_combout )))

	.dataa(\procI|U2|Mux13~4_combout ),
	.datab(\procI|U2|data_out_A[15]~1_combout ),
	.datac(\procI|U2|Mux13~3_combout ),
	.datad(\procI|U2|registers[15][2]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux13~5 .lut_mask = 16'hEA62;
defparam \procI|U2|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N12
cycloneive_lcell_comb \procI|U2|Mux13~8 (
// Equation(s):
// \procI|U2|Mux13~8_combout  = (\procI|U2|data_out_A[15]~3_combout  & (((\procI|U2|Mux13~5_combout ) # (\procI|U2|data_out_A[15]~0_combout )))) # (!\procI|U2|data_out_A[15]~3_combout  & (\procI|U2|Mux13~7_combout  & ((!\procI|U2|data_out_A[15]~0_combout 
// ))))

	.dataa(\procI|U2|data_out_A[15]~3_combout ),
	.datab(\procI|U2|Mux13~7_combout ),
	.datac(\procI|U2|Mux13~5_combout ),
	.datad(\procI|U2|data_out_A[15]~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux13~8 .lut_mask = 16'hAAE4;
defparam \procI|U2|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N8
cycloneive_lcell_comb \procI|U2|Mux13~16 (
// Equation(s):
// \procI|U2|Mux13~16_combout  = (\procI|register_read_addr_A [3] & ((\procI|register_read_addr_A [2]) # ((\procI|U2|registers[27][2]~q )))) # (!\procI|register_read_addr_A [3] & (!\procI|register_read_addr_A [2] & ((\procI|U2|registers[19][2]~q ))))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[27][2]~q ),
	.datad(\procI|U2|registers[19][2]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux13~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux13~16 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux13~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N8
cycloneive_lcell_comb \procI|U2|Mux13~17 (
// Equation(s):
// \procI|U2|Mux13~17_combout  = (\procI|register_read_addr_A [2] & ((\procI|U2|Mux13~16_combout  & (\procI|U2|registers[31][2]~q )) # (!\procI|U2|Mux13~16_combout  & ((\procI|U2|registers[23][2]~q ))))) # (!\procI|register_read_addr_A [2] & 
// (((\procI|U2|Mux13~16_combout ))))

	.dataa(\procI|U2|registers[31][2]~q ),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[23][2]~q ),
	.datad(\procI|U2|Mux13~16_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux13~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux13~17 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux13~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneive_lcell_comb \procI|U2|Mux13~13 (
// Equation(s):
// \procI|U2|Mux13~13_combout  = (\procI|register_read_addr_A [2] & (((\procI|U2|registers[20][2]~q ) # (\procI|register_read_addr_A [3])))) # (!\procI|register_read_addr_A [2] & (\procI|U2|registers[16][2]~q  & ((!\procI|register_read_addr_A [3]))))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|U2|registers[16][2]~q ),
	.datac(\procI|U2|registers[20][2]~q ),
	.datad(\procI|register_read_addr_A [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux13~13 .lut_mask = 16'hAAE4;
defparam \procI|U2|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N8
cycloneive_lcell_comb \procI|U2|Mux13~14 (
// Equation(s):
// \procI|U2|Mux13~14_combout  = (\procI|U2|Mux13~13_combout  & ((\procI|U2|registers[28][2]~q ) # ((!\procI|register_read_addr_A [3])))) # (!\procI|U2|Mux13~13_combout  & (((\procI|U2|registers[24][2]~q  & \procI|register_read_addr_A [3]))))

	.dataa(\procI|U2|registers[28][2]~q ),
	.datab(\procI|U2|Mux13~13_combout ),
	.datac(\procI|U2|registers[24][2]~q ),
	.datad(\procI|register_read_addr_A [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux13~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux13~14 .lut_mask = 16'hB8CC;
defparam \procI|U2|Mux13~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N8
cycloneive_lcell_comb \procI|U2|Mux13~11 (
// Equation(s):
// \procI|U2|Mux13~11_combout  = (\procI|register_read_addr_A [2] & (((\procI|U2|registers[21][2]~q ) # (\procI|register_read_addr_A [3])))) # (!\procI|register_read_addr_A [2] & (\procI|U2|registers[17][2]~q  & ((!\procI|register_read_addr_A [3]))))

	.dataa(\procI|U2|registers[17][2]~q ),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[21][2]~q ),
	.datad(\procI|register_read_addr_A [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux13~11 .lut_mask = 16'hCCE2;
defparam \procI|U2|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
cycloneive_lcell_comb \procI|U2|Mux13~12 (
// Equation(s):
// \procI|U2|Mux13~12_combout  = (\procI|register_read_addr_A [3] & ((\procI|U2|Mux13~11_combout  & (\procI|U2|registers[29][2]~q )) # (!\procI|U2|Mux13~11_combout  & ((\procI|U2|registers[25][2]~q ))))) # (!\procI|register_read_addr_A [3] & 
// (((\procI|U2|Mux13~11_combout ))))

	.dataa(\procI|U2|registers[29][2]~q ),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[25][2]~q ),
	.datad(\procI|U2|Mux13~11_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux13~12 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N22
cycloneive_lcell_comb \procI|U2|Mux13~15 (
// Equation(s):
// \procI|U2|Mux13~15_combout  = (\procI|register_read_addr_A [1] & (((\procI|register_read_addr_A [0])))) # (!\procI|register_read_addr_A [1] & ((\procI|register_read_addr_A [0] & ((\procI|U2|Mux13~12_combout ))) # (!\procI|register_read_addr_A [0] & 
// (\procI|U2|Mux13~14_combout ))))

	.dataa(\procI|U2|Mux13~14_combout ),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|register_read_addr_A [0]),
	.datad(\procI|U2|Mux13~12_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux13~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux13~15 .lut_mask = 16'hF2C2;
defparam \procI|U2|Mux13~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N26
cycloneive_lcell_comb \procI|U2|Mux13~9 (
// Equation(s):
// \procI|U2|Mux13~9_combout  = (\procI|register_read_addr_A [3] & ((\procI|register_read_addr_A [2]) # ((\procI|U2|registers[26][2]~q )))) # (!\procI|register_read_addr_A [3] & (!\procI|register_read_addr_A [2] & ((!\procI|U2|registers[18][2]~q ))))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[26][2]~q ),
	.datad(\procI|U2|registers[18][2]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux13~9 .lut_mask = 16'hA8B9;
defparam \procI|U2|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
cycloneive_lcell_comb \procI|U2|Mux13~10 (
// Equation(s):
// \procI|U2|Mux13~10_combout  = (\procI|register_read_addr_A [2] & ((\procI|U2|Mux13~9_combout  & ((\procI|U2|registers[30][2]~q ))) # (!\procI|U2|Mux13~9_combout  & (\procI|U2|registers[22][2]~q )))) # (!\procI|register_read_addr_A [2] & 
// (((\procI|U2|Mux13~9_combout ))))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|U2|registers[22][2]~q ),
	.datac(\procI|U2|registers[30][2]~q ),
	.datad(\procI|U2|Mux13~9_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux13~10 .lut_mask = 16'hF588;
defparam \procI|U2|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N16
cycloneive_lcell_comb \procI|U2|Mux13~18 (
// Equation(s):
// \procI|U2|Mux13~18_combout  = (\procI|register_read_addr_A [1] & ((\procI|U2|Mux13~15_combout  & (\procI|U2|Mux13~17_combout )) # (!\procI|U2|Mux13~15_combout  & ((\procI|U2|Mux13~10_combout ))))) # (!\procI|register_read_addr_A [1] & 
// (((\procI|U2|Mux13~15_combout ))))

	.dataa(\procI|U2|Mux13~17_combout ),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|Mux13~15_combout ),
	.datad(\procI|U2|Mux13~10_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux13~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux13~18 .lut_mask = 16'hBCB0;
defparam \procI|U2|Mux13~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N8
cycloneive_lcell_comb \procI|U2|Mux13~0 (
// Equation(s):
// \procI|U2|Mux13~0_combout  = (\procI|register_read_addr_A [1] & (((\procI|U2|registers[6][2]~q ) # (\procI|register_read_addr_A [0])))) # (!\procI|register_read_addr_A [1] & (\procI|U2|registers[4][2]~q  & ((!\procI|register_read_addr_A [0]))))

	.dataa(\procI|U2|registers[4][2]~q ),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[6][2]~q ),
	.datad(\procI|register_read_addr_A [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux13~0 .lut_mask = 16'hCCE2;
defparam \procI|U2|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N2
cycloneive_lcell_comb \procI|U2|Mux13~1 (
// Equation(s):
// \procI|U2|Mux13~1_combout  = (\procI|register_read_addr_A [0] & ((\procI|U2|Mux13~0_combout  & ((\procI|U2|registers[7][2]~q ))) # (!\procI|U2|Mux13~0_combout  & (\procI|U2|registers[5][2]~q )))) # (!\procI|register_read_addr_A [0] & 
// (((\procI|U2|Mux13~0_combout ))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|U2|registers[5][2]~q ),
	.datac(\procI|U2|registers[7][2]~q ),
	.datad(\procI|U2|Mux13~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux13~1 .lut_mask = 16'hF588;
defparam \procI|U2|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N18
cycloneive_lcell_comb \procI|U2|Mux13~19 (
// Equation(s):
// \procI|U2|Mux13~19_combout  = (\procI|U2|Mux13~8_combout  & ((\procI|U2|Mux13~18_combout ) # ((!\procI|U2|data_out_A[15]~0_combout )))) # (!\procI|U2|Mux13~8_combout  & (((\procI|U2|Mux13~1_combout  & \procI|U2|data_out_A[15]~0_combout ))))

	.dataa(\procI|U2|Mux13~8_combout ),
	.datab(\procI|U2|Mux13~18_combout ),
	.datac(\procI|U2|Mux13~1_combout ),
	.datad(\procI|U2|data_out_A[15]~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux13~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux13~19 .lut_mask = 16'hD8AA;
defparam \procI|U2|Mux13~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneive_lcell_comb \procI|U2|Mux13~20 (
// Equation(s):
// \procI|U2|Mux13~20_combout  = (\procI|U2|Mux13~19_combout  & ((\procI|register_read_addr_A [4]) # (\procI|U2|data_out_A[15]~4_combout )))

	.dataa(gnd),
	.datab(\procI|register_read_addr_A [4]),
	.datac(\procI|U2|Mux13~19_combout ),
	.datad(\procI|U2|data_out_A[15]~4_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux13~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux13~20 .lut_mask = 16'hF0C0;
defparam \procI|U2|Mux13~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N17
dffeas \procI|U2|data_out_A[2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux13~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_A[2] .is_wysiwyg = "true";
defparam \procI|U2|data_out_A[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N21
dffeas \procI|A[2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_A [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A[2] .is_wysiwyg = "true";
defparam \procI|A[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneive_lcell_comb \procI|U1|Selector14~0 (
// Equation(s):
// \procI|U1|Selector14~0_combout  = (\procI|I [0] & (\procI|A [2] & ((!\procI|I [2])))) # (!\procI|I [0] & (((\procI|B [1]) # (\procI|I [2]))))

	.dataa(\procI|I [0]),
	.datab(\procI|A [2]),
	.datac(\procI|B [1]),
	.datad(\procI|I [2]),
	.cin(gnd),
	.combout(\procI|U1|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|Selector14~0 .lut_mask = 16'h55D8;
defparam \procI|U1|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneive_lcell_comb \procI|U1|Selector14~1 (
// Equation(s):
// \procI|U1|Selector14~1_combout  = (\procI|U1|Selector14~0_combout  & (((\procI|U1|Add3~2_combout ) # (!\procI|I [2])))) # (!\procI|U1|Selector14~0_combout  & (\procI|U1|Add2~2_combout  & ((\procI|I [2]))))

	.dataa(\procI|U1|Add2~2_combout ),
	.datab(\procI|U1|Add3~2_combout ),
	.datac(\procI|U1|Selector14~0_combout ),
	.datad(\procI|I [2]),
	.cin(gnd),
	.combout(\procI|U1|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|Selector14~1 .lut_mask = 16'hCAF0;
defparam \procI|U1|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneive_lcell_comb \procI|U1|Selector15~7 (
// Equation(s):
// \procI|U1|Selector15~7_combout  = (\procI|I [0] & ((\procI|U1|Add0~2_combout ))) # (!\procI|I [0] & (\procI|U1|Add1~2_combout ))

	.dataa(\procI|I [0]),
	.datab(\procI|U1|Add1~2_combout ),
	.datac(gnd),
	.datad(\procI|U1|Add0~2_combout ),
	.cin(gnd),
	.combout(\procI|U1|Selector15~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|Selector15~7 .lut_mask = 16'hEE44;
defparam \procI|U1|Selector15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneive_lcell_comb \procI|U1|Selector15~6 (
// Equation(s):
// \procI|U1|Selector15~6_combout  = (\procI|I [0] & (((\procI|A [1] & \procI|Imm [1])))) # (!\procI|I [0] & (\procI|A [0]))

	.dataa(\procI|I [0]),
	.datab(\procI|A [0]),
	.datac(\procI|A [1]),
	.datad(\procI|Imm [1]),
	.cin(gnd),
	.combout(\procI|U1|Selector15~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|Selector15~6 .lut_mask = 16'hE444;
defparam \procI|U1|Selector15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneive_lcell_comb \procI|U1|Selector14~2 (
// Equation(s):
// \procI|U1|Selector14~2_combout  = (\procI|I [2] & (((\procI|U1|Selector15~6_combout ) # (\procI|I [3])))) # (!\procI|I [2] & (\procI|U1|Selector15~7_combout  & ((!\procI|I [3]))))

	.dataa(\procI|U1|Selector15~7_combout ),
	.datab(\procI|U1|Selector15~6_combout ),
	.datac(\procI|I [2]),
	.datad(\procI|I [3]),
	.cin(gnd),
	.combout(\procI|U1|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|Selector14~2 .lut_mask = 16'hF0CA;
defparam \procI|U1|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
cycloneive_lcell_comb \procI|U1|Equal0~9 (
// Equation(s):
// \procI|U1|Equal0~9_combout  = (\procI|A [14] & (\procI|B [14] & (\procI|B [15] $ (!\procI|A [15])))) # (!\procI|A [14] & (!\procI|B [14] & (\procI|B [15] $ (!\procI|A [15]))))

	.dataa(\procI|A [14]),
	.datab(\procI|B [14]),
	.datac(\procI|B [15]),
	.datad(\procI|A [15]),
	.cin(gnd),
	.combout(\procI|U1|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|Equal0~9 .lut_mask = 16'h9009;
defparam \procI|U1|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cycloneive_lcell_comb \procI|U1|Equal0~6 (
// Equation(s):
// \procI|U1|Equal0~6_combout  = (\procI|B [10] & (\procI|A [10] & (\procI|A [11] $ (!\procI|B [11])))) # (!\procI|B [10] & (!\procI|A [10] & (\procI|A [11] $ (!\procI|B [11]))))

	.dataa(\procI|B [10]),
	.datab(\procI|A [10]),
	.datac(\procI|A [11]),
	.datad(\procI|B [11]),
	.cin(gnd),
	.combout(\procI|U1|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|Equal0~6 .lut_mask = 16'h9009;
defparam \procI|U1|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N28
cycloneive_lcell_comb \procI|U1|Equal0~5 (
// Equation(s):
// \procI|U1|Equal0~5_combout  = (\procI|A [8] & (\procI|B [8] & (\procI|B [9] $ (!\procI|A [9])))) # (!\procI|A [8] & (!\procI|B [8] & (\procI|B [9] $ (!\procI|A [9]))))

	.dataa(\procI|A [8]),
	.datab(\procI|B [8]),
	.datac(\procI|B [9]),
	.datad(\procI|A [9]),
	.cin(gnd),
	.combout(\procI|U1|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|Equal0~5 .lut_mask = 16'h9009;
defparam \procI|U1|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cycloneive_lcell_comb \procI|U1|Equal0~7 (
// Equation(s):
// \procI|U1|Equal0~7_combout  = (\procI|U1|Equal0~6_combout  & \procI|U1|Equal0~5_combout )

	.dataa(gnd),
	.datab(\procI|U1|Equal0~6_combout ),
	.datac(gnd),
	.datad(\procI|U1|Equal0~5_combout ),
	.cin(gnd),
	.combout(\procI|U1|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|Equal0~7 .lut_mask = 16'hCC00;
defparam \procI|U1|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cycloneive_lcell_comb \procI|U1|Equal0~8 (
// Equation(s):
// \procI|U1|Equal0~8_combout  = (\procI|A [13] & (\procI|B [13] & (\procI|A [12] $ (!\procI|B [12])))) # (!\procI|A [13] & (!\procI|B [13] & (\procI|A [12] $ (!\procI|B [12]))))

	.dataa(\procI|A [13]),
	.datab(\procI|B [13]),
	.datac(\procI|A [12]),
	.datad(\procI|B [12]),
	.cin(gnd),
	.combout(\procI|U1|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|Equal0~8 .lut_mask = 16'h9009;
defparam \procI|U1|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cycloneive_lcell_comb \procI|U1|Equal0~2 (
// Equation(s):
// \procI|U1|Equal0~2_combout  = (\procI|A [4] & (\procI|B [4] & (\procI|B [5] $ (!\procI|A [5])))) # (!\procI|A [4] & (!\procI|B [4] & (\procI|B [5] $ (!\procI|A [5]))))

	.dataa(\procI|A [4]),
	.datab(\procI|B [4]),
	.datac(\procI|B [5]),
	.datad(\procI|A [5]),
	.cin(gnd),
	.combout(\procI|U1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|Equal0~2 .lut_mask = 16'h9009;
defparam \procI|U1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cycloneive_lcell_comb \procI|U1|Equal0~0 (
// Equation(s):
// \procI|U1|Equal0~0_combout  = (\procI|B [0] & (\procI|A [0] & (\procI|A [1] $ (!\procI|B [1])))) # (!\procI|B [0] & (!\procI|A [0] & (\procI|A [1] $ (!\procI|B [1]))))

	.dataa(\procI|B [0]),
	.datab(\procI|A [1]),
	.datac(\procI|A [0]),
	.datad(\procI|B [1]),
	.cin(gnd),
	.combout(\procI|U1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|Equal0~0 .lut_mask = 16'h8421;
defparam \procI|U1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
cycloneive_lcell_comb \procI|U1|Equal0~1 (
// Equation(s):
// \procI|U1|Equal0~1_combout  = (\procI|B [2] & (\procI|A [2] & (\procI|A [3] $ (!\procI|B [3])))) # (!\procI|B [2] & (!\procI|A [2] & (\procI|A [3] $ (!\procI|B [3]))))

	.dataa(\procI|B [2]),
	.datab(\procI|A [3]),
	.datac(\procI|B [3]),
	.datad(\procI|A [2]),
	.cin(gnd),
	.combout(\procI|U1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|Equal0~1 .lut_mask = 16'h8241;
defparam \procI|U1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N6
cycloneive_lcell_comb \procI|U1|Equal0~3 (
// Equation(s):
// \procI|U1|Equal0~3_combout  = (\procI|B [6] & (\procI|A [6] & (\procI|B [7] $ (!\procI|A [7])))) # (!\procI|B [6] & (!\procI|A [6] & (\procI|B [7] $ (!\procI|A [7]))))

	.dataa(\procI|B [6]),
	.datab(\procI|A [6]),
	.datac(\procI|B [7]),
	.datad(\procI|A [7]),
	.cin(gnd),
	.combout(\procI|U1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|Equal0~3 .lut_mask = 16'h9009;
defparam \procI|U1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cycloneive_lcell_comb \procI|U1|Equal0~4 (
// Equation(s):
// \procI|U1|Equal0~4_combout  = (\procI|U1|Equal0~2_combout  & (\procI|U1|Equal0~0_combout  & (\procI|U1|Equal0~1_combout  & \procI|U1|Equal0~3_combout )))

	.dataa(\procI|U1|Equal0~2_combout ),
	.datab(\procI|U1|Equal0~0_combout ),
	.datac(\procI|U1|Equal0~1_combout ),
	.datad(\procI|U1|Equal0~3_combout ),
	.cin(gnd),
	.combout(\procI|U1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|Equal0~4 .lut_mask = 16'h8000;
defparam \procI|U1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneive_lcell_comb \procI|U1|Equal0~10 (
// Equation(s):
// \procI|U1|Equal0~10_combout  = (\procI|U1|Equal0~9_combout  & (\procI|U1|Equal0~7_combout  & (\procI|U1|Equal0~8_combout  & \procI|U1|Equal0~4_combout )))

	.dataa(\procI|U1|Equal0~9_combout ),
	.datab(\procI|U1|Equal0~7_combout ),
	.datac(\procI|U1|Equal0~8_combout ),
	.datad(\procI|U1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\procI|U1|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|Equal0~10 .lut_mask = 16'h8000;
defparam \procI|U1|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneive_lcell_comb \procI|U1|LessThan0~1 (
// Equation(s):
// \procI|U1|LessThan0~1_cout  = CARRY((\procI|A [0] & !\procI|B [0]))

	.dataa(\procI|A [0]),
	.datab(\procI|B [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\procI|U1|LessThan0~1_cout ));
// synopsys translate_off
defparam \procI|U1|LessThan0~1 .lut_mask = 16'h0022;
defparam \procI|U1|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneive_lcell_comb \procI|U1|LessThan0~3 (
// Equation(s):
// \procI|U1|LessThan0~3_cout  = CARRY((\procI|A [1] & (\procI|B [1] & !\procI|U1|LessThan0~1_cout )) # (!\procI|A [1] & ((\procI|B [1]) # (!\procI|U1|LessThan0~1_cout ))))

	.dataa(\procI|A [1]),
	.datab(\procI|B [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|LessThan0~1_cout ),
	.combout(),
	.cout(\procI|U1|LessThan0~3_cout ));
// synopsys translate_off
defparam \procI|U1|LessThan0~3 .lut_mask = 16'h004D;
defparam \procI|U1|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \procI|U1|LessThan0~5 (
// Equation(s):
// \procI|U1|LessThan0~5_cout  = CARRY((\procI|A [2] & ((!\procI|U1|LessThan0~3_cout ) # (!\procI|B [2]))) # (!\procI|A [2] & (!\procI|B [2] & !\procI|U1|LessThan0~3_cout )))

	.dataa(\procI|A [2]),
	.datab(\procI|B [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|LessThan0~3_cout ),
	.combout(),
	.cout(\procI|U1|LessThan0~5_cout ));
// synopsys translate_off
defparam \procI|U1|LessThan0~5 .lut_mask = 16'h002B;
defparam \procI|U1|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneive_lcell_comb \procI|U1|LessThan0~7 (
// Equation(s):
// \procI|U1|LessThan0~7_cout  = CARRY((\procI|B [3] & ((!\procI|U1|LessThan0~5_cout ) # (!\procI|A [3]))) # (!\procI|B [3] & (!\procI|A [3] & !\procI|U1|LessThan0~5_cout )))

	.dataa(\procI|B [3]),
	.datab(\procI|A [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|LessThan0~5_cout ),
	.combout(),
	.cout(\procI|U1|LessThan0~7_cout ));
// synopsys translate_off
defparam \procI|U1|LessThan0~7 .lut_mask = 16'h002B;
defparam \procI|U1|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneive_lcell_comb \procI|U1|LessThan0~9 (
// Equation(s):
// \procI|U1|LessThan0~9_cout  = CARRY((\procI|B [4] & (\procI|A [4] & !\procI|U1|LessThan0~7_cout )) # (!\procI|B [4] & ((\procI|A [4]) # (!\procI|U1|LessThan0~7_cout ))))

	.dataa(\procI|B [4]),
	.datab(\procI|A [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|LessThan0~7_cout ),
	.combout(),
	.cout(\procI|U1|LessThan0~9_cout ));
// synopsys translate_off
defparam \procI|U1|LessThan0~9 .lut_mask = 16'h004D;
defparam \procI|U1|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_lcell_comb \procI|U1|LessThan0~11 (
// Equation(s):
// \procI|U1|LessThan0~11_cout  = CARRY((\procI|A [5] & (\procI|B [5] & !\procI|U1|LessThan0~9_cout )) # (!\procI|A [5] & ((\procI|B [5]) # (!\procI|U1|LessThan0~9_cout ))))

	.dataa(\procI|A [5]),
	.datab(\procI|B [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|LessThan0~9_cout ),
	.combout(),
	.cout(\procI|U1|LessThan0~11_cout ));
// synopsys translate_off
defparam \procI|U1|LessThan0~11 .lut_mask = 16'h004D;
defparam \procI|U1|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneive_lcell_comb \procI|U1|LessThan0~13 (
// Equation(s):
// \procI|U1|LessThan0~13_cout  = CARRY((\procI|B [6] & (\procI|A [6] & !\procI|U1|LessThan0~11_cout )) # (!\procI|B [6] & ((\procI|A [6]) # (!\procI|U1|LessThan0~11_cout ))))

	.dataa(\procI|B [6]),
	.datab(\procI|A [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|LessThan0~11_cout ),
	.combout(),
	.cout(\procI|U1|LessThan0~13_cout ));
// synopsys translate_off
defparam \procI|U1|LessThan0~13 .lut_mask = 16'h004D;
defparam \procI|U1|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneive_lcell_comb \procI|U1|LessThan0~15 (
// Equation(s):
// \procI|U1|LessThan0~15_cout  = CARRY((\procI|B [7] & ((!\procI|U1|LessThan0~13_cout ) # (!\procI|A [7]))) # (!\procI|B [7] & (!\procI|A [7] & !\procI|U1|LessThan0~13_cout )))

	.dataa(\procI|B [7]),
	.datab(\procI|A [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|LessThan0~13_cout ),
	.combout(),
	.cout(\procI|U1|LessThan0~15_cout ));
// synopsys translate_off
defparam \procI|U1|LessThan0~15 .lut_mask = 16'h002B;
defparam \procI|U1|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneive_lcell_comb \procI|U1|LessThan0~17 (
// Equation(s):
// \procI|U1|LessThan0~17_cout  = CARRY((\procI|A [8] & ((!\procI|U1|LessThan0~15_cout ) # (!\procI|B [8]))) # (!\procI|A [8] & (!\procI|B [8] & !\procI|U1|LessThan0~15_cout )))

	.dataa(\procI|A [8]),
	.datab(\procI|B [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|LessThan0~15_cout ),
	.combout(),
	.cout(\procI|U1|LessThan0~17_cout ));
// synopsys translate_off
defparam \procI|U1|LessThan0~17 .lut_mask = 16'h002B;
defparam \procI|U1|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneive_lcell_comb \procI|U1|LessThan0~19 (
// Equation(s):
// \procI|U1|LessThan0~19_cout  = CARRY((\procI|A [9] & (\procI|B [9] & !\procI|U1|LessThan0~17_cout )) # (!\procI|A [9] & ((\procI|B [9]) # (!\procI|U1|LessThan0~17_cout ))))

	.dataa(\procI|A [9]),
	.datab(\procI|B [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|LessThan0~17_cout ),
	.combout(),
	.cout(\procI|U1|LessThan0~19_cout ));
// synopsys translate_off
defparam \procI|U1|LessThan0~19 .lut_mask = 16'h004D;
defparam \procI|U1|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneive_lcell_comb \procI|U1|LessThan0~21 (
// Equation(s):
// \procI|U1|LessThan0~21_cout  = CARRY((\procI|B [10] & (\procI|A [10] & !\procI|U1|LessThan0~19_cout )) # (!\procI|B [10] & ((\procI|A [10]) # (!\procI|U1|LessThan0~19_cout ))))

	.dataa(\procI|B [10]),
	.datab(\procI|A [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|LessThan0~19_cout ),
	.combout(),
	.cout(\procI|U1|LessThan0~21_cout ));
// synopsys translate_off
defparam \procI|U1|LessThan0~21 .lut_mask = 16'h004D;
defparam \procI|U1|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \procI|U1|LessThan0~23 (
// Equation(s):
// \procI|U1|LessThan0~23_cout  = CARRY((\procI|A [11] & (\procI|B [11] & !\procI|U1|LessThan0~21_cout )) # (!\procI|A [11] & ((\procI|B [11]) # (!\procI|U1|LessThan0~21_cout ))))

	.dataa(\procI|A [11]),
	.datab(\procI|B [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|LessThan0~21_cout ),
	.combout(),
	.cout(\procI|U1|LessThan0~23_cout ));
// synopsys translate_off
defparam \procI|U1|LessThan0~23 .lut_mask = 16'h004D;
defparam \procI|U1|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \procI|U1|LessThan0~25 (
// Equation(s):
// \procI|U1|LessThan0~25_cout  = CARRY((\procI|A [12] & ((!\procI|U1|LessThan0~23_cout ) # (!\procI|B [12]))) # (!\procI|A [12] & (!\procI|B [12] & !\procI|U1|LessThan0~23_cout )))

	.dataa(\procI|A [12]),
	.datab(\procI|B [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|LessThan0~23_cout ),
	.combout(),
	.cout(\procI|U1|LessThan0~25_cout ));
// synopsys translate_off
defparam \procI|U1|LessThan0~25 .lut_mask = 16'h002B;
defparam \procI|U1|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneive_lcell_comb \procI|U1|LessThan0~27 (
// Equation(s):
// \procI|U1|LessThan0~27_cout  = CARRY((\procI|B [13] & ((!\procI|U1|LessThan0~25_cout ) # (!\procI|A [13]))) # (!\procI|B [13] & (!\procI|A [13] & !\procI|U1|LessThan0~25_cout )))

	.dataa(\procI|B [13]),
	.datab(\procI|A [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|LessThan0~25_cout ),
	.combout(),
	.cout(\procI|U1|LessThan0~27_cout ));
// synopsys translate_off
defparam \procI|U1|LessThan0~27 .lut_mask = 16'h002B;
defparam \procI|U1|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneive_lcell_comb \procI|U1|LessThan0~29 (
// Equation(s):
// \procI|U1|LessThan0~29_cout  = CARRY((\procI|A [14] & ((!\procI|U1|LessThan0~27_cout ) # (!\procI|B [14]))) # (!\procI|A [14] & (!\procI|B [14] & !\procI|U1|LessThan0~27_cout )))

	.dataa(\procI|A [14]),
	.datab(\procI|B [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|LessThan0~27_cout ),
	.combout(),
	.cout(\procI|U1|LessThan0~29_cout ));
// synopsys translate_off
defparam \procI|U1|LessThan0~29 .lut_mask = 16'h002B;
defparam \procI|U1|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneive_lcell_comb \procI|U1|LessThan0~30 (
// Equation(s):
// \procI|U1|LessThan0~30_combout  = (\procI|A [15] & (\procI|U1|LessThan0~29_cout  & \procI|B [15])) # (!\procI|A [15] & ((\procI|U1|LessThan0~29_cout ) # (\procI|B [15])))

	.dataa(gnd),
	.datab(\procI|A [15]),
	.datac(gnd),
	.datad(\procI|B [15]),
	.cin(\procI|U1|LessThan0~29_cout ),
	.combout(\procI|U1|LessThan0~30_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|LessThan0~30 .lut_mask = 16'hF330;
defparam \procI|U1|LessThan0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N6
cycloneive_lcell_comb \procI|U1|Selector14~3 (
// Equation(s):
// \procI|U1|Selector14~3_combout  = (\procI|I [3] & ((\procI|I [0]) # ((!\procI|U1|Equal0~10_combout  & \procI|U1|LessThan0~30_combout )))) # (!\procI|I [3] & (((!\procI|I [0]))))

	.dataa(\procI|U1|Equal0~10_combout ),
	.datab(\procI|I [3]),
	.datac(\procI|I [0]),
	.datad(\procI|U1|LessThan0~30_combout ),
	.cin(gnd),
	.combout(\procI|U1|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|Selector14~3 .lut_mask = 16'hC7C3;
defparam \procI|U1|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneive_lcell_comb \procI|U1|Selector14~4 (
// Equation(s):
// \procI|U1|Selector14~4_combout  = (\procI|U1|Selector14~2_combout  & (\procI|I [0] $ ((\procI|U1|Selector14~3_combout )))) # (!\procI|U1|Selector14~2_combout  & (\procI|I [0] & (\procI|U1|Selector14~3_combout  & \procI|Imm [1])))

	.dataa(\procI|I [0]),
	.datab(\procI|U1|Selector14~2_combout ),
	.datac(\procI|U1|Selector14~3_combout ),
	.datad(\procI|Imm [1]),
	.cin(gnd),
	.combout(\procI|U1|Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|Selector14~4 .lut_mask = 16'h6848;
defparam \procI|U1|Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneive_lcell_comb \procI|Mux142~7 (
// Equation(s):
// \procI|Mux142~7_combout  = (!\procI|I [1] & (\procI|I [3] $ (\procI|I [2])))

	.dataa(gnd),
	.datab(\procI|I [1]),
	.datac(\procI|I [3]),
	.datad(\procI|I [2]),
	.cin(gnd),
	.combout(\procI|Mux142~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux142~7 .lut_mask = 16'h0330;
defparam \procI|Mux142~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneive_lcell_comb \procI|Mux141~3 (
// Equation(s):
// \procI|Mux141~3_combout  = (\procI|U1|Selector14~1_combout  & ((\procI|Mux142~7_combout ) # ((\procI|I [1] & \procI|U1|Selector14~4_combout )))) # (!\procI|U1|Selector14~1_combout  & (\procI|I [1] & (\procI|U1|Selector14~4_combout )))

	.dataa(\procI|U1|Selector14~1_combout ),
	.datab(\procI|I [1]),
	.datac(\procI|U1|Selector14~4_combout ),
	.datad(\procI|Mux142~7_combout ),
	.cin(gnd),
	.combout(\procI|Mux141~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux141~3 .lut_mask = 16'hEAC0;
defparam \procI|Mux141~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N15
dffeas \procI|dDataO[1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|A [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|Mux0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dDataO [1]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dDataO[1] .is_wysiwyg = "true";
defparam \procI|dDataO[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y22_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode423w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode461w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [1]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y20_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [1]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneive_lcell_comb \procI|Mux141~0 (
// Equation(s):
// \procI|Mux141~0_combout  = (\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & (\dataMemI|altsyncram_component|auto_generated|address_reg_a [1])) # (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMemI|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\dataMemI|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\dataMemI|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\dataMemI|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(\dataMemI|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\procI|Mux141~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux141~0 .lut_mask = 16'hDC98;
defparam \procI|Mux141~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y24_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [1]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y18_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [1]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N20
cycloneive_lcell_comb \procI|Mux141~1 (
// Equation(s):
// \procI|Mux141~1_combout  = (\procI|Mux141~0_combout  & (((\dataMemI|altsyncram_component|auto_generated|ram_block1a49~portadataout ) # (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\procI|Mux141~0_combout  & 
// (\dataMemI|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ((\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\procI|Mux141~0_combout ),
	.datab(\dataMemI|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datac(\dataMemI|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datad(\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\procI|Mux141~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux141~1 .lut_mask = 16'hE4AA;
defparam \procI|Mux141~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneive_lcell_comb \procI|Mux141~2 (
// Equation(s):
// \procI|Mux141~2_combout  = (\procI|opcode_3 [2] & (\procI|Mux141~1_combout )) # (!\procI|opcode_3 [2] & ((\procI|register_data_in [1])))

	.dataa(\procI|Mux141~1_combout ),
	.datab(gnd),
	.datac(\procI|register_data_in [1]),
	.datad(\procI|opcode_3 [2]),
	.cin(gnd),
	.combout(\procI|Mux141~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux141~2 .lut_mask = 16'hAAF0;
defparam \procI|Mux141~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneive_lcell_comb \procI|Mux141~4 (
// Equation(s):
// \procI|Mux141~4_combout  = (\procI|Mux142~3_combout  & (((\procI|Mux141~2_combout )))) # (!\procI|Mux142~3_combout  & (\procI|Mux141~3_combout  & (\procI|Mux142~0_combout )))

	.dataa(\procI|Mux142~3_combout ),
	.datab(\procI|Mux141~3_combout ),
	.datac(\procI|Mux142~0_combout ),
	.datad(\procI|Mux141~2_combout ),
	.cin(gnd),
	.combout(\procI|Mux141~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux141~4 .lut_mask = 16'hEA40;
defparam \procI|Mux141~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N27
dffeas \procI|register_data_in[1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux141~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_data_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_data_in[1] .is_wysiwyg = "true";
defparam \procI|register_data_in[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cycloneive_lcell_comb \procI|U2|registers~37 (
// Equation(s):
// \procI|U2|registers~37_combout  = (\procI|register_data_in [1] & !\rstN~q )

	.dataa(\procI|register_data_in [1]),
	.datab(gnd),
	.datac(\rstN~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|U2|registers~37_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~37 .lut_mask = 16'h0A0A;
defparam \procI|U2|registers~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N23
dffeas \procI|U2|registers[0][1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[0][3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[0][1] .is_wysiwyg = "true";
defparam \procI|U2|registers[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N22
cycloneive_lcell_comb \procI|U2|Mux30~6 (
// Equation(s):
// \procI|U2|Mux30~6_combout  = (\procI|register_read_addr_B [0] & (\procI|register_read_addr_B [1])) # (!\procI|register_read_addr_B [0] & ((\procI|register_read_addr_B [1] & ((\procI|U2|registers[2][1]~q ))) # (!\procI|register_read_addr_B [1] & 
// (\procI|U2|registers[0][1]~q ))))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[0][1]~q ),
	.datad(\procI|U2|registers[2][1]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux30~6 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneive_lcell_comb \procI|U2|Mux30~7 (
// Equation(s):
// \procI|U2|Mux30~7_combout  = (\procI|register_read_addr_B [0] & ((\procI|U2|Mux30~6_combout  & (\procI|U2|registers[3][1]~q )) # (!\procI|U2|Mux30~6_combout  & ((\procI|U2|registers[1][1]~q ))))) # (!\procI|register_read_addr_B [0] & 
// (\procI|U2|Mux30~6_combout ))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|U2|Mux30~6_combout ),
	.datac(\procI|U2|registers[3][1]~q ),
	.datad(\procI|U2|registers[1][1]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux30~7 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneive_lcell_comb \procI|U2|Mux30~4 (
// Equation(s):
// \procI|U2|Mux30~4_combout  = (\procI|register_read_addr_B [0] & ((\procI|U2|registers[5][1]~q ) # ((\procI|register_read_addr_B [1])))) # (!\procI|register_read_addr_B [0] & (((\procI|U2|registers[4][1]~q  & !\procI|register_read_addr_B [1]))))

	.dataa(\procI|U2|registers[5][1]~q ),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[4][1]~q ),
	.datad(\procI|register_read_addr_B [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux30~4 .lut_mask = 16'hCCB8;
defparam \procI|U2|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cycloneive_lcell_comb \procI|U2|Mux30~5 (
// Equation(s):
// \procI|U2|Mux30~5_combout  = (\procI|U2|Mux30~4_combout  & (((\procI|U2|registers[7][1]~q )) # (!\procI|register_read_addr_B [1]))) # (!\procI|U2|Mux30~4_combout  & (\procI|register_read_addr_B [1] & ((\procI|U2|registers[6][1]~q ))))

	.dataa(\procI|U2|Mux30~4_combout ),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[7][1]~q ),
	.datad(\procI|U2|registers[6][1]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux30~5 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N22
cycloneive_lcell_comb \procI|U2|Mux30~8 (
// Equation(s):
// \procI|U2|Mux30~8_combout  = (\procI|U2|data_out_B[5]~0_combout  & (((\procI|U2|Mux30~5_combout ) # (\procI|U2|data_out_B[5]~3_combout )))) # (!\procI|U2|data_out_B[5]~0_combout  & (\procI|U2|Mux30~7_combout  & ((!\procI|U2|data_out_B[5]~3_combout ))))

	.dataa(\procI|U2|Mux30~7_combout ),
	.datab(\procI|U2|data_out_B[5]~0_combout ),
	.datac(\procI|U2|Mux30~5_combout ),
	.datad(\procI|U2|data_out_B[5]~3_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux30~8 .lut_mask = 16'hCCE2;
defparam \procI|U2|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N20
cycloneive_lcell_comb \procI|U2|Mux30~0 (
// Equation(s):
// \procI|U2|Mux30~0_combout  = (\procI|register_read_addr_B [0] & ((\procI|register_read_addr_B [1]) # ((\procI|U2|registers[9][1]~q )))) # (!\procI|register_read_addr_B [0] & (!\procI|register_read_addr_B [1] & (\procI|U2|registers[8][1]~q )))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[8][1]~q ),
	.datad(\procI|U2|registers[9][1]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux30~0 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N18
cycloneive_lcell_comb \procI|U2|Mux30~1 (
// Equation(s):
// \procI|U2|Mux30~1_combout  = (\procI|register_read_addr_B [1] & ((\procI|U2|Mux30~0_combout  & ((\procI|U2|registers[11][1]~q ))) # (!\procI|U2|Mux30~0_combout  & (\procI|U2|registers[10][1]~q )))) # (!\procI|register_read_addr_B [1] & 
// (((\procI|U2|Mux30~0_combout ))))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|U2|registers[10][1]~q ),
	.datac(\procI|U2|registers[11][1]~q ),
	.datad(\procI|U2|Mux30~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux30~1 .lut_mask = 16'hF588;
defparam \procI|U2|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneive_lcell_comb \procI|U2|Mux30~2 (
// Equation(s):
// \procI|U2|Mux30~2_combout  = (\procI|U2|data_out_B[5]~2_combout  & (\procI|U2|data_out_B[5]~1_combout )) # (!\procI|U2|data_out_B[5]~2_combout  & ((\procI|U2|data_out_B[5]~1_combout  & ((\procI|U2|Mux30~1_combout ))) # (!\procI|U2|data_out_B[5]~1_combout  
// & (\procI|U2|registers[12][1]~q ))))

	.dataa(\procI|U2|data_out_B[5]~2_combout ),
	.datab(\procI|U2|data_out_B[5]~1_combout ),
	.datac(\procI|U2|registers[12][1]~q ),
	.datad(\procI|U2|Mux30~1_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux30~2 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneive_lcell_comb \procI|U2|Mux30~3 (
// Equation(s):
// \procI|U2|Mux30~3_combout  = (\procI|U2|data_out_B[5]~2_combout  & ((\procI|U2|Mux30~2_combout  & (\procI|U2|registers[15][1]~q )) # (!\procI|U2|Mux30~2_combout  & ((\procI|U2|registers[13][1]~q ))))) # (!\procI|U2|data_out_B[5]~2_combout  & 
// (((\procI|U2|Mux30~2_combout ))))

	.dataa(\procI|U2|data_out_B[5]~2_combout ),
	.datab(\procI|U2|registers[15][1]~q ),
	.datac(\procI|U2|registers[13][1]~q ),
	.datad(\procI|U2|Mux30~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux30~3 .lut_mask = 16'hDDA0;
defparam \procI|U2|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N14
cycloneive_lcell_comb \procI|U2|Mux30~16 (
// Equation(s):
// \procI|U2|Mux30~16_combout  = (\procI|register_read_addr_B [2] & (((\procI|register_read_addr_B [3])))) # (!\procI|register_read_addr_B [2] & ((\procI|register_read_addr_B [3] & (\procI|U2|registers[27][1]~q )) # (!\procI|register_read_addr_B [3] & 
// ((\procI|U2|registers[19][1]~q )))))

	.dataa(\procI|U2|registers[27][1]~q ),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|U2|registers[19][1]~q ),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux30~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux30~16 .lut_mask = 16'hEE30;
defparam \procI|U2|Mux30~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N14
cycloneive_lcell_comb \procI|U2|Mux30~17 (
// Equation(s):
// \procI|U2|Mux30~17_combout  = (\procI|U2|Mux30~16_combout  & (((\procI|U2|registers[31][1]~q ) # (!\procI|register_read_addr_B [2])))) # (!\procI|U2|Mux30~16_combout  & (\procI|U2|registers[23][1]~q  & ((\procI|register_read_addr_B [2]))))

	.dataa(\procI|U2|Mux30~16_combout ),
	.datab(\procI|U2|registers[23][1]~q ),
	.datac(\procI|U2|registers[31][1]~q ),
	.datad(\procI|register_read_addr_B [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux30~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux30~17 .lut_mask = 16'hE4AA;
defparam \procI|U2|Mux30~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneive_lcell_comb \procI|U2|Mux30~13 (
// Equation(s):
// \procI|U2|Mux30~13_combout  = (\procI|register_read_addr_B [3] & (((\procI|register_read_addr_B [2])))) # (!\procI|register_read_addr_B [3] & ((\procI|register_read_addr_B [2] & (\procI|U2|registers[20][1]~q )) # (!\procI|register_read_addr_B [2] & 
// ((\procI|U2|registers[16][1]~q )))))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|registers[20][1]~q ),
	.datac(\procI|U2|registers[16][1]~q ),
	.datad(\procI|register_read_addr_B [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux30~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux30~13 .lut_mask = 16'hEE50;
defparam \procI|U2|Mux30~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N14
cycloneive_lcell_comb \procI|U2|Mux30~14 (
// Equation(s):
// \procI|U2|Mux30~14_combout  = (\procI|U2|Mux30~13_combout  & (((\procI|U2|registers[28][1]~q ) # (!\procI|register_read_addr_B [3])))) # (!\procI|U2|Mux30~13_combout  & (\procI|U2|registers[24][1]~q  & ((\procI|register_read_addr_B [3]))))

	.dataa(\procI|U2|Mux30~13_combout ),
	.datab(\procI|U2|registers[24][1]~q ),
	.datac(\procI|U2|registers[28][1]~q ),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux30~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux30~14 .lut_mask = 16'hE4AA;
defparam \procI|U2|Mux30~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N24
cycloneive_lcell_comb \procI|U2|Mux30~11 (
// Equation(s):
// \procI|U2|Mux30~11_combout  = (\procI|register_read_addr_B [3] & ((\procI|register_read_addr_B [2]) # ((\procI|U2|registers[26][1]~q )))) # (!\procI|register_read_addr_B [3] & (!\procI|register_read_addr_B [2] & ((!\procI|U2|registers[18][1]~q ))))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|U2|registers[26][1]~q ),
	.datad(\procI|U2|registers[18][1]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux30~11 .lut_mask = 16'hA8B9;
defparam \procI|U2|Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cycloneive_lcell_comb \procI|U2|Mux30~12 (
// Equation(s):
// \procI|U2|Mux30~12_combout  = (\procI|register_read_addr_B [2] & ((\procI|U2|Mux30~11_combout  & ((\procI|U2|registers[30][1]~q ))) # (!\procI|U2|Mux30~11_combout  & (\procI|U2|registers[22][1]~q )))) # (!\procI|register_read_addr_B [2] & 
// (((\procI|U2|Mux30~11_combout ))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|registers[22][1]~q ),
	.datac(\procI|U2|registers[30][1]~q ),
	.datad(\procI|U2|Mux30~11_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux30~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux30~12 .lut_mask = 16'hF588;
defparam \procI|U2|Mux30~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cycloneive_lcell_comb \procI|U2|Mux30~15 (
// Equation(s):
// \procI|U2|Mux30~15_combout  = (\procI|register_read_addr_B [0] & (\procI|register_read_addr_B [1])) # (!\procI|register_read_addr_B [0] & ((\procI|register_read_addr_B [1] & ((\procI|U2|Mux30~12_combout ))) # (!\procI|register_read_addr_B [1] & 
// (\procI|U2|Mux30~14_combout ))))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|Mux30~14_combout ),
	.datad(\procI|U2|Mux30~12_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux30~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux30~15 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux30~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N6
cycloneive_lcell_comb \procI|U2|Mux30~9 (
// Equation(s):
// \procI|U2|Mux30~9_combout  = (\procI|register_read_addr_B [3] & (\procI|register_read_addr_B [2])) # (!\procI|register_read_addr_B [3] & ((\procI|register_read_addr_B [2] & ((\procI|U2|registers[21][1]~q ))) # (!\procI|register_read_addr_B [2] & 
// (\procI|U2|registers[17][1]~q ))))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|U2|registers[17][1]~q ),
	.datad(\procI|U2|registers[21][1]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux30~9 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
cycloneive_lcell_comb \procI|U2|Mux30~10 (
// Equation(s):
// \procI|U2|Mux30~10_combout  = (\procI|register_read_addr_B [3] & ((\procI|U2|Mux30~9_combout  & ((\procI|U2|registers[29][1]~q ))) # (!\procI|U2|Mux30~9_combout  & (\procI|U2|registers[25][1]~q )))) # (!\procI|register_read_addr_B [3] & 
// (\procI|U2|Mux30~9_combout ))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|Mux30~9_combout ),
	.datac(\procI|U2|registers[25][1]~q ),
	.datad(\procI|U2|registers[29][1]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux30~10 .lut_mask = 16'hEC64;
defparam \procI|U2|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N16
cycloneive_lcell_comb \procI|U2|Mux30~18 (
// Equation(s):
// \procI|U2|Mux30~18_combout  = (\procI|U2|Mux30~15_combout  & ((\procI|U2|Mux30~17_combout ) # ((!\procI|register_read_addr_B [0])))) # (!\procI|U2|Mux30~15_combout  & (((\procI|U2|Mux30~10_combout  & \procI|register_read_addr_B [0]))))

	.dataa(\procI|U2|Mux30~17_combout ),
	.datab(\procI|U2|Mux30~15_combout ),
	.datac(\procI|U2|Mux30~10_combout ),
	.datad(\procI|register_read_addr_B [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux30~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux30~18 .lut_mask = 16'hB8CC;
defparam \procI|U2|Mux30~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
cycloneive_lcell_comb \procI|U2|Mux30~19 (
// Equation(s):
// \procI|U2|Mux30~19_combout  = (\procI|U2|Mux30~8_combout  & (((\procI|U2|Mux30~18_combout )) # (!\procI|U2|data_out_B[5]~3_combout ))) # (!\procI|U2|Mux30~8_combout  & (\procI|U2|data_out_B[5]~3_combout  & (\procI|U2|Mux30~3_combout )))

	.dataa(\procI|U2|Mux30~8_combout ),
	.datab(\procI|U2|data_out_B[5]~3_combout ),
	.datac(\procI|U2|Mux30~3_combout ),
	.datad(\procI|U2|Mux30~18_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux30~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux30~19 .lut_mask = 16'hEA62;
defparam \procI|U2|Mux30~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneive_lcell_comb \procI|U2|Mux30~20 (
// Equation(s):
// \procI|U2|Mux30~20_combout  = (\procI|U2|Mux30~19_combout  & ((\procI|register_read_addr_B [4]) # (\procI|U2|data_out_B[5]~4_combout )))

	.dataa(gnd),
	.datab(\procI|register_read_addr_B [4]),
	.datac(\procI|U2|Mux30~19_combout ),
	.datad(\procI|U2|data_out_B[5]~4_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux30~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux30~20 .lut_mask = 16'hF0C0;
defparam \procI|U2|Mux30~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N11
dffeas \procI|U2|data_out_B[1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux30~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_B[1] .is_wysiwyg = "true";
defparam \procI|U2|data_out_B[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneive_lcell_comb \procI|B[1]~feeder (
// Equation(s):
// \procI|B[1]~feeder_combout  = \procI|U2|data_out_B [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|U2|data_out_B [1]),
	.cin(gnd),
	.combout(\procI|B[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|B[1]~feeder .lut_mask = 16'hFF00;
defparam \procI|B[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N27
dffeas \procI|B[1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|B[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B[1] .is_wysiwyg = "true";
defparam \procI|B[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneive_lcell_comb \procI|Mux14~0 (
// Equation(s):
// \procI|Mux14~0_combout  = (\procI|opcode_2 [2] & ((\procI|U2|data_out_B [1]))) # (!\procI|opcode_2 [2] & (\procI|B [1]))

	.dataa(\procI|B [1]),
	.datab(\procI|U2|data_out_B [1]),
	.datac(\procI|opcode_2 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux14~0 .lut_mask = 16'hCACA;
defparam \procI|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N9
dffeas \procI|dAddr[1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|dAddr[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dAddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dAddr[1] .is_wysiwyg = "true";
defparam \procI|dAddr[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y23_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [15]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y27_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode423w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode461w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [15]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y26_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [15]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N20
cycloneive_lcell_comb \procI|Mux127~0 (
// Equation(s):
// \procI|Mux127~0_combout  = (\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & (((\dataMemI|altsyncram_component|auto_generated|ram_block1a47~portadataout ) # (\dataMemI|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & (\dataMemI|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ((!\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\dataMemI|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(\dataMemI|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\dataMemI|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datad(\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\procI|Mux127~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux127~0 .lut_mask = 16'hCCE2;
defparam \procI|Mux127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y25_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [15]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cycloneive_lcell_comb \procI|Mux127~1 (
// Equation(s):
// \procI|Mux127~1_combout  = (\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & ((\procI|Mux127~0_combout  & ((\dataMemI|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) # (!\procI|Mux127~0_combout  & 
// (\dataMemI|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) # (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & (((\procI|Mux127~0_combout ))))

	.dataa(\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\dataMemI|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datac(\procI|Mux127~0_combout ),
	.datad(\dataMemI|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.cin(gnd),
	.combout(\procI|Mux127~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux127~1 .lut_mask = 16'hF858;
defparam \procI|Mux127~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneive_lcell_comb \procI|Mux127~2 (
// Equation(s):
// \procI|Mux127~2_combout  = (\procI|opcode_3 [2] & (\procI|Mux127~1_combout )) # (!\procI|opcode_3 [2] & ((\procI|register_data_in [15])))

	.dataa(gnd),
	.datab(\procI|Mux127~1_combout ),
	.datac(\procI|opcode_3 [2]),
	.datad(\procI|register_data_in [15]),
	.cin(gnd),
	.combout(\procI|Mux127~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux127~2 .lut_mask = 16'hCFC0;
defparam \procI|Mux127~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_lcell_comb \procI|Mux127~9 (
// Equation(s):
// \procI|Mux127~9_combout  = (\procI|Mux142~3_combout  & (((\procI|Mux127~2_combout )))) # (!\procI|Mux142~3_combout  & (\procI|Mux127~8_combout  & (\procI|Mux142~0_combout )))

	.dataa(\procI|Mux142~3_combout ),
	.datab(\procI|Mux127~8_combout ),
	.datac(\procI|Mux142~0_combout ),
	.datad(\procI|Mux127~2_combout ),
	.cin(gnd),
	.combout(\procI|Mux127~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux127~9 .lut_mask = 16'hEA40;
defparam \procI|Mux127~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N17
dffeas \procI|register_data_in[15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux127~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_data_in [15]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_data_in[15] .is_wysiwyg = "true";
defparam \procI|register_data_in[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_lcell_comb \procI|U2|registers~33 (
// Equation(s):
// \procI|U2|registers~33_combout  = (!\rstN~q  & \procI|register_data_in [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstN~q ),
	.datad(\procI|register_data_in [15]),
	.cin(gnd),
	.combout(\procI|U2|registers~33_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~33 .lut_mask = 16'h0F00;
defparam \procI|U2|registers~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N15
dffeas \procI|U2|registers[3][15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[3][13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[3][15] .is_wysiwyg = "true";
defparam \procI|U2|registers[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N12
cycloneive_lcell_comb \procI|U2|Mux0~6 (
// Equation(s):
// \procI|U2|Mux0~6_combout  = (\procI|register_read_addr_A [1] & (((\procI|U2|registers[2][15]~q ) # (\procI|register_read_addr_A [0])))) # (!\procI|register_read_addr_A [1] & (\procI|U2|registers[0][15]~q  & ((!\procI|register_read_addr_A [0]))))

	.dataa(\procI|U2|registers[0][15]~q ),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[2][15]~q ),
	.datad(\procI|register_read_addr_A [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux0~6 .lut_mask = 16'hCCE2;
defparam \procI|U2|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneive_lcell_comb \procI|U2|Mux0~7 (
// Equation(s):
// \procI|U2|Mux0~7_combout  = (\procI|register_read_addr_A [0] & ((\procI|U2|Mux0~6_combout  & (\procI|U2|registers[3][15]~q )) # (!\procI|U2|Mux0~6_combout  & ((\procI|U2|registers[1][15]~q ))))) # (!\procI|register_read_addr_A [0] & 
// (((\procI|U2|Mux0~6_combout ))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|U2|registers[3][15]~q ),
	.datac(\procI|U2|registers[1][15]~q ),
	.datad(\procI|U2|Mux0~6_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux0~7 .lut_mask = 16'hDDA0;
defparam \procI|U2|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneive_lcell_comb \procI|U2|Mux0~4 (
// Equation(s):
// \procI|U2|Mux0~4_combout  = (\procI|register_read_addr_A [0] & (((\procI|U2|registers[5][15]~q ) # (\procI|register_read_addr_A [1])))) # (!\procI|register_read_addr_A [0] & (\procI|U2|registers[4][15]~q  & ((!\procI|register_read_addr_A [1]))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|U2|registers[4][15]~q ),
	.datac(\procI|U2|registers[5][15]~q ),
	.datad(\procI|register_read_addr_A [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux0~4 .lut_mask = 16'hAAE4;
defparam \procI|U2|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneive_lcell_comb \procI|U2|Mux0~5 (
// Equation(s):
// \procI|U2|Mux0~5_combout  = (\procI|register_read_addr_A [1] & ((\procI|U2|Mux0~4_combout  & (\procI|U2|registers[7][15]~q )) # (!\procI|U2|Mux0~4_combout  & ((\procI|U2|registers[6][15]~q ))))) # (!\procI|register_read_addr_A [1] & 
// (((\procI|U2|Mux0~4_combout ))))

	.dataa(\procI|register_read_addr_A [1]),
	.datab(\procI|U2|registers[7][15]~q ),
	.datac(\procI|U2|registers[6][15]~q ),
	.datad(\procI|U2|Mux0~4_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux0~5 .lut_mask = 16'hDDA0;
defparam \procI|U2|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
cycloneive_lcell_comb \procI|U2|Mux0~8 (
// Equation(s):
// \procI|U2|Mux0~8_combout  = (\procI|U2|data_out_A[15]~0_combout  & (((\procI|U2|Mux0~5_combout ) # (\procI|U2|data_out_A[15]~3_combout )))) # (!\procI|U2|data_out_A[15]~0_combout  & (\procI|U2|Mux0~7_combout  & ((!\procI|U2|data_out_A[15]~3_combout ))))

	.dataa(\procI|U2|Mux0~7_combout ),
	.datab(\procI|U2|Mux0~5_combout ),
	.datac(\procI|U2|data_out_A[15]~0_combout ),
	.datad(\procI|U2|data_out_A[15]~3_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux0~8 .lut_mask = 16'hF0CA;
defparam \procI|U2|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N8
cycloneive_lcell_comb \procI|U2|Mux0~0 (
// Equation(s):
// \procI|U2|Mux0~0_combout  = (\procI|register_read_addr_A [0] & (((\procI|U2|registers[9][15]~q ) # (\procI|register_read_addr_A [1])))) # (!\procI|register_read_addr_A [0] & (\procI|U2|registers[8][15]~q  & ((!\procI|register_read_addr_A [1]))))

	.dataa(\procI|U2|registers[8][15]~q ),
	.datab(\procI|register_read_addr_A [0]),
	.datac(\procI|U2|registers[9][15]~q ),
	.datad(\procI|register_read_addr_A [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux0~0 .lut_mask = 16'hCCE2;
defparam \procI|U2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneive_lcell_comb \procI|U2|Mux0~1 (
// Equation(s):
// \procI|U2|Mux0~1_combout  = (\procI|U2|Mux0~0_combout  & (((\procI|U2|registers[11][15]~q )) # (!\procI|register_read_addr_A [1]))) # (!\procI|U2|Mux0~0_combout  & (\procI|register_read_addr_A [1] & (\procI|U2|registers[10][15]~q )))

	.dataa(\procI|U2|Mux0~0_combout ),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[10][15]~q ),
	.datad(\procI|U2|registers[11][15]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux0~1 .lut_mask = 16'hEA62;
defparam \procI|U2|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneive_lcell_comb \procI|U2|Mux0~2 (
// Equation(s):
// \procI|U2|Mux0~2_combout  = (\procI|U2|data_out_A[15]~1_combout  & (((\procI|U2|Mux0~1_combout ) # (\procI|U2|data_out_A[15]~2_combout )))) # (!\procI|U2|data_out_A[15]~1_combout  & (\procI|U2|registers[12][15]~q  & ((!\procI|U2|data_out_A[15]~2_combout 
// ))))

	.dataa(\procI|U2|registers[12][15]~q ),
	.datab(\procI|U2|data_out_A[15]~1_combout ),
	.datac(\procI|U2|Mux0~1_combout ),
	.datad(\procI|U2|data_out_A[15]~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux0~2 .lut_mask = 16'hCCE2;
defparam \procI|U2|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cycloneive_lcell_comb \procI|U2|Mux0~3 (
// Equation(s):
// \procI|U2|Mux0~3_combout  = (\procI|U2|data_out_A[15]~2_combout  & ((\procI|U2|Mux0~2_combout  & ((\procI|U2|registers[15][15]~q ))) # (!\procI|U2|Mux0~2_combout  & (\procI|U2|registers[13][15]~q )))) # (!\procI|U2|data_out_A[15]~2_combout  & 
// (((\procI|U2|Mux0~2_combout ))))

	.dataa(\procI|U2|data_out_A[15]~2_combout ),
	.datab(\procI|U2|registers[13][15]~q ),
	.datac(\procI|U2|registers[15][15]~q ),
	.datad(\procI|U2|Mux0~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux0~3 .lut_mask = 16'hF588;
defparam \procI|U2|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
cycloneive_lcell_comb \procI|U2|Mux0~9 (
// Equation(s):
// \procI|U2|Mux0~9_combout  = (\procI|register_read_addr_A [2] & (((\procI|U2|registers[21][15]~q ) # (\procI|register_read_addr_A [3])))) # (!\procI|register_read_addr_A [2] & (\procI|U2|registers[17][15]~q  & ((!\procI|register_read_addr_A [3]))))

	.dataa(\procI|U2|registers[17][15]~q ),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[21][15]~q ),
	.datad(\procI|register_read_addr_A [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux0~9 .lut_mask = 16'hCCE2;
defparam \procI|U2|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
cycloneive_lcell_comb \procI|U2|Mux0~10 (
// Equation(s):
// \procI|U2|Mux0~10_combout  = (\procI|U2|Mux0~9_combout  & (((\procI|U2|registers[29][15]~q )) # (!\procI|register_read_addr_A [3]))) # (!\procI|U2|Mux0~9_combout  & (\procI|register_read_addr_A [3] & ((\procI|U2|registers[25][15]~q ))))

	.dataa(\procI|U2|Mux0~9_combout ),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[29][15]~q ),
	.datad(\procI|U2|registers[25][15]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux0~10 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
cycloneive_lcell_comb \procI|U2|Mux0~16 (
// Equation(s):
// \procI|U2|Mux0~16_combout  = (\procI|register_read_addr_A [2] & (((\procI|register_read_addr_A [3])))) # (!\procI|register_read_addr_A [2] & ((\procI|register_read_addr_A [3] & ((\procI|U2|registers[27][15]~q ))) # (!\procI|register_read_addr_A [3] & 
// (\procI|U2|registers[19][15]~q ))))

	.dataa(\procI|U2|registers[19][15]~q ),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[27][15]~q ),
	.datad(\procI|register_read_addr_A [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux0~16 .lut_mask = 16'hFC22;
defparam \procI|U2|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N12
cycloneive_lcell_comb \procI|U2|Mux0~17 (
// Equation(s):
// \procI|U2|Mux0~17_combout  = (\procI|register_read_addr_A [2] & ((\procI|U2|Mux0~16_combout  & (\procI|U2|registers[31][15]~q )) # (!\procI|U2|Mux0~16_combout  & ((\procI|U2|registers[23][15]~q ))))) # (!\procI|register_read_addr_A [2] & 
// (((\procI|U2|Mux0~16_combout ))))

	.dataa(\procI|U2|registers[31][15]~q ),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[23][15]~q ),
	.datad(\procI|U2|Mux0~16_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux0~17 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneive_lcell_comb \procI|U2|Mux0~13 (
// Equation(s):
// \procI|U2|Mux0~13_combout  = (\procI|register_read_addr_A [3] & (((\procI|register_read_addr_A [2])))) # (!\procI|register_read_addr_A [3] & ((\procI|register_read_addr_A [2] & (\procI|U2|registers[20][15]~q )) # (!\procI|register_read_addr_A [2] & 
// ((\procI|U2|registers[16][15]~q )))))

	.dataa(\procI|U2|registers[20][15]~q ),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[16][15]~q ),
	.datad(\procI|register_read_addr_A [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux0~13 .lut_mask = 16'hEE30;
defparam \procI|U2|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N12
cycloneive_lcell_comb \procI|U2|Mux0~14 (
// Equation(s):
// \procI|U2|Mux0~14_combout  = (\procI|U2|Mux0~13_combout  & ((\procI|U2|registers[28][15]~q ) # ((!\procI|register_read_addr_A [3])))) # (!\procI|U2|Mux0~13_combout  & (((\procI|U2|registers[24][15]~q  & \procI|register_read_addr_A [3]))))

	.dataa(\procI|U2|registers[28][15]~q ),
	.datab(\procI|U2|Mux0~13_combout ),
	.datac(\procI|U2|registers[24][15]~q ),
	.datad(\procI|register_read_addr_A [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux0~14 .lut_mask = 16'hB8CC;
defparam \procI|U2|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneive_lcell_comb \procI|U2|Mux0~11 (
// Equation(s):
// \procI|U2|Mux0~11_combout  = (\procI|register_read_addr_A [2] & (\procI|register_read_addr_A [3])) # (!\procI|register_read_addr_A [2] & ((\procI|register_read_addr_A [3] & (\procI|U2|registers[26][15]~q )) # (!\procI|register_read_addr_A [3] & 
// ((\procI|U2|registers[18][15]~q )))))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[26][15]~q ),
	.datad(\procI|U2|registers[18][15]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux0~11 .lut_mask = 16'hD9C8;
defparam \procI|U2|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
cycloneive_lcell_comb \procI|U2|Mux0~12 (
// Equation(s):
// \procI|U2|Mux0~12_combout  = (\procI|register_read_addr_A [2] & ((\procI|U2|Mux0~11_combout  & (\procI|U2|registers[30][15]~q )) # (!\procI|U2|Mux0~11_combout  & ((\procI|U2|registers[22][15]~q ))))) # (!\procI|register_read_addr_A [2] & 
// (((\procI|U2|Mux0~11_combout ))))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|U2|registers[30][15]~q ),
	.datac(\procI|U2|registers[22][15]~q ),
	.datad(\procI|U2|Mux0~11_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux0~12 .lut_mask = 16'hDDA0;
defparam \procI|U2|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cycloneive_lcell_comb \procI|U2|Mux0~15 (
// Equation(s):
// \procI|U2|Mux0~15_combout  = (\procI|register_read_addr_A [0] & (((\procI|register_read_addr_A [1])))) # (!\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1] & ((\procI|U2|Mux0~12_combout ))) # (!\procI|register_read_addr_A [1] & 
// (\procI|U2|Mux0~14_combout ))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|U2|Mux0~14_combout ),
	.datac(\procI|register_read_addr_A [1]),
	.datad(\procI|U2|Mux0~12_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux0~15 .lut_mask = 16'hF4A4;
defparam \procI|U2|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
cycloneive_lcell_comb \procI|U2|Mux0~18 (
// Equation(s):
// \procI|U2|Mux0~18_combout  = (\procI|register_read_addr_A [0] & ((\procI|U2|Mux0~15_combout  & ((\procI|U2|Mux0~17_combout ))) # (!\procI|U2|Mux0~15_combout  & (\procI|U2|Mux0~10_combout )))) # (!\procI|register_read_addr_A [0] & 
// (((\procI|U2|Mux0~15_combout ))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|U2|Mux0~10_combout ),
	.datac(\procI|U2|Mux0~17_combout ),
	.datad(\procI|U2|Mux0~15_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux0~18 .lut_mask = 16'hF588;
defparam \procI|U2|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cycloneive_lcell_comb \procI|U2|Mux0~19 (
// Equation(s):
// \procI|U2|Mux0~19_combout  = (\procI|U2|Mux0~8_combout  & (((\procI|U2|Mux0~18_combout ) # (!\procI|U2|data_out_A[15]~3_combout )))) # (!\procI|U2|Mux0~8_combout  & (\procI|U2|Mux0~3_combout  & ((\procI|U2|data_out_A[15]~3_combout ))))

	.dataa(\procI|U2|Mux0~8_combout ),
	.datab(\procI|U2|Mux0~3_combout ),
	.datac(\procI|U2|Mux0~18_combout ),
	.datad(\procI|U2|data_out_A[15]~3_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux0~19 .lut_mask = 16'hE4AA;
defparam \procI|U2|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneive_lcell_comb \procI|U2|Mux0~20 (
// Equation(s):
// \procI|U2|Mux0~20_combout  = (\procI|U2|Mux0~19_combout  & ((\procI|U2|data_out_A[15]~4_combout ) # (\procI|register_read_addr_A [4])))

	.dataa(\procI|U2|data_out_A[15]~4_combout ),
	.datab(\procI|U2|Mux0~19_combout ),
	.datac(gnd),
	.datad(\procI|register_read_addr_A [4]),
	.cin(gnd),
	.combout(\procI|U2|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux0~20 .lut_mask = 16'hCC88;
defparam \procI|U2|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N27
dffeas \procI|U2|data_out_A[15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_A [15]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_A[15] .is_wysiwyg = "true";
defparam \procI|U2|data_out_A[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N15
dffeas \procI|A[15] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_A [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A [15]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A[15] .is_wysiwyg = "true";
defparam \procI|A[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cycloneive_lcell_comb \procI|U1|Add3~32 (
// Equation(s):
// \procI|U1|Add3~32_combout  = !\procI|U1|Add3~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\procI|U1|Add3~31 ),
	.combout(\procI|U1|Add3~32_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|Add3~32 .lut_mask = 16'h0F0F;
defparam \procI|U1|Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneive_lcell_comb \procI|U1|Add1~32 (
// Equation(s):
// \procI|U1|Add1~32_combout  = !\procI|U1|Add1~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\procI|U1|Add1~31 ),
	.combout(\procI|U1|Add1~32_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|Add1~32 .lut_mask = 16'h0F0F;
defparam \procI|U1|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N20
cycloneive_lcell_comb \procI|register_carryout_in~3 (
// Equation(s):
// \procI|register_carryout_in~3_combout  = (!\procI|I [1] & ((\procI|I [0] & ((\procI|U1|Add1~32_combout ))) # (!\procI|I [0] & (\procI|U1|Add3~32_combout ))))

	.dataa(\procI|I [1]),
	.datab(\procI|I [0]),
	.datac(\procI|U1|Add3~32_combout ),
	.datad(\procI|U1|Add1~32_combout ),
	.cin(gnd),
	.combout(\procI|register_carryout_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|register_carryout_in~3 .lut_mask = 16'h5410;
defparam \procI|register_carryout_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
cycloneive_lcell_comb \procI|U1|Add0~32 (
// Equation(s):
// \procI|U1|Add0~32_combout  = !\procI|U1|Add0~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\procI|U1|Add0~31 ),
	.combout(\procI|U1|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|Add0~32 .lut_mask = 16'h0F0F;
defparam \procI|U1|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N8
cycloneive_lcell_comb \procI|register_carryout_in~1 (
// Equation(s):
// \procI|register_carryout_in~1_combout  = (!\procI|I [0] & ((\procI|I [2] & ((\procI|A [15]))) # (!\procI|I [2] & (\procI|U1|Add1~32_combout ))))

	.dataa(\procI|U1|Add1~32_combout ),
	.datab(\procI|I [0]),
	.datac(\procI|I [2]),
	.datad(\procI|A [15]),
	.cin(gnd),
	.combout(\procI|register_carryout_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|register_carryout_in~1 .lut_mask = 16'h3202;
defparam \procI|register_carryout_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N2
cycloneive_lcell_comb \procI|register_carryout_in~2 (
// Equation(s):
// \procI|register_carryout_in~2_combout  = (\procI|register_carryout_in~1_combout ) # ((\procI|U1|Add0~32_combout  & (!\procI|I [2] & \procI|I [0])))

	.dataa(\procI|U1|Add0~32_combout ),
	.datab(\procI|register_carryout_in~1_combout ),
	.datac(\procI|I [2]),
	.datad(\procI|I [0]),
	.cin(gnd),
	.combout(\procI|register_carryout_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|register_carryout_in~2 .lut_mask = 16'hCECC;
defparam \procI|register_carryout_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N30
cycloneive_lcell_comb \procI|register_carryout_in~4 (
// Equation(s):
// \procI|register_carryout_in~4_combout  = (\procI|I [1] & ((\procI|register_carryout_in~2_combout ) # ((\procI|register_carryout_in~3_combout  & \procI|I [2])))) # (!\procI|I [1] & (\procI|register_carryout_in~3_combout  & (\procI|I [2])))

	.dataa(\procI|I [1]),
	.datab(\procI|register_carryout_in~3_combout ),
	.datac(\procI|I [2]),
	.datad(\procI|register_carryout_in~2_combout ),
	.cin(gnd),
	.combout(\procI|register_carryout_in~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|register_carryout_in~4 .lut_mask = 16'hEAC0;
defparam \procI|register_carryout_in~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N18
cycloneive_lcell_comb \procI|Mux153~0 (
// Equation(s):
// \procI|Mux153~0_combout  = (\procI|opcode_3 [3] & (!\procI|opcode_3 [4] & (\procI|opcode_3 [0] $ (!\procI|opcode_3 [1]))))

	.dataa(\procI|opcode_3 [0]),
	.datab(\procI|opcode_3 [1]),
	.datac(\procI|opcode_3 [3]),
	.datad(\procI|opcode_3 [4]),
	.cin(gnd),
	.combout(\procI|Mux153~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux153~0 .lut_mask = 16'h0090;
defparam \procI|Mux153~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N28
cycloneive_lcell_comb \procI|Mux153~1 (
// Equation(s):
// \procI|Mux153~1_combout  = (\procI|opcode_3 [5]) # ((\procI|opcode_3 [2] & ((!\procI|Mux153~0_combout ))) # (!\procI|opcode_3 [2] & (\procI|Mux142~2_combout )))

	.dataa(\procI|Mux142~2_combout ),
	.datab(\procI|opcode_3 [5]),
	.datac(\procI|opcode_3 [2]),
	.datad(\procI|Mux153~0_combout ),
	.cin(gnd),
	.combout(\procI|Mux153~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux153~1 .lut_mask = 16'hCEFE;
defparam \procI|Mux153~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N8
cycloneive_lcell_comb \procI|register_carryout_in~5 (
// Equation(s):
// \procI|register_carryout_in~5_combout  = (\procI|Mux153~1_combout  & (\procI|register_carryout_in~0_combout  & (\procI|register_carryout_in~4_combout ))) # (!\procI|Mux153~1_combout  & (((\procI|register_carryout_in~q ))))

	.dataa(\procI|register_carryout_in~0_combout ),
	.datab(\procI|register_carryout_in~4_combout ),
	.datac(\procI|register_carryout_in~q ),
	.datad(\procI|Mux153~1_combout ),
	.cin(gnd),
	.combout(\procI|register_carryout_in~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|register_carryout_in~5 .lut_mask = 16'h88F0;
defparam \procI|register_carryout_in~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N9
dffeas \procI|register_carryout_in (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|register_carryout_in~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_carryout_in~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_carryout_in .is_wysiwyg = "true";
defparam \procI|register_carryout_in .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N24
cycloneive_lcell_comb \procI|U2|registers~36 (
// Equation(s):
// \procI|U2|registers~36_combout  = (\procI|register_carryout_in~q  & !\rstN~q )

	.dataa(gnd),
	.datab(\procI|register_carryout_in~q ),
	.datac(\rstN~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|U2|registers~36_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~36 .lut_mask = 16'h0C0C;
defparam \procI|U2|registers~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N25
dffeas \procI|U2|registers[14][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|registers~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[14][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N11
dffeas \procI|U2|registers[12][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[12][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[12][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cycloneive_lcell_comb \procI|U2|Mux15~17 (
// Equation(s):
// \procI|U2|Mux15~17_combout  = (\procI|register_read_addr_A [0] & (((\procI|register_read_addr_A [1])))) # (!\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1] & (\procI|U2|registers[14][0]~q )) # (!\procI|register_read_addr_A [1] & 
// ((\procI|U2|registers[12][0]~q )))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|U2|registers[14][0]~q ),
	.datac(\procI|U2|registers[12][0]~q ),
	.datad(\procI|register_read_addr_A [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux15~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux15~17 .lut_mask = 16'hEE50;
defparam \procI|U2|Mux15~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cycloneive_lcell_comb \procI|U2|Mux15~18 (
// Equation(s):
// \procI|U2|Mux15~18_combout  = (\procI|register_read_addr_A [0] & ((\procI|U2|Mux15~17_combout  & ((\procI|U2|registers[15][0]~q ))) # (!\procI|U2|Mux15~17_combout  & (\procI|U2|registers[13][0]~q )))) # (!\procI|register_read_addr_A [0] & 
// (((\procI|U2|Mux15~17_combout ))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|U2|registers[13][0]~q ),
	.datac(\procI|U2|registers[15][0]~q ),
	.datad(\procI|U2|Mux15~17_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux15~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux15~18 .lut_mask = 16'hF588;
defparam \procI|U2|Mux15~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N15
dffeas \procI|U2|registers[7][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[7][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N13
dffeas \procI|U2|registers[5][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[5][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[5][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N31
dffeas \procI|U2|registers[4][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[4][15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[4][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N13
dffeas \procI|U2|registers[6][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[6][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N12
cycloneive_lcell_comb \procI|U2|Mux15~12 (
// Equation(s):
// \procI|U2|Mux15~12_combout  = (\procI|register_read_addr_A [1] & (((\procI|U2|registers[6][0]~q ) # (\procI|register_read_addr_A [0])))) # (!\procI|register_read_addr_A [1] & (\procI|U2|registers[4][0]~q  & ((!\procI|register_read_addr_A [0]))))

	.dataa(\procI|U2|registers[4][0]~q ),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[6][0]~q ),
	.datad(\procI|register_read_addr_A [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux15~12 .lut_mask = 16'hCCE2;
defparam \procI|U2|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N12
cycloneive_lcell_comb \procI|U2|Mux15~13 (
// Equation(s):
// \procI|U2|Mux15~13_combout  = (\procI|register_read_addr_A [0] & ((\procI|U2|Mux15~12_combout  & (\procI|U2|registers[7][0]~q )) # (!\procI|U2|Mux15~12_combout  & ((\procI|U2|registers[5][0]~q ))))) # (!\procI|register_read_addr_A [0] & 
// (((\procI|U2|Mux15~12_combout ))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|U2|registers[7][0]~q ),
	.datac(\procI|U2|registers[5][0]~q ),
	.datad(\procI|U2|Mux15~12_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux15~13 .lut_mask = 16'hDDA0;
defparam \procI|U2|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N3
dffeas \procI|U2|registers[0][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[0][3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[0][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N1
dffeas \procI|U2|registers[1][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[1][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[1][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneive_lcell_comb \procI|U2|Mux15~14 (
// Equation(s):
// \procI|U2|Mux15~14_combout  = (\procI|register_read_addr_A [1] & (((\procI|register_read_addr_A [0])))) # (!\procI|register_read_addr_A [1] & ((\procI|register_read_addr_A [0] & ((\procI|U2|registers[1][0]~q ))) # (!\procI|register_read_addr_A [0] & 
// (\procI|U2|registers[0][0]~q ))))

	.dataa(\procI|register_read_addr_A [1]),
	.datab(\procI|U2|registers[0][0]~q ),
	.datac(\procI|U2|registers[1][0]~q ),
	.datad(\procI|register_read_addr_A [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux15~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux15~14 .lut_mask = 16'hFA44;
defparam \procI|U2|Mux15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N1
dffeas \procI|U2|registers[2][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[2][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[2][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N3
dffeas \procI|U2|registers[3][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[3][13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[3][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N0
cycloneive_lcell_comb \procI|U2|Mux15~15 (
// Equation(s):
// \procI|U2|Mux15~15_combout  = (\procI|U2|Mux15~14_combout  & (((\procI|U2|registers[3][0]~q )) # (!\procI|register_read_addr_A [1]))) # (!\procI|U2|Mux15~14_combout  & (\procI|register_read_addr_A [1] & (\procI|U2|registers[2][0]~q )))

	.dataa(\procI|U2|Mux15~14_combout ),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[2][0]~q ),
	.datad(\procI|U2|registers[3][0]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux15~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux15~15 .lut_mask = 16'hEA62;
defparam \procI|U2|Mux15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneive_lcell_comb \procI|U2|Mux15~16 (
// Equation(s):
// \procI|U2|Mux15~16_combout  = (\procI|register_read_addr_A [3] & (((\procI|register_read_addr_A [2])))) # (!\procI|register_read_addr_A [3] & ((\procI|register_read_addr_A [2] & (\procI|U2|Mux15~13_combout )) # (!\procI|register_read_addr_A [2] & 
// ((\procI|U2|Mux15~15_combout )))))

	.dataa(\procI|U2|Mux15~13_combout ),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|register_read_addr_A [2]),
	.datad(\procI|U2|Mux15~15_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux15~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux15~16 .lut_mask = 16'hE3E0;
defparam \procI|U2|Mux15~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneive_lcell_comb \procI|U2|Mux15~19 (
// Equation(s):
// \procI|U2|Mux15~19_combout  = (\procI|register_read_addr_A [3] & ((\procI|U2|Mux15~16_combout  & ((\procI|U2|Mux15~18_combout ))) # (!\procI|U2|Mux15~16_combout  & (\procI|U2|Mux15~11_combout )))) # (!\procI|register_read_addr_A [3] & 
// (((\procI|U2|Mux15~16_combout ))))

	.dataa(\procI|U2|Mux15~11_combout ),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|Mux15~18_combout ),
	.datad(\procI|U2|Mux15~16_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux15~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux15~19 .lut_mask = 16'hF388;
defparam \procI|U2|Mux15~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N3
dffeas \procI|U2|registers[26][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[26][14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[26][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[26][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneive_lcell_comb \procI|U2|registers~35 (
// Equation(s):
// \procI|U2|registers~35_combout  = (!\rstN~q  & !\procI|register_data_in [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstN~q ),
	.datad(\procI|register_data_in [0]),
	.cin(gnd),
	.combout(\procI|U2|registers~35_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~35 .lut_mask = 16'h000F;
defparam \procI|U2|registers~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N13
dffeas \procI|U2|registers[18][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[18][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[18][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[18][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N17
dffeas \procI|U2|registers[22][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[22][10]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[22][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[22][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
cycloneive_lcell_comb \procI|U2|Mux15~0 (
// Equation(s):
// \procI|U2|Mux15~0_combout  = (\procI|register_read_addr_A [2] & (((\procI|U2|registers[22][0]~q ) # (\procI|register_read_addr_A [3])))) # (!\procI|register_read_addr_A [2] & (!\procI|U2|registers[18][0]~q  & ((!\procI|register_read_addr_A [3]))))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|U2|registers[18][0]~q ),
	.datac(\procI|U2|registers[22][0]~q ),
	.datad(\procI|register_read_addr_A [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux15~0 .lut_mask = 16'hAAB1;
defparam \procI|U2|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N19
dffeas \procI|U2|registers[30][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[30][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[30][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[30][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
cycloneive_lcell_comb \procI|U2|Mux15~1 (
// Equation(s):
// \procI|U2|Mux15~1_combout  = (\procI|U2|Mux15~0_combout  & (((\procI|U2|registers[30][0]~q ) # (!\procI|register_read_addr_A [3])))) # (!\procI|U2|Mux15~0_combout  & (\procI|U2|registers[26][0]~q  & ((\procI|register_read_addr_A [3]))))

	.dataa(\procI|U2|registers[26][0]~q ),
	.datab(\procI|U2|Mux15~0_combout ),
	.datac(\procI|U2|registers[30][0]~q ),
	.datad(\procI|register_read_addr_A [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux15~1 .lut_mask = 16'hE2CC;
defparam \procI|U2|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N1
dffeas \procI|U2|registers[23][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[23][9]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[23][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[23][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N27
dffeas \procI|U2|registers[19][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[19][14]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[19][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[19][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N0
cycloneive_lcell_comb \procI|U2|Mux15~7 (
// Equation(s):
// \procI|U2|Mux15~7_combout  = (\procI|register_read_addr_A [3] & (\procI|register_read_addr_A [2])) # (!\procI|register_read_addr_A [3] & ((\procI|register_read_addr_A [2] & (\procI|U2|registers[23][0]~q )) # (!\procI|register_read_addr_A [2] & 
// ((\procI|U2|registers[19][0]~q )))))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[23][0]~q ),
	.datad(\procI|U2|registers[19][0]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux15~7 .lut_mask = 16'hD9C8;
defparam \procI|U2|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N25
dffeas \procI|U2|registers[27][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[27][4]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[27][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[27][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N19
dffeas \procI|U2|registers[31][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[31][10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[31][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[31][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cycloneive_lcell_comb \procI|U2|Mux15~8 (
// Equation(s):
// \procI|U2|Mux15~8_combout  = (\procI|register_read_addr_A [3] & ((\procI|U2|Mux15~7_combout  & ((\procI|U2|registers[31][0]~q ))) # (!\procI|U2|Mux15~7_combout  & (\procI|U2|registers[27][0]~q )))) # (!\procI|register_read_addr_A [3] & 
// (\procI|U2|Mux15~7_combout ))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|U2|Mux15~7_combout ),
	.datac(\procI|U2|registers[27][0]~q ),
	.datad(\procI|U2|registers[31][0]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux15~8 .lut_mask = 16'hEC64;
defparam \procI|U2|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N17
dffeas \procI|U2|registers[16][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[16][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[16][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[16][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N17
dffeas \procI|U2|registers[24][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[24][15]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[24][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[24][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N16
cycloneive_lcell_comb \procI|U2|Mux15~4 (
// Equation(s):
// \procI|U2|Mux15~4_combout  = (\procI|register_read_addr_A [2] & (((\procI|register_read_addr_A [3])))) # (!\procI|register_read_addr_A [2] & ((\procI|register_read_addr_A [3] & ((\procI|U2|registers[24][0]~q ))) # (!\procI|register_read_addr_A [3] & 
// (\procI|U2|registers[16][0]~q ))))

	.dataa(\procI|U2|registers[16][0]~q ),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[24][0]~q ),
	.datad(\procI|register_read_addr_A [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux15~4 .lut_mask = 16'hFC22;
defparam \procI|U2|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N19
dffeas \procI|U2|registers[20][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[20][8]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[20][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[20][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N27
dffeas \procI|U2|registers[28][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[28][5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[28][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[28][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
cycloneive_lcell_comb \procI|U2|Mux15~5 (
// Equation(s):
// \procI|U2|Mux15~5_combout  = (\procI|U2|Mux15~4_combout  & (((\procI|U2|registers[28][0]~q )) # (!\procI|register_read_addr_A [2]))) # (!\procI|U2|Mux15~4_combout  & (\procI|register_read_addr_A [2] & (\procI|U2|registers[20][0]~q )))

	.dataa(\procI|U2|Mux15~4_combout ),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[20][0]~q ),
	.datad(\procI|U2|registers[28][0]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux15~5 .lut_mask = 16'hEA62;
defparam \procI|U2|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N1
dffeas \procI|U2|registers[25][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[25][10]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[25][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[25][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N3
dffeas \procI|U2|registers[17][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[17][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[17][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[17][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N0
cycloneive_lcell_comb \procI|U2|Mux15~2 (
// Equation(s):
// \procI|U2|Mux15~2_combout  = (\procI|register_read_addr_A [2] & (\procI|register_read_addr_A [3])) # (!\procI|register_read_addr_A [2] & ((\procI|register_read_addr_A [3] & (\procI|U2|registers[25][0]~q )) # (!\procI|register_read_addr_A [3] & 
// ((!\procI|U2|registers[17][0]~q )))))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[25][0]~q ),
	.datad(\procI|U2|registers[17][0]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux15~2 .lut_mask = 16'hC8D9;
defparam \procI|U2|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N25
dffeas \procI|U2|registers[21][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[21][5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[21][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[21][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N19
dffeas \procI|U2|registers[29][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[29][12]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[29][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[29][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N24
cycloneive_lcell_comb \procI|U2|Mux15~3 (
// Equation(s):
// \procI|U2|Mux15~3_combout  = (\procI|register_read_addr_A [2] & ((\procI|U2|Mux15~2_combout  & ((\procI|U2|registers[29][0]~q ))) # (!\procI|U2|Mux15~2_combout  & (\procI|U2|registers[21][0]~q )))) # (!\procI|register_read_addr_A [2] & 
// (\procI|U2|Mux15~2_combout ))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|U2|Mux15~2_combout ),
	.datac(\procI|U2|registers[21][0]~q ),
	.datad(\procI|U2|registers[29][0]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux15~3 .lut_mask = 16'hEC64;
defparam \procI|U2|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
cycloneive_lcell_comb \procI|U2|Mux15~6 (
// Equation(s):
// \procI|U2|Mux15~6_combout  = (\procI|register_read_addr_A [0] & (((\procI|U2|Mux15~3_combout ) # (\procI|register_read_addr_A [1])))) # (!\procI|register_read_addr_A [0] & (\procI|U2|Mux15~5_combout  & ((!\procI|register_read_addr_A [1]))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|U2|Mux15~5_combout ),
	.datac(\procI|U2|Mux15~3_combout ),
	.datad(\procI|register_read_addr_A [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux15~6 .lut_mask = 16'hAAE4;
defparam \procI|U2|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
cycloneive_lcell_comb \procI|U2|Mux15~9 (
// Equation(s):
// \procI|U2|Mux15~9_combout  = (\procI|U2|Mux15~6_combout  & (((\procI|U2|Mux15~8_combout ) # (!\procI|register_read_addr_A [1])))) # (!\procI|U2|Mux15~6_combout  & (\procI|U2|Mux15~1_combout  & ((\procI|register_read_addr_A [1]))))

	.dataa(\procI|U2|Mux15~1_combout ),
	.datab(\procI|U2|Mux15~8_combout ),
	.datac(\procI|U2|Mux15~6_combout ),
	.datad(\procI|register_read_addr_A [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux15~9 .lut_mask = 16'hCAF0;
defparam \procI|U2|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneive_lcell_comb \procI|U2|Mux15~20 (
// Equation(s):
// \procI|U2|Mux15~20_combout  = (\procI|register_read_addr_A [4] & ((\procI|U2|Mux15~9_combout ))) # (!\procI|register_read_addr_A [4] & (\procI|U2|Mux15~19_combout ))

	.dataa(\procI|U2|Mux15~19_combout ),
	.datab(\procI|register_read_addr_A [4]),
	.datac(\procI|U2|Mux15~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|U2|Mux15~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux15~20 .lut_mask = 16'hE2E2;
defparam \procI|U2|Mux15~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N13
dffeas \procI|U2|data_out_A[0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux15~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_A[0] .is_wysiwyg = "true";
defparam \procI|U2|data_out_A[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N17
dffeas \procI|A[0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_A [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A[0] .is_wysiwyg = "true";
defparam \procI|A[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneive_lcell_comb \procI|U1|Selector15~3 (
// Equation(s):
// \procI|U1|Selector15~3_combout  = (\procI|Imm [0] & ((\procI|I [3]) # ((\procI|I [2] & \procI|A [0])))) # (!\procI|Imm [0] & (\procI|I [3] & (\procI|I [2])))

	.dataa(\procI|Imm [0]),
	.datab(\procI|I [3]),
	.datac(\procI|I [2]),
	.datad(\procI|A [0]),
	.cin(gnd),
	.combout(\procI|U1|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|Selector15~3 .lut_mask = 16'hE8C8;
defparam \procI|U1|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneive_lcell_comb \procI|U1|Selector15~4 (
// Equation(s):
// \procI|U1|Selector15~4_combout  = (\procI|I [0] & ((\procI|U1|Selector15~3_combout ) # ((\procI|U1|Add0~0_combout )))) # (!\procI|I [0] & (!\procI|U1|Selector15~3_combout  & ((\procI|U1|Add1~0_combout ))))

	.dataa(\procI|I [0]),
	.datab(\procI|U1|Selector15~3_combout ),
	.datac(\procI|U1|Add0~0_combout ),
	.datad(\procI|U1|Add1~0_combout ),
	.cin(gnd),
	.combout(\procI|U1|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|Selector15~4 .lut_mask = 16'hB9A8;
defparam \procI|U1|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneive_lcell_comb \procI|U1|Selector15~2 (
// Equation(s):
// \procI|U1|Selector15~2_combout  = (\procI|Imm [0] & (\procI|I [2] & ((\procI|I [3]) # (!\procI|A [0])))) # (!\procI|Imm [0] & ((\procI|I [3]) # ((\procI|I [2]))))

	.dataa(\procI|Imm [0]),
	.datab(\procI|I [3]),
	.datac(\procI|I [2]),
	.datad(\procI|A [0]),
	.cin(gnd),
	.combout(\procI|U1|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|Selector15~2 .lut_mask = 16'hD4F4;
defparam \procI|U1|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneive_lcell_comb \procI|U1|Selector15~5 (
// Equation(s):
// \procI|U1|Selector15~5_combout  = (\procI|U1|Selector15~4_combout  & (!\procI|U1|Selector15~2_combout )) # (!\procI|U1|Selector15~4_combout  & (\procI|U1|Selector15~2_combout  & (\procI|U1|Equal0~10_combout  & \procI|U1|Selector15~3_combout )))

	.dataa(\procI|U1|Selector15~4_combout ),
	.datab(\procI|U1|Selector15~2_combout ),
	.datac(\procI|U1|Equal0~10_combout ),
	.datad(\procI|U1|Selector15~3_combout ),
	.cin(gnd),
	.combout(\procI|U1|Selector15~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|Selector15~5 .lut_mask = 16'h6222;
defparam \procI|U1|Selector15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneive_lcell_comb \procI|U1|Selector15~0 (
// Equation(s):
// \procI|U1|Selector15~0_combout  = (\procI|I [0] & (!\procI|I [2] & (\procI|A [1]))) # (!\procI|I [0] & ((\procI|I [2]) # ((\procI|B [0]))))

	.dataa(\procI|I [0]),
	.datab(\procI|I [2]),
	.datac(\procI|A [1]),
	.datad(\procI|B [0]),
	.cin(gnd),
	.combout(\procI|U1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|Selector15~0 .lut_mask = 16'h7564;
defparam \procI|U1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneive_lcell_comb \procI|U1|Selector15~1 (
// Equation(s):
// \procI|U1|Selector15~1_combout  = (\procI|U1|Selector15~0_combout  & ((\procI|U1|Add3~0_combout ) # ((!\procI|I [2])))) # (!\procI|U1|Selector15~0_combout  & (((\procI|U1|Add2~0_combout  & \procI|I [2]))))

	.dataa(\procI|U1|Selector15~0_combout ),
	.datab(\procI|U1|Add3~0_combout ),
	.datac(\procI|U1|Add2~0_combout ),
	.datad(\procI|I [2]),
	.cin(gnd),
	.combout(\procI|U1|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U1|Selector15~1 .lut_mask = 16'hD8AA;
defparam \procI|U1|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneive_lcell_comb \procI|Mux142~8 (
// Equation(s):
// \procI|Mux142~8_combout  = (\procI|U1|Selector15~5_combout  & ((\procI|I [1]) # ((\procI|U1|Selector15~1_combout  & \procI|Mux142~7_combout )))) # (!\procI|U1|Selector15~5_combout  & (((\procI|U1|Selector15~1_combout  & \procI|Mux142~7_combout ))))

	.dataa(\procI|U1|Selector15~5_combout ),
	.datab(\procI|I [1]),
	.datac(\procI|U1|Selector15~1_combout ),
	.datad(\procI|Mux142~7_combout ),
	.cin(gnd),
	.combout(\procI|Mux142~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux142~8 .lut_mask = 16'hF888;
defparam \procI|Mux142~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N20
cycloneive_lcell_comb \procI|dDataO[0]~feeder (
// Equation(s):
// \procI|dDataO[0]~feeder_combout  = \procI|A [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|A [0]),
	.cin(gnd),
	.combout(\procI|dDataO[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|dDataO[0]~feeder .lut_mask = 16'hFF00;
defparam \procI|dDataO[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N21
dffeas \procI|dDataO[0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|dDataO[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|Mux0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dDataO [0]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dDataO[0] .is_wysiwyg = "true";
defparam \procI|dDataO[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y10_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [0]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y13_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode423w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode461w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [0]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y11_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [0]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N30
cycloneive_lcell_comb \procI|Mux142~4 (
// Equation(s):
// \procI|Mux142~4_combout  = (\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & (((\dataMemI|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & ((\dataMemI|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\dataMemI|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\dataMemI|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(\dataMemI|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\dataMemI|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\procI|Mux142~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux142~4 .lut_mask = 16'hFC22;
defparam \procI|Mux142~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y12_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [0]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N24
cycloneive_lcell_comb \procI|Mux142~5 (
// Equation(s):
// \procI|Mux142~5_combout  = (\procI|Mux142~4_combout  & (((\dataMemI|altsyncram_component|auto_generated|ram_block1a48~portadataout ) # (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\procI|Mux142~4_combout  & 
// (\dataMemI|altsyncram_component|auto_generated|ram_block1a32~portadataout  & (\dataMemI|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\dataMemI|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datab(\procI|Mux142~4_combout ),
	.datac(\dataMemI|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\dataMemI|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.cin(gnd),
	.combout(\procI|Mux142~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux142~5 .lut_mask = 16'hEC2C;
defparam \procI|Mux142~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneive_lcell_comb \procI|Mux142~6 (
// Equation(s):
// \procI|Mux142~6_combout  = (\procI|opcode_3 [2] & ((\procI|Mux142~5_combout ))) # (!\procI|opcode_3 [2] & (\procI|register_data_in [0]))

	.dataa(gnd),
	.datab(\procI|register_data_in [0]),
	.datac(\procI|opcode_3 [2]),
	.datad(\procI|Mux142~5_combout ),
	.cin(gnd),
	.combout(\procI|Mux142~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux142~6 .lut_mask = 16'hFC0C;
defparam \procI|Mux142~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneive_lcell_comb \procI|Mux142~9 (
// Equation(s):
// \procI|Mux142~9_combout  = (\procI|Mux142~3_combout  & (((\procI|Mux142~6_combout )))) # (!\procI|Mux142~3_combout  & (\procI|Mux142~8_combout  & (\procI|Mux142~0_combout )))

	.dataa(\procI|Mux142~3_combout ),
	.datab(\procI|Mux142~8_combout ),
	.datac(\procI|Mux142~0_combout ),
	.datad(\procI|Mux142~6_combout ),
	.cin(gnd),
	.combout(\procI|Mux142~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux142~9 .lut_mask = 16'hEA40;
defparam \procI|Mux142~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N21
dffeas \procI|register_data_in[0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux142~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_data_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_data_in[0] .is_wysiwyg = "true";
defparam \procI|register_data_in[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneive_lcell_comb \procI|U2|registers~34 (
// Equation(s):
// \procI|U2|registers~34_combout  = (!\rstN~q  & \procI|register_data_in [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstN~q ),
	.datad(\procI|register_data_in [0]),
	.cin(gnd),
	.combout(\procI|U2|registers~34_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~34 .lut_mask = 16'h0F00;
defparam \procI|U2|registers~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N31
dffeas \procI|U2|registers[9][0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[9][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[9][0] .is_wysiwyg = "true";
defparam \procI|U2|registers[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N24
cycloneive_lcell_comb \procI|U2|Mux31~10 (
// Equation(s):
// \procI|U2|Mux31~10_combout  = (\procI|register_read_addr_B [1] & (((\procI|register_read_addr_B [0])))) # (!\procI|register_read_addr_B [1] & ((\procI|register_read_addr_B [0] & (\procI|U2|registers[9][0]~q )) # (!\procI|register_read_addr_B [0] & 
// ((\procI|U2|registers[8][0]~q )))))

	.dataa(\procI|U2|registers[9][0]~q ),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[8][0]~q ),
	.datad(\procI|register_read_addr_B [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux31~10 .lut_mask = 16'hEE30;
defparam \procI|U2|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneive_lcell_comb \procI|U2|Mux31~11 (
// Equation(s):
// \procI|U2|Mux31~11_combout  = (\procI|register_read_addr_B [1] & ((\procI|U2|Mux31~10_combout  & ((\procI|U2|registers[11][0]~q ))) # (!\procI|U2|Mux31~10_combout  & (\procI|U2|registers[10][0]~q )))) # (!\procI|register_read_addr_B [1] & 
// (\procI|U2|Mux31~10_combout ))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|U2|Mux31~10_combout ),
	.datac(\procI|U2|registers[10][0]~q ),
	.datad(\procI|U2|registers[11][0]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux31~11 .lut_mask = 16'hEC64;
defparam \procI|U2|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N10
cycloneive_lcell_comb \procI|U2|Mux31~17 (
// Equation(s):
// \procI|U2|Mux31~17_combout  = (\procI|register_read_addr_B [1] & ((\procI|register_read_addr_B [0]) # ((\procI|U2|registers[14][0]~q )))) # (!\procI|register_read_addr_B [1] & (!\procI|register_read_addr_B [0] & (\procI|U2|registers[12][0]~q )))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[12][0]~q ),
	.datad(\procI|U2|registers[14][0]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux31~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux31~17 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux31~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cycloneive_lcell_comb \procI|U2|Mux31~18 (
// Equation(s):
// \procI|U2|Mux31~18_combout  = (\procI|register_read_addr_B [0] & ((\procI|U2|Mux31~17_combout  & (\procI|U2|registers[15][0]~q )) # (!\procI|U2|Mux31~17_combout  & ((\procI|U2|registers[13][0]~q ))))) # (!\procI|register_read_addr_B [0] & 
// (((\procI|U2|Mux31~17_combout ))))

	.dataa(\procI|U2|registers[15][0]~q ),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[13][0]~q ),
	.datad(\procI|U2|Mux31~17_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux31~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux31~18 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux31~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N2
cycloneive_lcell_comb \procI|U2|Mux31~14 (
// Equation(s):
// \procI|U2|Mux31~14_combout  = (\procI|register_read_addr_B [0] & ((\procI|U2|registers[1][0]~q ) # ((\procI|register_read_addr_B [1])))) # (!\procI|register_read_addr_B [0] & (((\procI|U2|registers[0][0]~q  & !\procI|register_read_addr_B [1]))))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|U2|registers[1][0]~q ),
	.datac(\procI|U2|registers[0][0]~q ),
	.datad(\procI|register_read_addr_B [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux31~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux31~14 .lut_mask = 16'hAAD8;
defparam \procI|U2|Mux31~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneive_lcell_comb \procI|U2|Mux31~15 (
// Equation(s):
// \procI|U2|Mux31~15_combout  = (\procI|register_read_addr_B [1] & ((\procI|U2|Mux31~14_combout  & ((\procI|U2|registers[3][0]~q ))) # (!\procI|U2|Mux31~14_combout  & (\procI|U2|registers[2][0]~q )))) # (!\procI|register_read_addr_B [1] & 
// (((\procI|U2|Mux31~14_combout ))))

	.dataa(\procI|U2|registers[2][0]~q ),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[3][0]~q ),
	.datad(\procI|U2|Mux31~14_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux31~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux31~15 .lut_mask = 16'hF388;
defparam \procI|U2|Mux31~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N30
cycloneive_lcell_comb \procI|U2|Mux31~12 (
// Equation(s):
// \procI|U2|Mux31~12_combout  = (\procI|register_read_addr_B [1] & ((\procI|register_read_addr_B [0]) # ((\procI|U2|registers[6][0]~q )))) # (!\procI|register_read_addr_B [1] & (!\procI|register_read_addr_B [0] & (\procI|U2|registers[4][0]~q )))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[4][0]~q ),
	.datad(\procI|U2|registers[6][0]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux31~12 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N14
cycloneive_lcell_comb \procI|U2|Mux31~13 (
// Equation(s):
// \procI|U2|Mux31~13_combout  = (\procI|register_read_addr_B [0] & ((\procI|U2|Mux31~12_combout  & ((\procI|U2|registers[7][0]~q ))) # (!\procI|U2|Mux31~12_combout  & (\procI|U2|registers[5][0]~q )))) # (!\procI|register_read_addr_B [0] & 
// (((\procI|U2|Mux31~12_combout ))))

	.dataa(\procI|U2|registers[5][0]~q ),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[7][0]~q ),
	.datad(\procI|U2|Mux31~12_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux31~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux31~13 .lut_mask = 16'hF388;
defparam \procI|U2|Mux31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneive_lcell_comb \procI|U2|Mux31~16 (
// Equation(s):
// \procI|U2|Mux31~16_combout  = (\procI|register_read_addr_B [2] & (((\procI|register_read_addr_B [3]) # (\procI|U2|Mux31~13_combout )))) # (!\procI|register_read_addr_B [2] & (\procI|U2|Mux31~15_combout  & (!\procI|register_read_addr_B [3])))

	.dataa(\procI|U2|Mux31~15_combout ),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|register_read_addr_B [3]),
	.datad(\procI|U2|Mux31~13_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux31~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux31~16 .lut_mask = 16'hCEC2;
defparam \procI|U2|Mux31~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneive_lcell_comb \procI|U2|Mux31~19 (
// Equation(s):
// \procI|U2|Mux31~19_combout  = (\procI|register_read_addr_B [3] & ((\procI|U2|Mux31~16_combout  & ((\procI|U2|Mux31~18_combout ))) # (!\procI|U2|Mux31~16_combout  & (\procI|U2|Mux31~11_combout )))) # (!\procI|register_read_addr_B [3] & 
// (((\procI|U2|Mux31~16_combout ))))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|Mux31~11_combout ),
	.datac(\procI|U2|Mux31~18_combout ),
	.datad(\procI|U2|Mux31~16_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux31~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux31~19 .lut_mask = 16'hF588;
defparam \procI|U2|Mux31~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N12
cycloneive_lcell_comb \procI|U2|Mux31~0 (
// Equation(s):
// \procI|U2|Mux31~0_combout  = (\procI|register_read_addr_B [2] & ((\procI|U2|registers[22][0]~q ) # ((\procI|register_read_addr_B [3])))) # (!\procI|register_read_addr_B [2] & (((!\procI|U2|registers[18][0]~q  & !\procI|register_read_addr_B [3]))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|registers[22][0]~q ),
	.datac(\procI|U2|registers[18][0]~q ),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux31~0 .lut_mask = 16'hAA8D;
defparam \procI|U2|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N2
cycloneive_lcell_comb \procI|U2|Mux31~1 (
// Equation(s):
// \procI|U2|Mux31~1_combout  = (\procI|register_read_addr_B [3] & ((\procI|U2|Mux31~0_combout  & (\procI|U2|registers[30][0]~q )) # (!\procI|U2|Mux31~0_combout  & ((\procI|U2|registers[26][0]~q ))))) # (!\procI|register_read_addr_B [3] & 
// (((\procI|U2|Mux31~0_combout ))))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|registers[30][0]~q ),
	.datac(\procI|U2|registers[26][0]~q ),
	.datad(\procI|U2|Mux31~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux31~1 .lut_mask = 16'hDDA0;
defparam \procI|U2|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N26
cycloneive_lcell_comb \procI|U2|Mux31~7 (
// Equation(s):
// \procI|U2|Mux31~7_combout  = (\procI|register_read_addr_B [3] & (((\procI|register_read_addr_B [2])))) # (!\procI|register_read_addr_B [3] & ((\procI|register_read_addr_B [2] & (\procI|U2|registers[23][0]~q )) # (!\procI|register_read_addr_B [2] & 
// ((\procI|U2|registers[19][0]~q )))))

	.dataa(\procI|U2|registers[23][0]~q ),
	.datab(\procI|register_read_addr_B [3]),
	.datac(\procI|U2|registers[19][0]~q ),
	.datad(\procI|register_read_addr_B [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux31~7 .lut_mask = 16'hEE30;
defparam \procI|U2|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
cycloneive_lcell_comb \procI|U2|Mux31~8 (
// Equation(s):
// \procI|U2|Mux31~8_combout  = (\procI|U2|Mux31~7_combout  & (((\procI|U2|registers[31][0]~q ) # (!\procI|register_read_addr_B [3])))) # (!\procI|U2|Mux31~7_combout  & (\procI|U2|registers[27][0]~q  & ((\procI|register_read_addr_B [3]))))

	.dataa(\procI|U2|Mux31~7_combout ),
	.datab(\procI|U2|registers[27][0]~q ),
	.datac(\procI|U2|registers[31][0]~q ),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux31~8 .lut_mask = 16'hE4AA;
defparam \procI|U2|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneive_lcell_comb \procI|U2|Mux31~4 (
// Equation(s):
// \procI|U2|Mux31~4_combout  = (\procI|register_read_addr_B [3] & ((\procI|U2|registers[24][0]~q ) # ((\procI|register_read_addr_B [2])))) # (!\procI|register_read_addr_B [3] & (((\procI|U2|registers[16][0]~q  & !\procI|register_read_addr_B [2]))))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|registers[24][0]~q ),
	.datac(\procI|U2|registers[16][0]~q ),
	.datad(\procI|register_read_addr_B [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux31~4 .lut_mask = 16'hAAD8;
defparam \procI|U2|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
cycloneive_lcell_comb \procI|U2|Mux31~5 (
// Equation(s):
// \procI|U2|Mux31~5_combout  = (\procI|U2|Mux31~4_combout  & (((\procI|U2|registers[28][0]~q ) # (!\procI|register_read_addr_B [2])))) # (!\procI|U2|Mux31~4_combout  & (\procI|U2|registers[20][0]~q  & ((\procI|register_read_addr_B [2]))))

	.dataa(\procI|U2|registers[20][0]~q ),
	.datab(\procI|U2|Mux31~4_combout ),
	.datac(\procI|U2|registers[28][0]~q ),
	.datad(\procI|register_read_addr_B [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux31~5 .lut_mask = 16'hE2CC;
defparam \procI|U2|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N2
cycloneive_lcell_comb \procI|U2|Mux31~2 (
// Equation(s):
// \procI|U2|Mux31~2_combout  = (\procI|register_read_addr_B [3] & ((\procI|register_read_addr_B [2]) # ((\procI|U2|registers[25][0]~q )))) # (!\procI|register_read_addr_B [3] & (!\procI|register_read_addr_B [2] & (!\procI|U2|registers[17][0]~q )))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|U2|registers[17][0]~q ),
	.datad(\procI|U2|registers[25][0]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux31~2 .lut_mask = 16'hAB89;
defparam \procI|U2|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N18
cycloneive_lcell_comb \procI|U2|Mux31~3 (
// Equation(s):
// \procI|U2|Mux31~3_combout  = (\procI|U2|Mux31~2_combout  & (((\procI|U2|registers[29][0]~q )) # (!\procI|register_read_addr_B [2]))) # (!\procI|U2|Mux31~2_combout  & (\procI|register_read_addr_B [2] & ((\procI|U2|registers[21][0]~q ))))

	.dataa(\procI|U2|Mux31~2_combout ),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|U2|registers[29][0]~q ),
	.datad(\procI|U2|registers[21][0]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux31~3 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N8
cycloneive_lcell_comb \procI|U2|Mux31~6 (
// Equation(s):
// \procI|U2|Mux31~6_combout  = (\procI|register_read_addr_B [0] & ((\procI|register_read_addr_B [1]) # ((\procI|U2|Mux31~3_combout )))) # (!\procI|register_read_addr_B [0] & (!\procI|register_read_addr_B [1] & (\procI|U2|Mux31~5_combout )))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|Mux31~5_combout ),
	.datad(\procI|U2|Mux31~3_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux31~6 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N26
cycloneive_lcell_comb \procI|U2|Mux31~9 (
// Equation(s):
// \procI|U2|Mux31~9_combout  = (\procI|U2|Mux31~6_combout  & (((\procI|U2|Mux31~8_combout ) # (!\procI|register_read_addr_B [1])))) # (!\procI|U2|Mux31~6_combout  & (\procI|U2|Mux31~1_combout  & ((\procI|register_read_addr_B [1]))))

	.dataa(\procI|U2|Mux31~1_combout ),
	.datab(\procI|U2|Mux31~8_combout ),
	.datac(\procI|U2|Mux31~6_combout ),
	.datad(\procI|register_read_addr_B [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux31~9 .lut_mask = 16'hCAF0;
defparam \procI|U2|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneive_lcell_comb \procI|U2|Mux31~20 (
// Equation(s):
// \procI|U2|Mux31~20_combout  = (\procI|register_read_addr_B [4] & ((\procI|U2|Mux31~9_combout ))) # (!\procI|register_read_addr_B [4] & (\procI|U2|Mux31~19_combout ))

	.dataa(gnd),
	.datab(\procI|register_read_addr_B [4]),
	.datac(\procI|U2|Mux31~19_combout ),
	.datad(\procI|U2|Mux31~9_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux31~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux31~20 .lut_mask = 16'hFC30;
defparam \procI|U2|Mux31~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N5
dffeas \procI|U2|data_out_B[0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux31~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_B[0] .is_wysiwyg = "true";
defparam \procI|U2|data_out_B[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneive_lcell_comb \procI|Mux15~0 (
// Equation(s):
// \procI|Mux15~0_combout  = (\procI|opcode_2 [2] & (\procI|U2|data_out_B [0])) # (!\procI|opcode_2 [2] & ((\procI|B [0])))

	.dataa(gnd),
	.datab(\procI|U2|data_out_B [0]),
	.datac(\procI|opcode_2 [2]),
	.datad(\procI|B [0]),
	.cin(gnd),
	.combout(\procI|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux15~0 .lut_mask = 16'hCFC0;
defparam \procI|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N15
dffeas \procI|dAddr[0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|dAddr[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dAddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dAddr[0] .is_wysiwyg = "true";
defparam \procI|dAddr[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y4_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [9]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y4_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [9]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y7_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode423w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode461w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [9]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y8_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [9]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneive_lcell_comb \dataMemI|altsyncram_component|auto_generated|mux2|result_node[9]~6 (
// Equation(s):
// \dataMemI|altsyncram_component|auto_generated|mux2|result_node[9]~6_combout  = (\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & (((\dataMemI|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & ((\dataMemI|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # 
// (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & (\dataMemI|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))

	.dataa(\dataMemI|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(\dataMemI|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\dataMemI|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\dataMemI|altsyncram_component|auto_generated|mux2|result_node[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|mux2|result_node[9]~6 .lut_mask = 16'hF2C2;
defparam \dataMemI|altsyncram_component|auto_generated|mux2|result_node[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneive_lcell_comb \dataMemI|altsyncram_component|auto_generated|mux2|result_node[9]~7 (
// Equation(s):
// \dataMemI|altsyncram_component|auto_generated|mux2|result_node[9]~7_combout  = (\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMemI|altsyncram_component|auto_generated|mux2|result_node[9]~6_combout  & 
// (\dataMemI|altsyncram_component|auto_generated|ram_block1a57~portadataout )) # (!\dataMemI|altsyncram_component|auto_generated|mux2|result_node[9]~6_combout  & ((\dataMemI|altsyncram_component|auto_generated|ram_block1a41~portadataout ))))) # 
// (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & (((\dataMemI|altsyncram_component|auto_generated|mux2|result_node[9]~6_combout ))))

	.dataa(\dataMemI|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datab(\dataMemI|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\dataMemI|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datad(\dataMemI|altsyncram_component|auto_generated|mux2|result_node[9]~6_combout ),
	.cin(gnd),
	.combout(\dataMemI|altsyncram_component|auto_generated|mux2|result_node[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|mux2|result_node[9]~7 .lut_mask = 16'hBBC0;
defparam \dataMemI|altsyncram_component|auto_generated|mux2|result_node[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N2
cycloneive_lcell_comb \procI|U1|Add0~18 (
// Equation(s):
// \procI|U1|Add0~18_combout  = (\procI|A [9] & ((\procI|B [9] & (\procI|U1|Add0~17  & VCC)) # (!\procI|B [9] & (!\procI|U1|Add0~17 )))) # (!\procI|A [9] & ((\procI|B [9] & (!\procI|U1|Add0~17 )) # (!\procI|B [9] & ((\procI|U1|Add0~17 ) # (GND)))))
// \procI|U1|Add0~19  = CARRY((\procI|A [9] & (!\procI|B [9] & !\procI|U1|Add0~17 )) # (!\procI|A [9] & ((!\procI|U1|Add0~17 ) # (!\procI|B [9]))))

	.dataa(\procI|A [9]),
	.datab(\procI|B [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add0~17 ),
	.combout(\procI|U1|Add0~18_combout ),
	.cout(\procI|U1|Add0~19 ));
// synopsys translate_off
defparam \procI|U1|Add0~18 .lut_mask = 16'h9617;
defparam \procI|U1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneive_lcell_comb \procI|U1|Add1~18 (
// Equation(s):
// \procI|U1|Add1~18_combout  = (\procI|A [9] & (!\procI|U1|Add1~17 )) # (!\procI|A [9] & ((\procI|U1|Add1~17 ) # (GND)))
// \procI|U1|Add1~19  = CARRY((!\procI|U1|Add1~17 ) # (!\procI|A [9]))

	.dataa(gnd),
	.datab(\procI|A [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add1~17 ),
	.combout(\procI|U1|Add1~18_combout ),
	.cout(\procI|U1|Add1~19 ));
// synopsys translate_off
defparam \procI|U1|Add1~18 .lut_mask = 16'h3C3F;
defparam \procI|U1|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \procI|Mux133~1 (
// Equation(s):
// \procI|Mux133~1_combout  = (!\procI|I [0] & ((\procI|I [2] & (\procI|A [8])) # (!\procI|I [2] & ((\procI|U1|Add1~18_combout )))))

	.dataa(\procI|A [8]),
	.datab(\procI|U1|Add1~18_combout ),
	.datac(\procI|I [0]),
	.datad(\procI|I [2]),
	.cin(gnd),
	.combout(\procI|Mux133~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux133~1 .lut_mask = 16'h0A0C;
defparam \procI|Mux133~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \procI|Mux133~2 (
// Equation(s):
// \procI|Mux133~2_combout  = (\procI|Mux133~1_combout ) # ((\procI|U1|Add0~18_combout  & (\procI|I [0] & !\procI|I [2])))

	.dataa(\procI|U1|Add0~18_combout ),
	.datab(\procI|Mux133~1_combout ),
	.datac(\procI|I [0]),
	.datad(\procI|I [2]),
	.cin(gnd),
	.combout(\procI|Mux133~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux133~2 .lut_mask = 16'hCCEC;
defparam \procI|Mux133~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N24
cycloneive_lcell_comb \procI|Mux133~3 (
// Equation(s):
// \procI|Mux133~3_combout  = (\procI|register_data_in[5]~7_combout  & ((\procI|B [9]))) # (!\procI|register_data_in[5]~7_combout  & (\procI|A [10]))

	.dataa(\procI|register_data_in[5]~7_combout ),
	.datab(gnd),
	.datac(\procI|A [10]),
	.datad(\procI|B [9]),
	.cin(gnd),
	.combout(\procI|Mux133~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux133~3 .lut_mask = 16'hFA50;
defparam \procI|Mux133~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cycloneive_lcell_comb \procI|Mux133~4 (
// Equation(s):
// \procI|Mux133~4_combout  = (\procI|I [3] & (((!\procI|I [1] & \procI|Mux133~3_combout )))) # (!\procI|I [3] & (\procI|Mux133~2_combout ))

	.dataa(\procI|Mux133~2_combout ),
	.datab(\procI|I [3]),
	.datac(\procI|I [1]),
	.datad(\procI|Mux133~3_combout ),
	.cin(gnd),
	.combout(\procI|Mux133~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux133~4 .lut_mask = 16'h2E22;
defparam \procI|Mux133~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneive_lcell_comb \procI|U1|Add2~18 (
// Equation(s):
// \procI|U1|Add2~18_combout  = (\procI|A [9] & (\procI|U1|Add2~17  & VCC)) # (!\procI|A [9] & (!\procI|U1|Add2~17 ))
// \procI|U1|Add2~19  = CARRY((!\procI|A [9] & !\procI|U1|Add2~17 ))

	.dataa(\procI|A [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add2~17 ),
	.combout(\procI|U1|Add2~18_combout ),
	.cout(\procI|U1|Add2~19 ));
// synopsys translate_off
defparam \procI|U1|Add2~18 .lut_mask = 16'hA505;
defparam \procI|U1|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N2
cycloneive_lcell_comb \procI|U1|Add3~18 (
// Equation(s):
// \procI|U1|Add3~18_combout  = (\procI|A [9] & (!\procI|U1|Add3~17 )) # (!\procI|A [9] & ((\procI|U1|Add3~17 ) # (GND)))
// \procI|U1|Add3~19  = CARRY((!\procI|U1|Add3~17 ) # (!\procI|A [9]))

	.dataa(gnd),
	.datab(\procI|A [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add3~17 ),
	.combout(\procI|U1|Add3~18_combout ),
	.cout(\procI|U1|Add3~19 ));
// synopsys translate_off
defparam \procI|U1|Add3~18 .lut_mask = 16'h3C3F;
defparam \procI|U1|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneive_lcell_comb \procI|Mux133~0 (
// Equation(s):
// \procI|Mux133~0_combout  = (\procI|register_data_in[5]~3_combout  & (((\procI|register_data_in[5]~4_combout ) # (\procI|U1|Add3~18_combout )))) # (!\procI|register_data_in[5]~3_combout  & (\procI|U1|Add2~18_combout  & 
// (!\procI|register_data_in[5]~4_combout )))

	.dataa(\procI|register_data_in[5]~3_combout ),
	.datab(\procI|U1|Add2~18_combout ),
	.datac(\procI|register_data_in[5]~4_combout ),
	.datad(\procI|U1|Add3~18_combout ),
	.cin(gnd),
	.combout(\procI|Mux133~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux133~0 .lut_mask = 16'hAEA4;
defparam \procI|Mux133~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneive_lcell_comb \procI|Mux133~5 (
// Equation(s):
// \procI|Mux133~5_combout  = (\procI|register_data_in[5]~4_combout  & ((\procI|Mux133~0_combout  & ((\procI|Mux133~4_combout ))) # (!\procI|Mux133~0_combout  & (\dataMemI|altsyncram_component|auto_generated|mux2|result_node[9]~7_combout )))) # 
// (!\procI|register_data_in[5]~4_combout  & (((\procI|Mux133~0_combout ))))

	.dataa(\dataMemI|altsyncram_component|auto_generated|mux2|result_node[9]~7_combout ),
	.datab(\procI|Mux133~4_combout ),
	.datac(\procI|register_data_in[5]~4_combout ),
	.datad(\procI|Mux133~0_combout ),
	.cin(gnd),
	.combout(\procI|Mux133~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux133~5 .lut_mask = 16'hCFA0;
defparam \procI|Mux133~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneive_lcell_comb \procI|Mux133~6 (
// Equation(s):
// \procI|Mux133~6_combout  = (\procI|register_data_in[5]~6_combout  & \procI|Mux133~5_combout )

	.dataa(gnd),
	.datab(\procI|register_data_in[5]~6_combout ),
	.datac(gnd),
	.datad(\procI|Mux133~5_combout ),
	.cin(gnd),
	.combout(\procI|Mux133~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux133~6 .lut_mask = 16'hCC00;
defparam \procI|Mux133~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N17
dffeas \procI|register_data_in[9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux133~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|register_write_addr[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_data_in [9]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_data_in[9] .is_wysiwyg = "true";
defparam \procI|register_data_in[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N0
cycloneive_lcell_comb \procI|U2|registers~53 (
// Equation(s):
// \procI|U2|registers~53_combout  = (\procI|register_data_in [9] & !\rstN~q )

	.dataa(gnd),
	.datab(\procI|register_data_in [9]),
	.datac(\rstN~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|U2|registers~53_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~53 .lut_mask = 16'h0C0C;
defparam \procI|U2|registers~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N9
dffeas \procI|U2|registers[27][9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[27][4]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[27][9] .is_wysiwyg = "true";
defparam \procI|U2|registers[27][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneive_lcell_comb \procI|U2|Mux6~16 (
// Equation(s):
// \procI|U2|Mux6~16_combout  = (\procI|register_read_addr_A [2] & (\procI|register_read_addr_A [3])) # (!\procI|register_read_addr_A [2] & ((\procI|register_read_addr_A [3] & (\procI|U2|registers[27][9]~q )) # (!\procI|register_read_addr_A [3] & 
// ((\procI|U2|registers[19][9]~q )))))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[27][9]~q ),
	.datad(\procI|U2|registers[19][9]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux6~16 .lut_mask = 16'hD9C8;
defparam \procI|U2|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
cycloneive_lcell_comb \procI|U2|Mux6~17 (
// Equation(s):
// \procI|U2|Mux6~17_combout  = (\procI|U2|Mux6~16_combout  & ((\procI|U2|registers[31][9]~q ) # ((!\procI|register_read_addr_A [2])))) # (!\procI|U2|Mux6~16_combout  & (((\procI|U2|registers[23][9]~q  & \procI|register_read_addr_A [2]))))

	.dataa(\procI|U2|Mux6~16_combout ),
	.datab(\procI|U2|registers[31][9]~q ),
	.datac(\procI|U2|registers[23][9]~q ),
	.datad(\procI|register_read_addr_A [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux6~17 .lut_mask = 16'hD8AA;
defparam \procI|U2|Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N4
cycloneive_lcell_comb \procI|U2|Mux6~11 (
// Equation(s):
// \procI|U2|Mux6~11_combout  = (\procI|register_read_addr_A [2] & (((\procI|register_read_addr_A [3])))) # (!\procI|register_read_addr_A [2] & ((\procI|register_read_addr_A [3] & ((\procI|U2|registers[26][9]~q ))) # (!\procI|register_read_addr_A [3] & 
// (\procI|U2|registers[18][9]~q ))))

	.dataa(\procI|U2|registers[18][9]~q ),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[26][9]~q ),
	.datad(\procI|register_read_addr_A [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux6~11 .lut_mask = 16'hFC22;
defparam \procI|U2|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
cycloneive_lcell_comb \procI|U2|Mux6~12 (
// Equation(s):
// \procI|U2|Mux6~12_combout  = (\procI|register_read_addr_A [2] & ((\procI|U2|Mux6~11_combout  & (\procI|U2|registers[30][9]~q )) # (!\procI|U2|Mux6~11_combout  & ((\procI|U2|registers[22][9]~q ))))) # (!\procI|register_read_addr_A [2] & 
// (((\procI|U2|Mux6~11_combout ))))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|U2|registers[30][9]~q ),
	.datac(\procI|U2|registers[22][9]~q ),
	.datad(\procI|U2|Mux6~11_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux6~12 .lut_mask = 16'hDDA0;
defparam \procI|U2|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N12
cycloneive_lcell_comb \procI|U2|Mux6~13 (
// Equation(s):
// \procI|U2|Mux6~13_combout  = (\procI|register_read_addr_A [2] & (((\procI|U2|registers[20][9]~q ) # (\procI|register_read_addr_A [3])))) # (!\procI|register_read_addr_A [2] & (!\procI|U2|registers[16][9]~q  & ((!\procI|register_read_addr_A [3]))))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|U2|registers[16][9]~q ),
	.datac(\procI|U2|registers[20][9]~q ),
	.datad(\procI|register_read_addr_A [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux6~13 .lut_mask = 16'hAAB1;
defparam \procI|U2|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N0
cycloneive_lcell_comb \procI|U2|Mux6~14 (
// Equation(s):
// \procI|U2|Mux6~14_combout  = (\procI|U2|Mux6~13_combout  & (((\procI|U2|registers[28][9]~q )) # (!\procI|register_read_addr_A [3]))) # (!\procI|U2|Mux6~13_combout  & (\procI|register_read_addr_A [3] & (\procI|U2|registers[24][9]~q )))

	.dataa(\procI|U2|Mux6~13_combout ),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[24][9]~q ),
	.datad(\procI|U2|registers[28][9]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux6~14 .lut_mask = 16'hEA62;
defparam \procI|U2|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N30
cycloneive_lcell_comb \procI|U2|Mux6~15 (
// Equation(s):
// \procI|U2|Mux6~15_combout  = (\procI|register_read_addr_A [0] & (\procI|register_read_addr_A [1])) # (!\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1] & (\procI|U2|Mux6~12_combout )) # (!\procI|register_read_addr_A [1] & 
// ((\procI|U2|Mux6~14_combout )))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|Mux6~12_combout ),
	.datad(\procI|U2|Mux6~14_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux6~15 .lut_mask = 16'hD9C8;
defparam \procI|U2|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cycloneive_lcell_comb \procI|U2|Mux6~9 (
// Equation(s):
// \procI|U2|Mux6~9_combout  = (\procI|register_read_addr_A [2] & (((\procI|U2|registers[21][9]~q ) # (\procI|register_read_addr_A [3])))) # (!\procI|register_read_addr_A [2] & (\procI|U2|registers[17][9]~q  & ((!\procI|register_read_addr_A [3]))))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|U2|registers[17][9]~q ),
	.datac(\procI|U2|registers[21][9]~q ),
	.datad(\procI|register_read_addr_A [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux6~9 .lut_mask = 16'hAAE4;
defparam \procI|U2|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cycloneive_lcell_comb \procI|U2|Mux6~10 (
// Equation(s):
// \procI|U2|Mux6~10_combout  = (\procI|register_read_addr_A [3] & ((\procI|U2|Mux6~9_combout  & (\procI|U2|registers[29][9]~q )) # (!\procI|U2|Mux6~9_combout  & ((\procI|U2|registers[25][9]~q ))))) # (!\procI|register_read_addr_A [3] & 
// (\procI|U2|Mux6~9_combout ))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|U2|Mux6~9_combout ),
	.datac(\procI|U2|registers[29][9]~q ),
	.datad(\procI|U2|registers[25][9]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux6~10 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N6
cycloneive_lcell_comb \procI|U2|Mux6~18 (
// Equation(s):
// \procI|U2|Mux6~18_combout  = (\procI|U2|Mux6~15_combout  & ((\procI|U2|Mux6~17_combout ) # ((!\procI|register_read_addr_A [0])))) # (!\procI|U2|Mux6~15_combout  & (((\procI|U2|Mux6~10_combout  & \procI|register_read_addr_A [0]))))

	.dataa(\procI|U2|Mux6~17_combout ),
	.datab(\procI|U2|Mux6~15_combout ),
	.datac(\procI|U2|Mux6~10_combout ),
	.datad(\procI|register_read_addr_A [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux6~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux6~18 .lut_mask = 16'hB8CC;
defparam \procI|U2|Mux6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N16
cycloneive_lcell_comb \procI|U2|Mux6~0 (
// Equation(s):
// \procI|U2|Mux6~0_combout  = (\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1]) # ((\procI|U2|registers[9][9]~q )))) # (!\procI|register_read_addr_A [0] & (!\procI|register_read_addr_A [1] & ((\procI|U2|registers[8][9]~q ))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[9][9]~q ),
	.datad(\procI|U2|registers[8][9]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux6~0 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N0
cycloneive_lcell_comb \procI|U2|Mux6~1 (
// Equation(s):
// \procI|U2|Mux6~1_combout  = (\procI|register_read_addr_A [1] & ((\procI|U2|Mux6~0_combout  & (\procI|U2|registers[11][9]~q )) # (!\procI|U2|Mux6~0_combout  & ((\procI|U2|registers[10][9]~q ))))) # (!\procI|register_read_addr_A [1] & 
// (((\procI|U2|Mux6~0_combout ))))

	.dataa(\procI|U2|registers[11][9]~q ),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[10][9]~q ),
	.datad(\procI|U2|Mux6~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux6~1 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \procI|U2|Mux6~2 (
// Equation(s):
// \procI|U2|Mux6~2_combout  = (\procI|U2|data_out_A[15]~2_combout  & (((\procI|U2|data_out_A[15]~1_combout )))) # (!\procI|U2|data_out_A[15]~2_combout  & ((\procI|U2|data_out_A[15]~1_combout  & (\procI|U2|Mux6~1_combout )) # 
// (!\procI|U2|data_out_A[15]~1_combout  & ((\procI|U2|registers[12][9]~q )))))

	.dataa(\procI|U2|data_out_A[15]~2_combout ),
	.datab(\procI|U2|Mux6~1_combout ),
	.datac(\procI|U2|data_out_A[15]~1_combout ),
	.datad(\procI|U2|registers[12][9]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux6~2 .lut_mask = 16'hE5E0;
defparam \procI|U2|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneive_lcell_comb \procI|U2|Mux6~3 (
// Equation(s):
// \procI|U2|Mux6~3_combout  = (\procI|U2|data_out_A[15]~2_combout  & ((\procI|U2|Mux6~2_combout  & ((\procI|U2|registers[15][9]~q ))) # (!\procI|U2|Mux6~2_combout  & (\procI|U2|registers[13][9]~q )))) # (!\procI|U2|data_out_A[15]~2_combout  & 
// (((\procI|U2|Mux6~2_combout ))))

	.dataa(\procI|U2|data_out_A[15]~2_combout ),
	.datab(\procI|U2|registers[13][9]~q ),
	.datac(\procI|U2|registers[15][9]~q ),
	.datad(\procI|U2|Mux6~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux6~3 .lut_mask = 16'hF588;
defparam \procI|U2|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneive_lcell_comb \procI|U2|Mux6~4 (
// Equation(s):
// \procI|U2|Mux6~4_combout  = (\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1]) # ((\procI|U2|registers[5][9]~q )))) # (!\procI|register_read_addr_A [0] & (!\procI|register_read_addr_A [1] & ((\procI|U2|registers[4][9]~q ))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[5][9]~q ),
	.datad(\procI|U2|registers[4][9]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux6~4 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cycloneive_lcell_comb \procI|U2|Mux6~5 (
// Equation(s):
// \procI|U2|Mux6~5_combout  = (\procI|U2|Mux6~4_combout  & (((\procI|U2|registers[7][9]~q )) # (!\procI|register_read_addr_A [1]))) # (!\procI|U2|Mux6~4_combout  & (\procI|register_read_addr_A [1] & (\procI|U2|registers[6][9]~q )))

	.dataa(\procI|U2|Mux6~4_combout ),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[6][9]~q ),
	.datad(\procI|U2|registers[7][9]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux6~5 .lut_mask = 16'hEA62;
defparam \procI|U2|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N30
cycloneive_lcell_comb \procI|U2|Mux6~6 (
// Equation(s):
// \procI|U2|Mux6~6_combout  = (\procI|register_read_addr_A [0] & (((\procI|register_read_addr_A [1])))) # (!\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1] & ((\procI|U2|registers[2][9]~q ))) # (!\procI|register_read_addr_A [1] & 
// (\procI|U2|registers[0][9]~q ))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|U2|registers[0][9]~q ),
	.datac(\procI|U2|registers[2][9]~q ),
	.datad(\procI|register_read_addr_A [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux6~6 .lut_mask = 16'hFA44;
defparam \procI|U2|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N26
cycloneive_lcell_comb \procI|U2|Mux6~7 (
// Equation(s):
// \procI|U2|Mux6~7_combout  = (\procI|register_read_addr_A [0] & ((\procI|U2|Mux6~6_combout  & (\procI|U2|registers[3][9]~q )) # (!\procI|U2|Mux6~6_combout  & ((\procI|U2|registers[1][9]~q ))))) # (!\procI|register_read_addr_A [0] & 
// (((\procI|U2|Mux6~6_combout ))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|U2|registers[3][9]~q ),
	.datac(\procI|U2|registers[1][9]~q ),
	.datad(\procI|U2|Mux6~6_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux6~7 .lut_mask = 16'hDDA0;
defparam \procI|U2|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneive_lcell_comb \procI|U2|Mux6~8 (
// Equation(s):
// \procI|U2|Mux6~8_combout  = (\procI|U2|data_out_A[15]~3_combout  & (((\procI|U2|data_out_A[15]~0_combout )))) # (!\procI|U2|data_out_A[15]~3_combout  & ((\procI|U2|data_out_A[15]~0_combout  & (\procI|U2|Mux6~5_combout )) # 
// (!\procI|U2|data_out_A[15]~0_combout  & ((\procI|U2|Mux6~7_combout )))))

	.dataa(\procI|U2|Mux6~5_combout ),
	.datab(\procI|U2|data_out_A[15]~3_combout ),
	.datac(\procI|U2|Mux6~7_combout ),
	.datad(\procI|U2|data_out_A[15]~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux6~8 .lut_mask = 16'hEE30;
defparam \procI|U2|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneive_lcell_comb \procI|U2|Mux6~19 (
// Equation(s):
// \procI|U2|Mux6~19_combout  = (\procI|U2|data_out_A[15]~3_combout  & ((\procI|U2|Mux6~8_combout  & (\procI|U2|Mux6~18_combout )) # (!\procI|U2|Mux6~8_combout  & ((\procI|U2|Mux6~3_combout ))))) # (!\procI|U2|data_out_A[15]~3_combout  & 
// (((\procI|U2|Mux6~8_combout ))))

	.dataa(\procI|U2|data_out_A[15]~3_combout ),
	.datab(\procI|U2|Mux6~18_combout ),
	.datac(\procI|U2|Mux6~3_combout ),
	.datad(\procI|U2|Mux6~8_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux6~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux6~19 .lut_mask = 16'hDDA0;
defparam \procI|U2|Mux6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneive_lcell_comb \procI|U2|Mux6~20 (
// Equation(s):
// \procI|U2|Mux6~20_combout  = (\procI|U2|Mux6~19_combout  & ((\procI|U2|data_out_A[15]~4_combout ) # (\procI|register_read_addr_A [4])))

	.dataa(\procI|U2|data_out_A[15]~4_combout ),
	.datab(\procI|register_read_addr_A [4]),
	.datac(\procI|U2|Mux6~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|U2|Mux6~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux6~20 .lut_mask = 16'hE0E0;
defparam \procI|U2|Mux6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N15
dffeas \procI|U2|data_out_A[9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux6~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_A [9]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_A[9] .is_wysiwyg = "true";
defparam \procI|U2|data_out_A[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N3
dffeas \procI|A[9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_A [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A [9]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A[9] .is_wysiwyg = "true";
defparam \procI|A[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \procI|Mux132~5 (
// Equation(s):
// \procI|Mux132~5_combout  = (!\procI|I [0] & ((\procI|I [2] & ((\procI|A [9]))) # (!\procI|I [2] & (\procI|U1|Add1~20_combout ))))

	.dataa(\procI|U1|Add1~20_combout ),
	.datab(\procI|I [0]),
	.datac(\procI|A [9]),
	.datad(\procI|I [2]),
	.cin(gnd),
	.combout(\procI|Mux132~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux132~5 .lut_mask = 16'h3022;
defparam \procI|Mux132~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N4
cycloneive_lcell_comb \procI|U1|Add0~20 (
// Equation(s):
// \procI|U1|Add0~20_combout  = ((\procI|B [10] $ (\procI|A [10] $ (!\procI|U1|Add0~19 )))) # (GND)
// \procI|U1|Add0~21  = CARRY((\procI|B [10] & ((\procI|A [10]) # (!\procI|U1|Add0~19 ))) # (!\procI|B [10] & (\procI|A [10] & !\procI|U1|Add0~19 )))

	.dataa(\procI|B [10]),
	.datab(\procI|A [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add0~19 ),
	.combout(\procI|U1|Add0~20_combout ),
	.cout(\procI|U1|Add0~21 ));
// synopsys translate_off
defparam \procI|U1|Add0~20 .lut_mask = 16'h698E;
defparam \procI|U1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \procI|Mux132~6 (
// Equation(s):
// \procI|Mux132~6_combout  = (\procI|Mux132~5_combout ) # ((\procI|I [0] & (\procI|U1|Add0~20_combout  & !\procI|I [2])))

	.dataa(\procI|I [0]),
	.datab(\procI|Mux132~5_combout ),
	.datac(\procI|U1|Add0~20_combout ),
	.datad(\procI|I [2]),
	.cin(gnd),
	.combout(\procI|Mux132~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux132~6 .lut_mask = 16'hCCEC;
defparam \procI|Mux132~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneive_lcell_comb \procI|Mux132~4 (
// Equation(s):
// \procI|Mux132~4_combout  = (\procI|register_data_in[5]~7_combout  & (\procI|B [10])) # (!\procI|register_data_in[5]~7_combout  & ((\procI|A [11])))

	.dataa(\procI|B [10]),
	.datab(gnd),
	.datac(\procI|A [11]),
	.datad(\procI|register_data_in[5]~7_combout ),
	.cin(gnd),
	.combout(\procI|Mux132~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux132~4 .lut_mask = 16'hAAF0;
defparam \procI|Mux132~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \procI|Mux132~7 (
// Equation(s):
// \procI|Mux132~7_combout  = (\procI|I [3] & (((\procI|Mux132~4_combout  & !\procI|I [1])))) # (!\procI|I [3] & (\procI|Mux132~6_combout ))

	.dataa(\procI|Mux132~6_combout ),
	.datab(\procI|I [3]),
	.datac(\procI|Mux132~4_combout ),
	.datad(\procI|I [1]),
	.cin(gnd),
	.combout(\procI|Mux132~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux132~7 .lut_mask = 16'h22E2;
defparam \procI|Mux132~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N4
cycloneive_lcell_comb \procI|U1|Add3~20 (
// Equation(s):
// \procI|U1|Add3~20_combout  = (\procI|A [10] & (\procI|U1|Add3~19  $ (GND))) # (!\procI|A [10] & (!\procI|U1|Add3~19  & VCC))
// \procI|U1|Add3~21  = CARRY((\procI|A [10] & !\procI|U1|Add3~19 ))

	.dataa(gnd),
	.datab(\procI|A [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add3~19 ),
	.combout(\procI|U1|Add3~20_combout ),
	.cout(\procI|U1|Add3~21 ));
// synopsys translate_off
defparam \procI|U1|Add3~20 .lut_mask = 16'hC30C;
defparam \procI|U1|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \procI|Mux132~8 (
// Equation(s):
// \procI|Mux132~8_combout  = (\procI|register_data_in[5]~4_combout  & (\procI|Mux132~7_combout )) # (!\procI|register_data_in[5]~4_combout  & ((\procI|U1|Add3~20_combout )))

	.dataa(\procI|Mux132~7_combout ),
	.datab(\procI|register_data_in[5]~4_combout ),
	.datac(\procI|U1|Add3~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|Mux132~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux132~8 .lut_mask = 16'hB8B8;
defparam \procI|Mux132~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N29
dffeas \procI|dDataO[10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|A [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|Mux0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dDataO [10]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dDataO[10] .is_wysiwyg = "true";
defparam \procI|dDataO[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y11_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [10]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y16_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [10]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \procI|Mux132~1 (
// Equation(s):
// \procI|Mux132~1_combout  = (\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMemI|altsyncram_component|auto_generated|ram_block1a58~portadataout ) # ((!\dataMemI|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & (((\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & \dataMemI|altsyncram_component|auto_generated|ram_block1a26~portadataout ))))

	.dataa(\dataMemI|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\dataMemI|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datac(\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\dataMemI|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.cin(gnd),
	.combout(\procI|Mux132~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux132~1 .lut_mask = 16'hDA8A;
defparam \procI|Mux132~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y5_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [10]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y6_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode423w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode461w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [10]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \procI|Mux132~2 (
// Equation(s):
// \procI|Mux132~2_combout  = (\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & ((\procI|Mux132~1_combout ))) # (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\dataMemI|altsyncram_component|auto_generated|ram_block1a10~portadataout  & !\procI|Mux132~1_combout ))

	.dataa(gnd),
	.datab(\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\dataMemI|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(\procI|Mux132~1_combout ),
	.cin(gnd),
	.combout(\procI|Mux132~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux132~2 .lut_mask = 16'hCC30;
defparam \procI|Mux132~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \procI|Mux132~3 (
// Equation(s):
// \procI|Mux132~3_combout  = ((\procI|Mux132~2_combout ) # ((\procI|Mux132~1_combout  & \dataMemI|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # (!\procI|register_data_in[5]~4_combout )

	.dataa(\procI|Mux132~1_combout ),
	.datab(\procI|register_data_in[5]~4_combout ),
	.datac(\dataMemI|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datad(\procI|Mux132~2_combout ),
	.cin(gnd),
	.combout(\procI|Mux132~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux132~3 .lut_mask = 16'hFFB3;
defparam \procI|Mux132~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneive_lcell_comb \procI|U1|Add2~20 (
// Equation(s):
// \procI|U1|Add2~20_combout  = (\procI|A [10] & ((GND) # (!\procI|U1|Add2~19 ))) # (!\procI|A [10] & (\procI|U1|Add2~19  $ (GND)))
// \procI|U1|Add2~21  = CARRY((\procI|A [10]) # (!\procI|U1|Add2~19 ))

	.dataa(\procI|A [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add2~19 ),
	.combout(\procI|U1|Add2~20_combout ),
	.cout(\procI|U1|Add2~21 ));
// synopsys translate_off
defparam \procI|U1|Add2~20 .lut_mask = 16'h5AAF;
defparam \procI|U1|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \procI|Mux132~0 (
// Equation(s):
// \procI|Mux132~0_combout  = (\procI|register_data_in[5]~6_combout  & ((\procI|U1|Add2~20_combout ) # ((\procI|register_data_in[5]~4_combout ) # (\procI|register_data_in[5]~3_combout ))))

	.dataa(\procI|U1|Add2~20_combout ),
	.datab(\procI|register_data_in[5]~4_combout ),
	.datac(\procI|register_data_in[5]~6_combout ),
	.datad(\procI|register_data_in[5]~3_combout ),
	.cin(gnd),
	.combout(\procI|Mux132~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux132~0 .lut_mask = 16'hF0E0;
defparam \procI|Mux132~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \procI|Mux132~9 (
// Equation(s):
// \procI|Mux132~9_combout  = (\procI|Mux132~0_combout  & ((\procI|register_data_in[5]~3_combout  & (\procI|Mux132~8_combout )) # (!\procI|register_data_in[5]~3_combout  & ((\procI|Mux132~3_combout )))))

	.dataa(\procI|Mux132~8_combout ),
	.datab(\procI|Mux132~3_combout ),
	.datac(\procI|register_data_in[5]~3_combout ),
	.datad(\procI|Mux132~0_combout ),
	.cin(gnd),
	.combout(\procI|Mux132~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux132~9 .lut_mask = 16'hAC00;
defparam \procI|Mux132~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N21
dffeas \procI|register_data_in[10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux132~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|register_write_addr[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_data_in [10]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_data_in[10] .is_wysiwyg = "true";
defparam \procI|register_data_in[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneive_lcell_comb \procI|U2|registers~55 (
// Equation(s):
// \procI|U2|registers~55_combout  = (!\rstN~q  & \procI|register_data_in [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstN~q ),
	.datad(\procI|register_data_in [10]),
	.cin(gnd),
	.combout(\procI|U2|registers~55_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~55 .lut_mask = 16'h0F00;
defparam \procI|U2|registers~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N15
dffeas \procI|U2|registers[6][10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[6][10] .is_wysiwyg = "true";
defparam \procI|U2|registers[6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneive_lcell_comb \procI|U2|Mux21~0 (
// Equation(s):
// \procI|U2|Mux21~0_combout  = (\procI|register_read_addr_B [0] & (((\procI|register_read_addr_B [1])))) # (!\procI|register_read_addr_B [0] & ((\procI|register_read_addr_B [1] & (\procI|U2|registers[6][10]~q )) # (!\procI|register_read_addr_B [1] & 
// ((\procI|U2|registers[4][10]~q )))))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|U2|registers[6][10]~q ),
	.datac(\procI|U2|registers[4][10]~q ),
	.datad(\procI|register_read_addr_B [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux21~0 .lut_mask = 16'hEE50;
defparam \procI|U2|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cycloneive_lcell_comb \procI|U2|Mux21~1 (
// Equation(s):
// \procI|U2|Mux21~1_combout  = (\procI|register_read_addr_B [0] & ((\procI|U2|Mux21~0_combout  & ((\procI|U2|registers[7][10]~q ))) # (!\procI|U2|Mux21~0_combout  & (\procI|U2|registers[5][10]~q )))) # (!\procI|register_read_addr_B [0] & 
// (\procI|U2|Mux21~0_combout ))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|U2|Mux21~0_combout ),
	.datac(\procI|U2|registers[5][10]~q ),
	.datad(\procI|U2|registers[7][10]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux21~1 .lut_mask = 16'hEC64;
defparam \procI|U2|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneive_lcell_comb \procI|U2|Mux21~9 (
// Equation(s):
// \procI|U2|Mux21~9_combout  = (\procI|register_read_addr_B [3] & ((\procI|register_read_addr_B [2]) # ((\procI|U2|registers[26][10]~q )))) # (!\procI|register_read_addr_B [3] & (!\procI|register_read_addr_B [2] & (\procI|U2|registers[18][10]~q )))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|U2|registers[18][10]~q ),
	.datad(\procI|U2|registers[26][10]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux21~9 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
cycloneive_lcell_comb \procI|U2|Mux21~10 (
// Equation(s):
// \procI|U2|Mux21~10_combout  = (\procI|register_read_addr_B [2] & ((\procI|U2|Mux21~9_combout  & (\procI|U2|registers[30][10]~q )) # (!\procI|U2|Mux21~9_combout  & ((\procI|U2|registers[22][10]~q ))))) # (!\procI|register_read_addr_B [2] & 
// (((\procI|U2|Mux21~9_combout ))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|registers[30][10]~q ),
	.datac(\procI|U2|registers[22][10]~q ),
	.datad(\procI|U2|Mux21~9_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux21~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux21~10 .lut_mask = 16'hDDA0;
defparam \procI|U2|Mux21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneive_lcell_comb \procI|U2|Mux21~16 (
// Equation(s):
// \procI|U2|Mux21~16_combout  = (\procI|register_read_addr_B [2] & (((\procI|register_read_addr_B [3])))) # (!\procI|register_read_addr_B [2] & ((\procI|register_read_addr_B [3] & (\procI|U2|registers[27][10]~q )) # (!\procI|register_read_addr_B [3] & 
// ((\procI|U2|registers[19][10]~q )))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|registers[27][10]~q ),
	.datac(\procI|U2|registers[19][10]~q ),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux21~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux21~16 .lut_mask = 16'hEE50;
defparam \procI|U2|Mux21~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cycloneive_lcell_comb \procI|U2|Mux21~17 (
// Equation(s):
// \procI|U2|Mux21~17_combout  = (\procI|U2|Mux21~16_combout  & (((\procI|U2|registers[31][10]~q ) # (!\procI|register_read_addr_B [2])))) # (!\procI|U2|Mux21~16_combout  & (\procI|U2|registers[23][10]~q  & ((\procI|register_read_addr_B [2]))))

	.dataa(\procI|U2|Mux21~16_combout ),
	.datab(\procI|U2|registers[23][10]~q ),
	.datac(\procI|U2|registers[31][10]~q ),
	.datad(\procI|register_read_addr_B [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux21~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux21~17 .lut_mask = 16'hE4AA;
defparam \procI|U2|Mux21~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N16
cycloneive_lcell_comb \procI|U2|Mux21~13 (
// Equation(s):
// \procI|U2|Mux21~13_combout  = (\procI|register_read_addr_B [3] & (((\procI|register_read_addr_B [2])))) # (!\procI|register_read_addr_B [3] & ((\procI|register_read_addr_B [2] & (\procI|U2|registers[20][10]~q )) # (!\procI|register_read_addr_B [2] & 
// ((\procI|U2|registers[16][10]~q )))))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|registers[20][10]~q ),
	.datac(\procI|U2|registers[16][10]~q ),
	.datad(\procI|register_read_addr_B [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux21~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux21~13 .lut_mask = 16'hEE50;
defparam \procI|U2|Mux21~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N14
cycloneive_lcell_comb \procI|U2|Mux21~14 (
// Equation(s):
// \procI|U2|Mux21~14_combout  = (\procI|register_read_addr_B [3] & ((\procI|U2|Mux21~13_combout  & (\procI|U2|registers[28][10]~q )) # (!\procI|U2|Mux21~13_combout  & ((\procI|U2|registers[24][10]~q ))))) # (!\procI|register_read_addr_B [3] & 
// (\procI|U2|Mux21~13_combout ))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|Mux21~13_combout ),
	.datac(\procI|U2|registers[28][10]~q ),
	.datad(\procI|U2|registers[24][10]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux21~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux21~14 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux21~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N14
cycloneive_lcell_comb \procI|U2|Mux21~11 (
// Equation(s):
// \procI|U2|Mux21~11_combout  = (\procI|register_read_addr_B [2] & ((\procI|U2|registers[21][10]~q ) # ((\procI|register_read_addr_B [3])))) # (!\procI|register_read_addr_B [2] & (((\procI|U2|registers[17][10]~q  & !\procI|register_read_addr_B [3]))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|registers[21][10]~q ),
	.datac(\procI|U2|registers[17][10]~q ),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux21~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux21~11 .lut_mask = 16'hAAD8;
defparam \procI|U2|Mux21~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
cycloneive_lcell_comb \procI|U2|Mux21~12 (
// Equation(s):
// \procI|U2|Mux21~12_combout  = (\procI|register_read_addr_B [3] & ((\procI|U2|Mux21~11_combout  & (\procI|U2|registers[29][10]~q )) # (!\procI|U2|Mux21~11_combout  & ((\procI|U2|registers[25][10]~q ))))) # (!\procI|register_read_addr_B [3] & 
// (\procI|U2|Mux21~11_combout ))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|Mux21~11_combout ),
	.datac(\procI|U2|registers[29][10]~q ),
	.datad(\procI|U2|registers[25][10]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux21~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux21~12 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux21~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneive_lcell_comb \procI|U2|Mux21~15 (
// Equation(s):
// \procI|U2|Mux21~15_combout  = (\procI|register_read_addr_B [1] & (((\procI|register_read_addr_B [0])))) # (!\procI|register_read_addr_B [1] & ((\procI|register_read_addr_B [0] & ((\procI|U2|Mux21~12_combout ))) # (!\procI|register_read_addr_B [0] & 
// (\procI|U2|Mux21~14_combout ))))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|U2|Mux21~14_combout ),
	.datac(\procI|register_read_addr_B [0]),
	.datad(\procI|U2|Mux21~12_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux21~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux21~15 .lut_mask = 16'hF4A4;
defparam \procI|U2|Mux21~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneive_lcell_comb \procI|U2|Mux21~18 (
// Equation(s):
// \procI|U2|Mux21~18_combout  = (\procI|register_read_addr_B [1] & ((\procI|U2|Mux21~15_combout  & ((\procI|U2|Mux21~17_combout ))) # (!\procI|U2|Mux21~15_combout  & (\procI|U2|Mux21~10_combout )))) # (!\procI|register_read_addr_B [1] & 
// (((\procI|U2|Mux21~15_combout ))))

	.dataa(\procI|U2|Mux21~10_combout ),
	.datab(\procI|U2|Mux21~17_combout ),
	.datac(\procI|register_read_addr_B [1]),
	.datad(\procI|U2|Mux21~15_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux21~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux21~18 .lut_mask = 16'hCFA0;
defparam \procI|U2|Mux21~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N2
cycloneive_lcell_comb \procI|U2|Mux21~6 (
// Equation(s):
// \procI|U2|Mux21~6_combout  = (\procI|register_read_addr_B [1] & (\procI|register_read_addr_B [0])) # (!\procI|register_read_addr_B [1] & ((\procI|register_read_addr_B [0] & ((\procI|U2|registers[1][10]~q ))) # (!\procI|register_read_addr_B [0] & 
// (\procI|U2|registers[0][10]~q ))))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[0][10]~q ),
	.datad(\procI|U2|registers[1][10]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux21~6 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N20
cycloneive_lcell_comb \procI|U2|Mux21~7 (
// Equation(s):
// \procI|U2|Mux21~7_combout  = (\procI|U2|Mux21~6_combout  & (((\procI|U2|registers[3][10]~q )) # (!\procI|register_read_addr_B [1]))) # (!\procI|U2|Mux21~6_combout  & (\procI|register_read_addr_B [1] & ((\procI|U2|registers[2][10]~q ))))

	.dataa(\procI|U2|Mux21~6_combout ),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[3][10]~q ),
	.datad(\procI|U2|registers[2][10]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux21~7 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N22
cycloneive_lcell_comb \procI|U2|Mux21~4 (
// Equation(s):
// \procI|U2|Mux21~4_combout  = (\procI|U2|data_out_B[5]~2_combout  & ((\procI|U2|registers[13][10]~q ) # ((\procI|U2|data_out_B[5]~1_combout )))) # (!\procI|U2|data_out_B[5]~2_combout  & (((\procI|U2|registers[12][10]~q  & !\procI|U2|data_out_B[5]~1_combout 
// ))))

	.dataa(\procI|U2|data_out_B[5]~2_combout ),
	.datab(\procI|U2|registers[13][10]~q ),
	.datac(\procI|U2|registers[12][10]~q ),
	.datad(\procI|U2|data_out_B[5]~1_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux21~4 .lut_mask = 16'hAAD8;
defparam \procI|U2|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N14
cycloneive_lcell_comb \procI|U2|Mux21~2 (
// Equation(s):
// \procI|U2|Mux21~2_combout  = (\procI|register_read_addr_B [0] & (\procI|register_read_addr_B [1])) # (!\procI|register_read_addr_B [0] & ((\procI|register_read_addr_B [1] & ((\procI|U2|registers[10][10]~q ))) # (!\procI|register_read_addr_B [1] & 
// (\procI|U2|registers[8][10]~q ))))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[8][10]~q ),
	.datad(\procI|U2|registers[10][10]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux21~2 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N28
cycloneive_lcell_comb \procI|U2|Mux21~3 (
// Equation(s):
// \procI|U2|Mux21~3_combout  = (\procI|register_read_addr_B [0] & ((\procI|U2|Mux21~2_combout  & ((\procI|U2|registers[11][10]~q ))) # (!\procI|U2|Mux21~2_combout  & (\procI|U2|registers[9][10]~q )))) # (!\procI|register_read_addr_B [0] & 
// (\procI|U2|Mux21~2_combout ))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|U2|Mux21~2_combout ),
	.datac(\procI|U2|registers[9][10]~q ),
	.datad(\procI|U2|registers[11][10]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux21~3 .lut_mask = 16'hEC64;
defparam \procI|U2|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N26
cycloneive_lcell_comb \procI|U2|Mux21~5 (
// Equation(s):
// \procI|U2|Mux21~5_combout  = (\procI|U2|data_out_B[5]~1_combout  & ((\procI|U2|Mux21~4_combout  & (\procI|U2|registers[15][10]~q )) # (!\procI|U2|Mux21~4_combout  & ((\procI|U2|Mux21~3_combout ))))) # (!\procI|U2|data_out_B[5]~1_combout  & 
// (\procI|U2|Mux21~4_combout ))

	.dataa(\procI|U2|data_out_B[5]~1_combout ),
	.datab(\procI|U2|Mux21~4_combout ),
	.datac(\procI|U2|registers[15][10]~q ),
	.datad(\procI|U2|Mux21~3_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux21~5 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cycloneive_lcell_comb \procI|U2|Mux21~8 (
// Equation(s):
// \procI|U2|Mux21~8_combout  = (\procI|U2|data_out_B[5]~3_combout  & (((\procI|U2|Mux21~5_combout ) # (\procI|U2|data_out_B[5]~0_combout )))) # (!\procI|U2|data_out_B[5]~3_combout  & (\procI|U2|Mux21~7_combout  & ((!\procI|U2|data_out_B[5]~0_combout ))))

	.dataa(\procI|U2|data_out_B[5]~3_combout ),
	.datab(\procI|U2|Mux21~7_combout ),
	.datac(\procI|U2|Mux21~5_combout ),
	.datad(\procI|U2|data_out_B[5]~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux21~8 .lut_mask = 16'hAAE4;
defparam \procI|U2|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneive_lcell_comb \procI|U2|Mux21~19 (
// Equation(s):
// \procI|U2|Mux21~19_combout  = (\procI|U2|data_out_B[5]~0_combout  & ((\procI|U2|Mux21~8_combout  & ((\procI|U2|Mux21~18_combout ))) # (!\procI|U2|Mux21~8_combout  & (\procI|U2|Mux21~1_combout )))) # (!\procI|U2|data_out_B[5]~0_combout  & 
// (((\procI|U2|Mux21~8_combout ))))

	.dataa(\procI|U2|Mux21~1_combout ),
	.datab(\procI|U2|data_out_B[5]~0_combout ),
	.datac(\procI|U2|Mux21~18_combout ),
	.datad(\procI|U2|Mux21~8_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux21~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux21~19 .lut_mask = 16'hF388;
defparam \procI|U2|Mux21~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneive_lcell_comb \procI|U2|Mux21~20 (
// Equation(s):
// \procI|U2|Mux21~20_combout  = (\procI|U2|Mux21~19_combout  & ((\procI|register_read_addr_B [4]) # (\procI|U2|data_out_B[5]~4_combout )))

	.dataa(gnd),
	.datab(\procI|register_read_addr_B [4]),
	.datac(\procI|U2|Mux21~19_combout ),
	.datad(\procI|U2|data_out_B[5]~4_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux21~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux21~20 .lut_mask = 16'hF0C0;
defparam \procI|U2|Mux21~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N9
dffeas \procI|U2|data_out_B[10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux21~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_B [10]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_B[10] .is_wysiwyg = "true";
defparam \procI|U2|data_out_B[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N15
dffeas \procI|B[10] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_B [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B [10]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B[10] .is_wysiwyg = "true";
defparam \procI|B[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N6
cycloneive_lcell_comb \procI|U1|Add0~22 (
// Equation(s):
// \procI|U1|Add0~22_combout  = (\procI|B [11] & ((\procI|A [11] & (\procI|U1|Add0~21  & VCC)) # (!\procI|A [11] & (!\procI|U1|Add0~21 )))) # (!\procI|B [11] & ((\procI|A [11] & (!\procI|U1|Add0~21 )) # (!\procI|A [11] & ((\procI|U1|Add0~21 ) # (GND)))))
// \procI|U1|Add0~23  = CARRY((\procI|B [11] & (!\procI|A [11] & !\procI|U1|Add0~21 )) # (!\procI|B [11] & ((!\procI|U1|Add0~21 ) # (!\procI|A [11]))))

	.dataa(\procI|B [11]),
	.datab(\procI|A [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add0~21 ),
	.combout(\procI|U1|Add0~22_combout ),
	.cout(\procI|U1|Add0~23 ));
// synopsys translate_off
defparam \procI|U1|Add0~22 .lut_mask = 16'h9617;
defparam \procI|U1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N0
cycloneive_lcell_comb \procI|Mux131~3 (
// Equation(s):
// \procI|Mux131~3_combout  = (!\procI|I [0] & ((\procI|I [2] & (\procI|A [10])) # (!\procI|I [2] & ((\procI|U1|Add1~22_combout )))))

	.dataa(\procI|A [10]),
	.datab(\procI|I [0]),
	.datac(\procI|I [2]),
	.datad(\procI|U1|Add1~22_combout ),
	.cin(gnd),
	.combout(\procI|Mux131~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux131~3 .lut_mask = 16'h2320;
defparam \procI|Mux131~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N10
cycloneive_lcell_comb \procI|Mux131~4 (
// Equation(s):
// \procI|Mux131~4_combout  = (\procI|Mux131~3_combout ) # ((\procI|U1|Add0~22_combout  & (\procI|I [0] & !\procI|I [2])))

	.dataa(\procI|U1|Add0~22_combout ),
	.datab(\procI|I [0]),
	.datac(\procI|I [2]),
	.datad(\procI|Mux131~3_combout ),
	.cin(gnd),
	.combout(\procI|Mux131~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux131~4 .lut_mask = 16'hFF08;
defparam \procI|Mux131~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneive_lcell_comb \procI|Mux131~5 (
// Equation(s):
// \procI|Mux131~5_combout  = (\procI|register_data_in[5]~7_combout  & ((\procI|B [11]))) # (!\procI|register_data_in[5]~7_combout  & (\procI|A [12]))

	.dataa(\procI|register_data_in[5]~7_combout ),
	.datab(gnd),
	.datac(\procI|A [12]),
	.datad(\procI|B [11]),
	.cin(gnd),
	.combout(\procI|Mux131~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux131~5 .lut_mask = 16'hFA50;
defparam \procI|Mux131~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N28
cycloneive_lcell_comb \procI|Mux131~6 (
// Equation(s):
// \procI|Mux131~6_combout  = (\procI|I [3] & (((\procI|Mux131~5_combout  & !\procI|I [1])))) # (!\procI|I [3] & (\procI|Mux131~4_combout ))

	.dataa(\procI|Mux131~4_combout ),
	.datab(\procI|I [3]),
	.datac(\procI|Mux131~5_combout ),
	.datad(\procI|I [1]),
	.cin(gnd),
	.combout(\procI|Mux131~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux131~6 .lut_mask = 16'h22E2;
defparam \procI|Mux131~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneive_lcell_comb \procI|U1|Add2~22 (
// Equation(s):
// \procI|U1|Add2~22_combout  = (\procI|A [11] & (\procI|U1|Add2~21  & VCC)) # (!\procI|A [11] & (!\procI|U1|Add2~21 ))
// \procI|U1|Add2~23  = CARRY((!\procI|A [11] & !\procI|U1|Add2~21 ))

	.dataa(gnd),
	.datab(\procI|A [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add2~21 ),
	.combout(\procI|U1|Add2~22_combout ),
	.cout(\procI|U1|Add2~23 ));
// synopsys translate_off
defparam \procI|U1|Add2~22 .lut_mask = 16'hC303;
defparam \procI|U1|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneive_lcell_comb \procI|dDataO[11]~feeder (
// Equation(s):
// \procI|dDataO[11]~feeder_combout  = \procI|A [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|A [11]),
	.cin(gnd),
	.combout(\procI|dDataO[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|dDataO[11]~feeder .lut_mask = 16'hFF00;
defparam \procI|dDataO[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N1
dffeas \procI|dDataO[11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|dDataO[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|Mux0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dDataO [11]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dDataO[11] .is_wysiwyg = "true";
defparam \procI|dDataO[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y31_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [11]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneive_lcell_comb \procI|Mux131~7 (
// Equation(s):
// \procI|Mux131~7_combout  = (\procI|register_data_in[5]~3_combout ) # ((\procI|register_data_in[5]~4_combout  & ((\dataMemI|altsyncram_component|auto_generated|ram_block1a43~portadataout ))) # (!\procI|register_data_in[5]~4_combout  & 
// (\procI|U1|Add2~22_combout )))

	.dataa(\procI|U1|Add2~22_combout ),
	.datab(\procI|register_data_in[5]~4_combout ),
	.datac(\dataMemI|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datad(\procI|register_data_in[5]~3_combout ),
	.cin(gnd),
	.combout(\procI|Mux131~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux131~7 .lut_mask = 16'hFFE2;
defparam \procI|Mux131~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y28_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode423w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode461w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [11]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y27_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [11]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y33_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [11]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cycloneive_lcell_comb \procI|U1|Add3~22 (
// Equation(s):
// \procI|U1|Add3~22_combout  = (\procI|A [11] & (!\procI|U1|Add3~21 )) # (!\procI|A [11] & ((\procI|U1|Add3~21 ) # (GND)))
// \procI|U1|Add3~23  = CARRY((!\procI|U1|Add3~21 ) # (!\procI|A [11]))

	.dataa(\procI|A [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add3~21 ),
	.combout(\procI|U1|Add3~22_combout ),
	.cout(\procI|U1|Add3~23 ));
// synopsys translate_off
defparam \procI|U1|Add3~22 .lut_mask = 16'h5A5F;
defparam \procI|U1|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneive_lcell_comb \procI|Mux131~8 (
// Equation(s):
// \procI|Mux131~8_combout  = (\procI|register_data_in[5]~3_combout  & ((\procI|register_data_in[5]~4_combout ) # ((\procI|U1|Add3~22_combout )))) # (!\procI|register_data_in[5]~3_combout  & 
// (((\dataMemI|altsyncram_component|auto_generated|ram_block1a27~portadataout )) # (!\procI|register_data_in[5]~4_combout )))

	.dataa(\procI|register_data_in[5]~3_combout ),
	.datab(\procI|register_data_in[5]~4_combout ),
	.datac(\dataMemI|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(\procI|U1|Add3~22_combout ),
	.cin(gnd),
	.combout(\procI|Mux131~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux131~8 .lut_mask = 16'hFBD9;
defparam \procI|Mux131~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \procI|Mux131~9 (
// Equation(s):
// \procI|Mux131~9_combout  = (\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & ((\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & (\dataMemI|altsyncram_component|auto_generated|ram_block1a59~portadataout )) # 
// (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & ((\procI|Mux131~8_combout ))))) # (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & (((\dataMemI|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\dataMemI|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datac(\dataMemI|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\procI|Mux131~8_combout ),
	.cin(gnd),
	.combout(\procI|Mux131~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux131~9 .lut_mask = 16'hDAD0;
defparam \procI|Mux131~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneive_lcell_comb \procI|Mux131~10 (
// Equation(s):
// \procI|Mux131~10_combout  = (\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & (((\procI|Mux131~9_combout )))) # (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & ((\procI|Mux131~9_combout  & (\procI|Mux131~7_combout )) # 
// (!\procI|Mux131~9_combout  & ((\dataMemI|altsyncram_component|auto_generated|ram_block1a11~portadataout )))))

	.dataa(\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\procI|Mux131~7_combout ),
	.datac(\dataMemI|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(\procI|Mux131~9_combout ),
	.cin(gnd),
	.combout(\procI|Mux131~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux131~10 .lut_mask = 16'hEE50;
defparam \procI|Mux131~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneive_lcell_comb \procI|Mux131~11 (
// Equation(s):
// \procI|Mux131~11_combout  = (\procI|register_data_in[5]~3_combout  & (\procI|Mux131~6_combout )) # (!\procI|register_data_in[5]~3_combout  & ((\procI|Mux131~10_combout )))

	.dataa(\procI|register_data_in[5]~3_combout ),
	.datab(\procI|Mux131~6_combout ),
	.datac(gnd),
	.datad(\procI|Mux131~10_combout ),
	.cin(gnd),
	.combout(\procI|Mux131~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux131~11 .lut_mask = 16'hDD88;
defparam \procI|Mux131~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneive_lcell_comb \procI|Mux131~2 (
// Equation(s):
// \procI|Mux131~2_combout  = (\procI|register_data_in[5]~3_combout  & ((\procI|U1|Add3~22_combout ))) # (!\procI|register_data_in[5]~3_combout  & (\procI|U1|Add2~22_combout ))

	.dataa(\procI|register_data_in[5]~3_combout ),
	.datab(gnd),
	.datac(\procI|U1|Add2~22_combout ),
	.datad(\procI|U1|Add3~22_combout ),
	.cin(gnd),
	.combout(\procI|Mux131~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux131~2 .lut_mask = 16'hFA50;
defparam \procI|Mux131~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneive_lcell_comb \procI|Mux131~12 (
// Equation(s):
// \procI|Mux131~12_combout  = (\procI|register_data_in[5]~6_combout  & ((\procI|register_data_in[5]~4_combout  & (\procI|Mux131~11_combout )) # (!\procI|register_data_in[5]~4_combout  & ((\procI|Mux131~2_combout )))))

	.dataa(\procI|Mux131~11_combout ),
	.datab(\procI|Mux131~2_combout ),
	.datac(\procI|register_data_in[5]~4_combout ),
	.datad(\procI|register_data_in[5]~6_combout ),
	.cin(gnd),
	.combout(\procI|Mux131~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux131~12 .lut_mask = 16'hAC00;
defparam \procI|Mux131~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N11
dffeas \procI|register_data_in[11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux131~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|register_write_addr[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_data_in [11]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_data_in[11] .is_wysiwyg = "true";
defparam \procI|register_data_in[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneive_lcell_comb \procI|U2|registers~57 (
// Equation(s):
// \procI|U2|registers~57_combout  = (!\rstN~q  & \procI|register_data_in [11])

	.dataa(gnd),
	.datab(\rstN~q ),
	.datac(gnd),
	.datad(\procI|register_data_in [11]),
	.cin(gnd),
	.combout(\procI|U2|registers~57_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~57 .lut_mask = 16'h3300;
defparam \procI|U2|registers~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N27
dffeas \procI|U2|registers[7][11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[7][11] .is_wysiwyg = "true";
defparam \procI|U2|registers[7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneive_lcell_comb \procI|U2|Mux4~4 (
// Equation(s):
// \procI|U2|Mux4~4_combout  = (\procI|register_read_addr_A [1] & (((\procI|register_read_addr_A [0])))) # (!\procI|register_read_addr_A [1] & ((\procI|register_read_addr_A [0] & ((\procI|U2|registers[5][11]~q ))) # (!\procI|register_read_addr_A [0] & 
// (\procI|U2|registers[4][11]~q ))))

	.dataa(\procI|U2|registers[4][11]~q ),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[5][11]~q ),
	.datad(\procI|register_read_addr_A [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux4~4 .lut_mask = 16'hFC22;
defparam \procI|U2|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneive_lcell_comb \procI|U2|Mux4~5 (
// Equation(s):
// \procI|U2|Mux4~5_combout  = (\procI|U2|Mux4~4_combout  & ((\procI|U2|registers[7][11]~q ) # ((!\procI|register_read_addr_A [1])))) # (!\procI|U2|Mux4~4_combout  & (((\procI|U2|registers[6][11]~q  & \procI|register_read_addr_A [1]))))

	.dataa(\procI|U2|registers[7][11]~q ),
	.datab(\procI|U2|Mux4~4_combout ),
	.datac(\procI|U2|registers[6][11]~q ),
	.datad(\procI|register_read_addr_A [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux4~5 .lut_mask = 16'hB8CC;
defparam \procI|U2|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cycloneive_lcell_comb \procI|U2|Mux4~6 (
// Equation(s):
// \procI|U2|Mux4~6_combout  = (\procI|register_read_addr_A [0] & (((\procI|register_read_addr_A [1])))) # (!\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1] & ((\procI|U2|registers[2][11]~q ))) # (!\procI|register_read_addr_A [1] & 
// (\procI|U2|registers[0][11]~q ))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|U2|registers[0][11]~q ),
	.datac(\procI|U2|registers[2][11]~q ),
	.datad(\procI|register_read_addr_A [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux4~6 .lut_mask = 16'hFA44;
defparam \procI|U2|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N20
cycloneive_lcell_comb \procI|U2|Mux4~7 (
// Equation(s):
// \procI|U2|Mux4~7_combout  = (\procI|register_read_addr_A [0] & ((\procI|U2|Mux4~6_combout  & (\procI|U2|registers[3][11]~q )) # (!\procI|U2|Mux4~6_combout  & ((\procI|U2|registers[1][11]~q ))))) # (!\procI|register_read_addr_A [0] & 
// (((\procI|U2|Mux4~6_combout ))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|U2|registers[3][11]~q ),
	.datac(\procI|U2|registers[1][11]~q ),
	.datad(\procI|U2|Mux4~6_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux4~7 .lut_mask = 16'hDDA0;
defparam \procI|U2|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N6
cycloneive_lcell_comb \procI|U2|Mux4~8 (
// Equation(s):
// \procI|U2|Mux4~8_combout  = (\procI|U2|data_out_A[15]~3_combout  & (((\procI|U2|data_out_A[15]~0_combout )))) # (!\procI|U2|data_out_A[15]~3_combout  & ((\procI|U2|data_out_A[15]~0_combout  & (\procI|U2|Mux4~5_combout )) # 
// (!\procI|U2|data_out_A[15]~0_combout  & ((\procI|U2|Mux4~7_combout )))))

	.dataa(\procI|U2|data_out_A[15]~3_combout ),
	.datab(\procI|U2|Mux4~5_combout ),
	.datac(\procI|U2|Mux4~7_combout ),
	.datad(\procI|U2|data_out_A[15]~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux4~8 .lut_mask = 16'hEE50;
defparam \procI|U2|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N8
cycloneive_lcell_comb \procI|U2|Mux4~0 (
// Equation(s):
// \procI|U2|Mux4~0_combout  = (\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1]) # ((\procI|U2|registers[9][11]~q )))) # (!\procI|register_read_addr_A [0] & (!\procI|register_read_addr_A [1] & ((\procI|U2|registers[8][11]~q ))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[9][11]~q ),
	.datad(\procI|U2|registers[8][11]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux4~0 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneive_lcell_comb \procI|U2|Mux4~1 (
// Equation(s):
// \procI|U2|Mux4~1_combout  = (\procI|U2|Mux4~0_combout  & (((\procI|U2|registers[11][11]~q )) # (!\procI|register_read_addr_A [1]))) # (!\procI|U2|Mux4~0_combout  & (\procI|register_read_addr_A [1] & (\procI|U2|registers[10][11]~q )))

	.dataa(\procI|U2|Mux4~0_combout ),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[10][11]~q ),
	.datad(\procI|U2|registers[11][11]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux4~1 .lut_mask = 16'hEA62;
defparam \procI|U2|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneive_lcell_comb \procI|U2|Mux4~2 (
// Equation(s):
// \procI|U2|Mux4~2_combout  = (\procI|U2|data_out_A[15]~1_combout  & (((\procI|U2|Mux4~1_combout ) # (\procI|U2|data_out_A[15]~2_combout )))) # (!\procI|U2|data_out_A[15]~1_combout  & (\procI|U2|registers[12][11]~q  & ((!\procI|U2|data_out_A[15]~2_combout 
// ))))

	.dataa(\procI|U2|registers[12][11]~q ),
	.datab(\procI|U2|data_out_A[15]~1_combout ),
	.datac(\procI|U2|Mux4~1_combout ),
	.datad(\procI|U2|data_out_A[15]~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux4~2 .lut_mask = 16'hCCE2;
defparam \procI|U2|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N20
cycloneive_lcell_comb \procI|U2|Mux4~3 (
// Equation(s):
// \procI|U2|Mux4~3_combout  = (\procI|U2|data_out_A[15]~2_combout  & ((\procI|U2|Mux4~2_combout  & ((\procI|U2|registers[15][11]~q ))) # (!\procI|U2|Mux4~2_combout  & (\procI|U2|registers[13][11]~q )))) # (!\procI|U2|data_out_A[15]~2_combout  & 
// (((\procI|U2|Mux4~2_combout ))))

	.dataa(\procI|U2|data_out_A[15]~2_combout ),
	.datab(\procI|U2|registers[13][11]~q ),
	.datac(\procI|U2|registers[15][11]~q ),
	.datad(\procI|U2|Mux4~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux4~3 .lut_mask = 16'hF588;
defparam \procI|U2|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cycloneive_lcell_comb \procI|U2|Mux4~16 (
// Equation(s):
// \procI|U2|Mux4~16_combout  = (\procI|register_read_addr_A [2] & (((\procI|register_read_addr_A [3])))) # (!\procI|register_read_addr_A [2] & ((\procI|register_read_addr_A [3] & ((\procI|U2|registers[27][11]~q ))) # (!\procI|register_read_addr_A [3] & 
// (\procI|U2|registers[19][11]~q ))))

	.dataa(\procI|U2|registers[19][11]~q ),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[27][11]~q ),
	.datad(\procI|register_read_addr_A [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux4~16 .lut_mask = 16'hFC22;
defparam \procI|U2|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N28
cycloneive_lcell_comb \procI|U2|Mux4~17 (
// Equation(s):
// \procI|U2|Mux4~17_combout  = (\procI|U2|Mux4~16_combout  & ((\procI|U2|registers[31][11]~q ) # ((!\procI|register_read_addr_A [2])))) # (!\procI|U2|Mux4~16_combout  & (((\procI|U2|registers[23][11]~q  & \procI|register_read_addr_A [2]))))

	.dataa(\procI|U2|registers[31][11]~q ),
	.datab(\procI|U2|Mux4~16_combout ),
	.datac(\procI|U2|registers[23][11]~q ),
	.datad(\procI|register_read_addr_A [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux4~17 .lut_mask = 16'hB8CC;
defparam \procI|U2|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N28
cycloneive_lcell_comb \procI|U2|Mux4~9 (
// Equation(s):
// \procI|U2|Mux4~9_combout  = (\procI|register_read_addr_A [3] & (((\procI|register_read_addr_A [2])))) # (!\procI|register_read_addr_A [3] & ((\procI|register_read_addr_A [2] & ((\procI|U2|registers[21][11]~q ))) # (!\procI|register_read_addr_A [2] & 
// (\procI|U2|registers[17][11]~q ))))

	.dataa(\procI|U2|registers[17][11]~q ),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[21][11]~q ),
	.datad(\procI|register_read_addr_A [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux4~9 .lut_mask = 16'hFC22;
defparam \procI|U2|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N14
cycloneive_lcell_comb \procI|U2|Mux4~10 (
// Equation(s):
// \procI|U2|Mux4~10_combout  = (\procI|U2|Mux4~9_combout  & (((\procI|U2|registers[29][11]~q )) # (!\procI|register_read_addr_A [3]))) # (!\procI|U2|Mux4~9_combout  & (\procI|register_read_addr_A [3] & ((\procI|U2|registers[25][11]~q ))))

	.dataa(\procI|U2|Mux4~9_combout ),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[29][11]~q ),
	.datad(\procI|U2|registers[25][11]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux4~10 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneive_lcell_comb \procI|U2|Mux4~13 (
// Equation(s):
// \procI|U2|Mux4~13_combout  = (\procI|register_read_addr_A [3] & (((\procI|register_read_addr_A [2])))) # (!\procI|register_read_addr_A [3] & ((\procI|register_read_addr_A [2] & ((\procI|U2|registers[20][11]~q ))) # (!\procI|register_read_addr_A [2] & 
// (\procI|U2|registers[16][11]~q ))))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|U2|registers[16][11]~q ),
	.datac(\procI|U2|registers[20][11]~q ),
	.datad(\procI|register_read_addr_A [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux4~13 .lut_mask = 16'hFA44;
defparam \procI|U2|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N20
cycloneive_lcell_comb \procI|U2|Mux4~14 (
// Equation(s):
// \procI|U2|Mux4~14_combout  = (\procI|register_read_addr_A [3] & ((\procI|U2|Mux4~13_combout  & (\procI|U2|registers[28][11]~q )) # (!\procI|U2|Mux4~13_combout  & ((\procI|U2|registers[24][11]~q ))))) # (!\procI|register_read_addr_A [3] & 
// (((\procI|U2|Mux4~13_combout ))))

	.dataa(\procI|U2|registers[28][11]~q ),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[24][11]~q ),
	.datad(\procI|U2|Mux4~13_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux4~14 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
cycloneive_lcell_comb \procI|U2|Mux4~11 (
// Equation(s):
// \procI|U2|Mux4~11_combout  = (\procI|register_read_addr_A [3] & ((\procI|U2|registers[26][11]~q ) # ((\procI|register_read_addr_A [2])))) # (!\procI|register_read_addr_A [3] & (((!\procI|register_read_addr_A [2] & \procI|U2|registers[18][11]~q ))))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|U2|registers[26][11]~q ),
	.datac(\procI|register_read_addr_A [2]),
	.datad(\procI|U2|registers[18][11]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux4~11 .lut_mask = 16'hADA8;
defparam \procI|U2|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
cycloneive_lcell_comb \procI|U2|Mux4~12 (
// Equation(s):
// \procI|U2|Mux4~12_combout  = (\procI|register_read_addr_A [2] & ((\procI|U2|Mux4~11_combout  & (\procI|U2|registers[30][11]~q )) # (!\procI|U2|Mux4~11_combout  & ((\procI|U2|registers[22][11]~q ))))) # (!\procI|register_read_addr_A [2] & 
// (((\procI|U2|Mux4~11_combout ))))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|U2|registers[30][11]~q ),
	.datac(\procI|U2|registers[22][11]~q ),
	.datad(\procI|U2|Mux4~11_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux4~12 .lut_mask = 16'hDDA0;
defparam \procI|U2|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N8
cycloneive_lcell_comb \procI|U2|Mux4~15 (
// Equation(s):
// \procI|U2|Mux4~15_combout  = (\procI|register_read_addr_A [1] & (((\procI|register_read_addr_A [0]) # (\procI|U2|Mux4~12_combout )))) # (!\procI|register_read_addr_A [1] & (\procI|U2|Mux4~14_combout  & (!\procI|register_read_addr_A [0])))

	.dataa(\procI|U2|Mux4~14_combout ),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|register_read_addr_A [0]),
	.datad(\procI|U2|Mux4~12_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux4~15 .lut_mask = 16'hCEC2;
defparam \procI|U2|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N10
cycloneive_lcell_comb \procI|U2|Mux4~18 (
// Equation(s):
// \procI|U2|Mux4~18_combout  = (\procI|register_read_addr_A [0] & ((\procI|U2|Mux4~15_combout  & (\procI|U2|Mux4~17_combout )) # (!\procI|U2|Mux4~15_combout  & ((\procI|U2|Mux4~10_combout ))))) # (!\procI|register_read_addr_A [0] & 
// (((\procI|U2|Mux4~15_combout ))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|U2|Mux4~17_combout ),
	.datac(\procI|U2|Mux4~10_combout ),
	.datad(\procI|U2|Mux4~15_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux4~18 .lut_mask = 16'hDDA0;
defparam \procI|U2|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N4
cycloneive_lcell_comb \procI|U2|Mux4~19 (
// Equation(s):
// \procI|U2|Mux4~19_combout  = (\procI|U2|Mux4~8_combout  & (((\procI|U2|Mux4~18_combout ) # (!\procI|U2|data_out_A[15]~3_combout )))) # (!\procI|U2|Mux4~8_combout  & (\procI|U2|Mux4~3_combout  & (\procI|U2|data_out_A[15]~3_combout )))

	.dataa(\procI|U2|Mux4~8_combout ),
	.datab(\procI|U2|Mux4~3_combout ),
	.datac(\procI|U2|data_out_A[15]~3_combout ),
	.datad(\procI|U2|Mux4~18_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux4~19 .lut_mask = 16'hEA4A;
defparam \procI|U2|Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneive_lcell_comb \procI|U2|Mux4~20 (
// Equation(s):
// \procI|U2|Mux4~20_combout  = (\procI|U2|Mux4~19_combout  & ((\procI|register_read_addr_A [4]) # (\procI|U2|data_out_A[15]~4_combout )))

	.dataa(gnd),
	.datab(\procI|register_read_addr_A [4]),
	.datac(\procI|U2|Mux4~19_combout ),
	.datad(\procI|U2|data_out_A[15]~4_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux4~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux4~20 .lut_mask = 16'hF0C0;
defparam \procI|U2|Mux4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N11
dffeas \procI|U2|data_out_A[11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux4~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_A [11]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_A[11] .is_wysiwyg = "true";
defparam \procI|U2|data_out_A[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N7
dffeas \procI|A[11] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_A [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A [11]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A[11] .is_wysiwyg = "true";
defparam \procI|A[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneive_lcell_comb \procI|Mux130~0 (
// Equation(s):
// \procI|Mux130~0_combout  = (\procI|register_data_in[5]~6_combout  & ((\procI|register_data_in[5]~4_combout ) # ((\procI|register_data_in[5]~3_combout ) # (\procI|U1|Add2~24_combout ))))

	.dataa(\procI|register_data_in[5]~6_combout ),
	.datab(\procI|register_data_in[5]~4_combout ),
	.datac(\procI|register_data_in[5]~3_combout ),
	.datad(\procI|U1|Add2~24_combout ),
	.cin(gnd),
	.combout(\procI|Mux130~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux130~0 .lut_mask = 16'hAAA8;
defparam \procI|Mux130~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneive_lcell_comb \procI|dDataO[12]~feeder (
// Equation(s):
// \procI|dDataO[12]~feeder_combout  = \procI|A [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|A [12]),
	.cin(gnd),
	.combout(\procI|dDataO[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|dDataO[12]~feeder .lut_mask = 16'hFF00;
defparam \procI|dDataO[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N9
dffeas \procI|dDataO[12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|dDataO[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|Mux0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dDataO [12]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dDataO[12] .is_wysiwyg = "true";
defparam \procI|dDataO[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y28_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [12]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y24_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode423w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode461w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [12]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y18_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [12]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y26_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [12]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneive_lcell_comb \procI|Mux130~1 (
// Equation(s):
// \procI|Mux130~1_combout  = (\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMemI|altsyncram_component|auto_generated|ram_block1a60~portadataout ) # ((!\dataMemI|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & (((\dataMemI|altsyncram_component|auto_generated|ram_block1a28~portadataout  & \dataMemI|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\dataMemI|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datab(\dataMemI|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datac(\dataMemI|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\procI|Mux130~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux130~1 .lut_mask = 16'hACF0;
defparam \procI|Mux130~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneive_lcell_comb \procI|Mux130~2 (
// Equation(s):
// \procI|Mux130~2_combout  = (\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & ((\procI|Mux130~1_combout ))) # (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\dataMemI|altsyncram_component|auto_generated|ram_block1a12~portadataout  & !\procI|Mux130~1_combout ))

	.dataa(\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\dataMemI|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datac(gnd),
	.datad(\procI|Mux130~1_combout ),
	.cin(gnd),
	.combout(\procI|Mux130~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux130~2 .lut_mask = 16'hAA44;
defparam \procI|Mux130~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneive_lcell_comb \procI|Mux130~3 (
// Equation(s):
// \procI|Mux130~3_combout  = (\procI|Mux130~2_combout ) # (((\dataMemI|altsyncram_component|auto_generated|ram_block1a44~portadataout  & \procI|Mux130~1_combout )) # (!\procI|register_data_in[5]~4_combout ))

	.dataa(\dataMemI|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datab(\procI|Mux130~2_combout ),
	.datac(\procI|register_data_in[5]~4_combout ),
	.datad(\procI|Mux130~1_combout ),
	.cin(gnd),
	.combout(\procI|Mux130~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux130~3 .lut_mask = 16'hEFCF;
defparam \procI|Mux130~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneive_lcell_comb \procI|U1|Add3~24 (
// Equation(s):
// \procI|U1|Add3~24_combout  = (\procI|A [12] & (\procI|U1|Add3~23  $ (GND))) # (!\procI|A [12] & (!\procI|U1|Add3~23  & VCC))
// \procI|U1|Add3~25  = CARRY((\procI|A [12] & !\procI|U1|Add3~23 ))

	.dataa(\procI|A [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add3~23 ),
	.combout(\procI|U1|Add3~24_combout ),
	.cout(\procI|U1|Add3~25 ));
// synopsys translate_off
defparam \procI|U1|Add3~24 .lut_mask = 16'hA50A;
defparam \procI|U1|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneive_lcell_comb \procI|Mux130~4 (
// Equation(s):
// \procI|Mux130~4_combout  = (\procI|register_data_in[5]~7_combout  & (\procI|B [12])) # (!\procI|register_data_in[5]~7_combout  & ((\procI|A [13])))

	.dataa(\procI|register_data_in[5]~7_combout ),
	.datab(gnd),
	.datac(\procI|B [12]),
	.datad(\procI|A [13]),
	.cin(gnd),
	.combout(\procI|Mux130~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux130~4 .lut_mask = 16'hF5A0;
defparam \procI|Mux130~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneive_lcell_comb \procI|Mux130~5 (
// Equation(s):
// \procI|Mux130~5_combout  = (!\procI|I [0] & ((\procI|I [2] & ((\procI|A [11]))) # (!\procI|I [2] & (\procI|U1|Add1~24_combout ))))

	.dataa(\procI|U1|Add1~24_combout ),
	.datab(\procI|A [11]),
	.datac(\procI|I [2]),
	.datad(\procI|I [0]),
	.cin(gnd),
	.combout(\procI|Mux130~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux130~5 .lut_mask = 16'h00CA;
defparam \procI|Mux130~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
cycloneive_lcell_comb \procI|U1|Add0~24 (
// Equation(s):
// \procI|U1|Add0~24_combout  = ((\procI|A [12] $ (\procI|B [12] $ (!\procI|U1|Add0~23 )))) # (GND)
// \procI|U1|Add0~25  = CARRY((\procI|A [12] & ((\procI|B [12]) # (!\procI|U1|Add0~23 ))) # (!\procI|A [12] & (\procI|B [12] & !\procI|U1|Add0~23 )))

	.dataa(\procI|A [12]),
	.datab(\procI|B [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add0~23 ),
	.combout(\procI|U1|Add0~24_combout ),
	.cout(\procI|U1|Add0~25 ));
// synopsys translate_off
defparam \procI|U1|Add0~24 .lut_mask = 16'h698E;
defparam \procI|U1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneive_lcell_comb \procI|Mux130~6 (
// Equation(s):
// \procI|Mux130~6_combout  = (\procI|Mux130~5_combout ) # ((!\procI|I [2] & (\procI|I [0] & \procI|U1|Add0~24_combout )))

	.dataa(\procI|I [2]),
	.datab(\procI|I [0]),
	.datac(\procI|Mux130~5_combout ),
	.datad(\procI|U1|Add0~24_combout ),
	.cin(gnd),
	.combout(\procI|Mux130~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux130~6 .lut_mask = 16'hF4F0;
defparam \procI|Mux130~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneive_lcell_comb \procI|Mux130~7 (
// Equation(s):
// \procI|Mux130~7_combout  = (\procI|I [3] & (\procI|Mux130~4_combout  & (!\procI|I [1]))) # (!\procI|I [3] & (((\procI|Mux130~6_combout ))))

	.dataa(\procI|Mux130~4_combout ),
	.datab(\procI|I [3]),
	.datac(\procI|I [1]),
	.datad(\procI|Mux130~6_combout ),
	.cin(gnd),
	.combout(\procI|Mux130~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux130~7 .lut_mask = 16'h3B08;
defparam \procI|Mux130~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneive_lcell_comb \procI|Mux130~8 (
// Equation(s):
// \procI|Mux130~8_combout  = (\procI|register_data_in[5]~4_combout  & ((\procI|Mux130~7_combout ))) # (!\procI|register_data_in[5]~4_combout  & (\procI|U1|Add3~24_combout ))

	.dataa(\procI|register_data_in[5]~4_combout ),
	.datab(\procI|U1|Add3~24_combout ),
	.datac(gnd),
	.datad(\procI|Mux130~7_combout ),
	.cin(gnd),
	.combout(\procI|Mux130~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux130~8 .lut_mask = 16'hEE44;
defparam \procI|Mux130~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneive_lcell_comb \procI|Mux130~9 (
// Equation(s):
// \procI|Mux130~9_combout  = (\procI|Mux130~0_combout  & ((\procI|register_data_in[5]~3_combout  & ((\procI|Mux130~8_combout ))) # (!\procI|register_data_in[5]~3_combout  & (\procI|Mux130~3_combout ))))

	.dataa(\procI|Mux130~0_combout ),
	.datab(\procI|Mux130~3_combout ),
	.datac(\procI|Mux130~8_combout ),
	.datad(\procI|register_data_in[5]~3_combout ),
	.cin(gnd),
	.combout(\procI|Mux130~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux130~9 .lut_mask = 16'hA088;
defparam \procI|Mux130~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N13
dffeas \procI|register_data_in[12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux130~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|register_write_addr[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_data_in [12]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_data_in[12] .is_wysiwyg = "true";
defparam \procI|register_data_in[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneive_lcell_comb \procI|U2|registers~59 (
// Equation(s):
// \procI|U2|registers~59_combout  = (!\rstN~q  & \procI|register_data_in [12])

	.dataa(\rstN~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|register_data_in [12]),
	.cin(gnd),
	.combout(\procI|U2|registers~59_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~59 .lut_mask = 16'h5500;
defparam \procI|U2|registers~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N23
dffeas \procI|U2|registers[6][12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[6][12] .is_wysiwyg = "true";
defparam \procI|U2|registers[6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N22
cycloneive_lcell_comb \procI|U2|Mux3~0 (
// Equation(s):
// \procI|U2|Mux3~0_combout  = (\procI|register_read_addr_A [1] & ((\procI|register_read_addr_A [0]) # ((\procI|U2|registers[6][12]~q )))) # (!\procI|register_read_addr_A [1] & (!\procI|register_read_addr_A [0] & ((\procI|U2|registers[4][12]~q ))))

	.dataa(\procI|register_read_addr_A [1]),
	.datab(\procI|register_read_addr_A [0]),
	.datac(\procI|U2|registers[6][12]~q ),
	.datad(\procI|U2|registers[4][12]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux3~0 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
cycloneive_lcell_comb \procI|U2|Mux3~1 (
// Equation(s):
// \procI|U2|Mux3~1_combout  = (\procI|register_read_addr_A [0] & ((\procI|U2|Mux3~0_combout  & (\procI|U2|registers[7][12]~q )) # (!\procI|U2|Mux3~0_combout  & ((\procI|U2|registers[5][12]~q ))))) # (!\procI|register_read_addr_A [0] & 
// (\procI|U2|Mux3~0_combout ))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|U2|Mux3~0_combout ),
	.datac(\procI|U2|registers[7][12]~q ),
	.datad(\procI|U2|registers[5][12]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux3~1 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N10
cycloneive_lcell_comb \procI|U2|Mux3~4 (
// Equation(s):
// \procI|U2|Mux3~4_combout  = (\procI|U2|data_out_A[15]~1_combout  & (((\procI|U2|data_out_A[15]~2_combout )))) # (!\procI|U2|data_out_A[15]~1_combout  & ((\procI|U2|data_out_A[15]~2_combout  & ((\procI|U2|registers[13][12]~q ))) # 
// (!\procI|U2|data_out_A[15]~2_combout  & (\procI|U2|registers[12][12]~q ))))

	.dataa(\procI|U2|data_out_A[15]~1_combout ),
	.datab(\procI|U2|registers[12][12]~q ),
	.datac(\procI|U2|registers[13][12]~q ),
	.datad(\procI|U2|data_out_A[15]~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux3~4 .lut_mask = 16'hFA44;
defparam \procI|U2|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N2
cycloneive_lcell_comb \procI|U2|Mux3~2 (
// Equation(s):
// \procI|U2|Mux3~2_combout  = (\procI|register_read_addr_A [0] & (((\procI|register_read_addr_A [1])))) # (!\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1] & ((\procI|U2|registers[10][12]~q ))) # (!\procI|register_read_addr_A [1] & 
// (\procI|U2|registers[8][12]~q ))))

	.dataa(\procI|U2|registers[8][12]~q ),
	.datab(\procI|register_read_addr_A [0]),
	.datac(\procI|U2|registers[10][12]~q ),
	.datad(\procI|register_read_addr_A [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux3~2 .lut_mask = 16'hFC22;
defparam \procI|U2|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N30
cycloneive_lcell_comb \procI|U2|Mux3~3 (
// Equation(s):
// \procI|U2|Mux3~3_combout  = (\procI|U2|Mux3~2_combout  & (((\procI|U2|registers[11][12]~q )) # (!\procI|register_read_addr_A [0]))) # (!\procI|U2|Mux3~2_combout  & (\procI|register_read_addr_A [0] & ((\procI|U2|registers[9][12]~q ))))

	.dataa(\procI|U2|Mux3~2_combout ),
	.datab(\procI|register_read_addr_A [0]),
	.datac(\procI|U2|registers[11][12]~q ),
	.datad(\procI|U2|registers[9][12]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux3~3 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N14
cycloneive_lcell_comb \procI|U2|Mux3~5 (
// Equation(s):
// \procI|U2|Mux3~5_combout  = (\procI|U2|data_out_A[15]~1_combout  & ((\procI|U2|Mux3~4_combout  & (\procI|U2|registers[15][12]~q )) # (!\procI|U2|Mux3~4_combout  & ((\procI|U2|Mux3~3_combout ))))) # (!\procI|U2|data_out_A[15]~1_combout  & 
// (((\procI|U2|Mux3~4_combout ))))

	.dataa(\procI|U2|data_out_A[15]~1_combout ),
	.datab(\procI|U2|registers[15][12]~q ),
	.datac(\procI|U2|Mux3~4_combout ),
	.datad(\procI|U2|Mux3~3_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux3~5 .lut_mask = 16'hDAD0;
defparam \procI|U2|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N6
cycloneive_lcell_comb \procI|U2|Mux3~6 (
// Equation(s):
// \procI|U2|Mux3~6_combout  = (\procI|register_read_addr_A [0] & (((\procI|U2|registers[1][12]~q ) # (\procI|register_read_addr_A [1])))) # (!\procI|register_read_addr_A [0] & (\procI|U2|registers[0][12]~q  & ((!\procI|register_read_addr_A [1]))))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|U2|registers[0][12]~q ),
	.datac(\procI|U2|registers[1][12]~q ),
	.datad(\procI|register_read_addr_A [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux3~6 .lut_mask = 16'hAAE4;
defparam \procI|U2|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N24
cycloneive_lcell_comb \procI|U2|Mux3~7 (
// Equation(s):
// \procI|U2|Mux3~7_combout  = (\procI|U2|Mux3~6_combout  & ((\procI|U2|registers[3][12]~q ) # ((!\procI|register_read_addr_A [1])))) # (!\procI|U2|Mux3~6_combout  & (((\procI|U2|registers[2][12]~q  & \procI|register_read_addr_A [1]))))

	.dataa(\procI|U2|registers[3][12]~q ),
	.datab(\procI|U2|Mux3~6_combout ),
	.datac(\procI|U2|registers[2][12]~q ),
	.datad(\procI|register_read_addr_A [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux3~7 .lut_mask = 16'hB8CC;
defparam \procI|U2|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cycloneive_lcell_comb \procI|U2|Mux3~8 (
// Equation(s):
// \procI|U2|Mux3~8_combout  = (\procI|U2|data_out_A[15]~3_combout  & ((\procI|U2|Mux3~5_combout ) # ((\procI|U2|data_out_A[15]~0_combout )))) # (!\procI|U2|data_out_A[15]~3_combout  & (((\procI|U2|Mux3~7_combout  & !\procI|U2|data_out_A[15]~0_combout ))))

	.dataa(\procI|U2|Mux3~5_combout ),
	.datab(\procI|U2|Mux3~7_combout ),
	.datac(\procI|U2|data_out_A[15]~3_combout ),
	.datad(\procI|U2|data_out_A[15]~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux3~8 .lut_mask = 16'hF0AC;
defparam \procI|U2|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneive_lcell_comb \procI|U2|Mux3~16 (
// Equation(s):
// \procI|U2|Mux3~16_combout  = (\procI|register_read_addr_A [3] & (((\procI|U2|registers[27][12]~q ) # (\procI|register_read_addr_A [2])))) # (!\procI|register_read_addr_A [3] & (\procI|U2|registers[19][12]~q  & ((!\procI|register_read_addr_A [2]))))

	.dataa(\procI|U2|registers[19][12]~q ),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[27][12]~q ),
	.datad(\procI|register_read_addr_A [2]),
	.cin(gnd),
	.combout(\procI|U2|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux3~16 .lut_mask = 16'hCCE2;
defparam \procI|U2|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cycloneive_lcell_comb \procI|U2|Mux3~17 (
// Equation(s):
// \procI|U2|Mux3~17_combout  = (\procI|register_read_addr_A [2] & ((\procI|U2|Mux3~16_combout  & (\procI|U2|registers[31][12]~q )) # (!\procI|U2|Mux3~16_combout  & ((\procI|U2|registers[23][12]~q ))))) # (!\procI|register_read_addr_A [2] & 
// (((\procI|U2|Mux3~16_combout ))))

	.dataa(\procI|U2|registers[31][12]~q ),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[23][12]~q ),
	.datad(\procI|U2|Mux3~16_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux3~17 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N0
cycloneive_lcell_comb \procI|U2|Mux3~9 (
// Equation(s):
// \procI|U2|Mux3~9_combout  = (\procI|register_read_addr_A [3] & ((\procI|register_read_addr_A [2]) # ((\procI|U2|registers[26][12]~q )))) # (!\procI|register_read_addr_A [3] & (!\procI|register_read_addr_A [2] & ((\procI|U2|registers[18][12]~q ))))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[26][12]~q ),
	.datad(\procI|U2|registers[18][12]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux3~9 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cycloneive_lcell_comb \procI|U2|Mux3~10 (
// Equation(s):
// \procI|U2|Mux3~10_combout  = (\procI|register_read_addr_A [2] & ((\procI|U2|Mux3~9_combout  & ((\procI|U2|registers[30][12]~q ))) # (!\procI|U2|Mux3~9_combout  & (\procI|U2|registers[22][12]~q )))) # (!\procI|register_read_addr_A [2] & 
// (((\procI|U2|Mux3~9_combout ))))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|U2|registers[22][12]~q ),
	.datac(\procI|U2|registers[30][12]~q ),
	.datad(\procI|U2|Mux3~9_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux3~10 .lut_mask = 16'hF588;
defparam \procI|U2|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N8
cycloneive_lcell_comb \procI|U2|Mux3~11 (
// Equation(s):
// \procI|U2|Mux3~11_combout  = (\procI|register_read_addr_A [2] & (((\procI|U2|registers[21][12]~q ) # (\procI|register_read_addr_A [3])))) # (!\procI|register_read_addr_A [2] & (\procI|U2|registers[17][12]~q  & ((!\procI|register_read_addr_A [3]))))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|U2|registers[17][12]~q ),
	.datac(\procI|U2|registers[21][12]~q ),
	.datad(\procI|register_read_addr_A [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux3~11 .lut_mask = 16'hAAE4;
defparam \procI|U2|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
cycloneive_lcell_comb \procI|U2|Mux3~12 (
// Equation(s):
// \procI|U2|Mux3~12_combout  = (\procI|U2|Mux3~11_combout  & ((\procI|U2|registers[29][12]~q ) # ((!\procI|register_read_addr_A [3])))) # (!\procI|U2|Mux3~11_combout  & (((\procI|U2|registers[25][12]~q  & \procI|register_read_addr_A [3]))))

	.dataa(\procI|U2|registers[29][12]~q ),
	.datab(\procI|U2|Mux3~11_combout ),
	.datac(\procI|U2|registers[25][12]~q ),
	.datad(\procI|register_read_addr_A [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux3~12 .lut_mask = 16'hB8CC;
defparam \procI|U2|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N10
cycloneive_lcell_comb \procI|U2|Mux3~13 (
// Equation(s):
// \procI|U2|Mux3~13_combout  = (\procI|register_read_addr_A [2] & ((\procI|register_read_addr_A [3]) # ((\procI|U2|registers[20][12]~q )))) # (!\procI|register_read_addr_A [2] & (!\procI|register_read_addr_A [3] & ((\procI|U2|registers[16][12]~q ))))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[20][12]~q ),
	.datad(\procI|U2|registers[16][12]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux3~13 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N16
cycloneive_lcell_comb \procI|U2|Mux3~14 (
// Equation(s):
// \procI|U2|Mux3~14_combout  = (\procI|U2|Mux3~13_combout  & (((\procI|U2|registers[28][12]~q )) # (!\procI|register_read_addr_A [3]))) # (!\procI|U2|Mux3~13_combout  & (\procI|register_read_addr_A [3] & (\procI|U2|registers[24][12]~q )))

	.dataa(\procI|U2|Mux3~13_combout ),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[24][12]~q ),
	.datad(\procI|U2|registers[28][12]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux3~14 .lut_mask = 16'hEA62;
defparam \procI|U2|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cycloneive_lcell_comb \procI|U2|Mux3~15 (
// Equation(s):
// \procI|U2|Mux3~15_combout  = (\procI|register_read_addr_A [0] & ((\procI|U2|Mux3~12_combout ) # ((\procI|register_read_addr_A [1])))) # (!\procI|register_read_addr_A [0] & (((!\procI|register_read_addr_A [1] & \procI|U2|Mux3~14_combout ))))

	.dataa(\procI|U2|Mux3~12_combout ),
	.datab(\procI|register_read_addr_A [0]),
	.datac(\procI|register_read_addr_A [1]),
	.datad(\procI|U2|Mux3~14_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux3~15 .lut_mask = 16'hCBC8;
defparam \procI|U2|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cycloneive_lcell_comb \procI|U2|Mux3~18 (
// Equation(s):
// \procI|U2|Mux3~18_combout  = (\procI|register_read_addr_A [1] & ((\procI|U2|Mux3~15_combout  & (\procI|U2|Mux3~17_combout )) # (!\procI|U2|Mux3~15_combout  & ((\procI|U2|Mux3~10_combout ))))) # (!\procI|register_read_addr_A [1] & 
// (((\procI|U2|Mux3~15_combout ))))

	.dataa(\procI|register_read_addr_A [1]),
	.datab(\procI|U2|Mux3~17_combout ),
	.datac(\procI|U2|Mux3~10_combout ),
	.datad(\procI|U2|Mux3~15_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux3~18 .lut_mask = 16'hDDA0;
defparam \procI|U2|Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cycloneive_lcell_comb \procI|U2|Mux3~19 (
// Equation(s):
// \procI|U2|Mux3~19_combout  = (\procI|U2|Mux3~8_combout  & (((\procI|U2|Mux3~18_combout ) # (!\procI|U2|data_out_A[15]~0_combout )))) # (!\procI|U2|Mux3~8_combout  & (\procI|U2|Mux3~1_combout  & ((\procI|U2|data_out_A[15]~0_combout ))))

	.dataa(\procI|U2|Mux3~1_combout ),
	.datab(\procI|U2|Mux3~8_combout ),
	.datac(\procI|U2|Mux3~18_combout ),
	.datad(\procI|U2|data_out_A[15]~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux3~19 .lut_mask = 16'hE2CC;
defparam \procI|U2|Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneive_lcell_comb \procI|U2|Mux3~20 (
// Equation(s):
// \procI|U2|Mux3~20_combout  = (\procI|U2|Mux3~19_combout  & ((\procI|U2|data_out_A[15]~4_combout ) # (\procI|register_read_addr_A [4])))

	.dataa(\procI|U2|data_out_A[15]~4_combout ),
	.datab(\procI|register_read_addr_A [4]),
	.datac(gnd),
	.datad(\procI|U2|Mux3~19_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux3~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux3~20 .lut_mask = 16'hEE00;
defparam \procI|U2|Mux3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N21
dffeas \procI|U2|data_out_A[12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux3~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_A [12]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_A[12] .is_wysiwyg = "true";
defparam \procI|U2|data_out_A[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N17
dffeas \procI|A[12] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_A [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|A [12]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|A[12] .is_wysiwyg = "true";
defparam \procI|A[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneive_lcell_comb \procI|Mux129~2 (
// Equation(s):
// \procI|Mux129~2_combout  = (\procI|register_data_in[5]~3_combout  & (\procI|U1|Add3~26_combout )) # (!\procI|register_data_in[5]~3_combout  & ((\procI|U1|Add2~26_combout )))

	.dataa(\procI|register_data_in[5]~3_combout ),
	.datab(gnd),
	.datac(\procI|U1|Add3~26_combout ),
	.datad(\procI|U1|Add2~26_combout ),
	.cin(gnd),
	.combout(\procI|Mux129~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux129~2 .lut_mask = 16'hF5A0;
defparam \procI|Mux129~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \procI|dDataO[13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|A [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|Mux0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dDataO [13]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dDataO[13] .is_wysiwyg = "true";
defparam \procI|dDataO[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y14_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode423w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode461w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [13]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y19_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [13]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cycloneive_lcell_comb \procI|Mux129~7 (
// Equation(s):
// \procI|Mux129~7_combout  = (\procI|register_data_in[5]~3_combout ) # ((\procI|register_data_in[5]~4_combout  & (\dataMemI|altsyncram_component|auto_generated|ram_block1a45~portadataout )) # (!\procI|register_data_in[5]~4_combout  & 
// ((\procI|U1|Add2~26_combout ))))

	.dataa(\procI|register_data_in[5]~4_combout ),
	.datab(\dataMemI|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datac(\procI|register_data_in[5]~3_combout ),
	.datad(\procI|U1|Add2~26_combout ),
	.cin(gnd),
	.combout(\procI|Mux129~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux129~7 .lut_mask = 16'hFDF8;
defparam \procI|Mux129~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y15_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [13]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y12_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [13]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneive_lcell_comb \procI|Mux129~8 (
// Equation(s):
// \procI|Mux129~8_combout  = (\procI|register_data_in[5]~3_combout  & (((\procI|U1|Add3~26_combout ) # (\procI|register_data_in[5]~4_combout )))) # (!\procI|register_data_in[5]~3_combout  & 
// ((\dataMemI|altsyncram_component|auto_generated|ram_block1a29~portadataout ) # ((!\procI|register_data_in[5]~4_combout ))))

	.dataa(\procI|register_data_in[5]~3_combout ),
	.datab(\dataMemI|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datac(\procI|U1|Add3~26_combout ),
	.datad(\procI|register_data_in[5]~4_combout ),
	.cin(gnd),
	.combout(\procI|Mux129~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux129~8 .lut_mask = 16'hEEF5;
defparam \procI|Mux129~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneive_lcell_comb \procI|Mux129~9 (
// Equation(s):
// \procI|Mux129~9_combout  = (\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMemI|altsyncram_component|auto_generated|ram_block1a61~portadataout ) # ((!\dataMemI|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & (((\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & \procI|Mux129~8_combout ))))

	.dataa(\dataMemI|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datab(\dataMemI|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\procI|Mux129~8_combout ),
	.cin(gnd),
	.combout(\procI|Mux129~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux129~9 .lut_mask = 16'hBC8C;
defparam \procI|Mux129~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneive_lcell_comb \procI|Mux129~10 (
// Equation(s):
// \procI|Mux129~10_combout  = (\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & (((\procI|Mux129~9_combout )))) # (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & ((\procI|Mux129~9_combout  & ((\procI|Mux129~7_combout ))) 
// # (!\procI|Mux129~9_combout  & (\dataMemI|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))

	.dataa(\dataMemI|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\procI|Mux129~7_combout ),
	.datad(\procI|Mux129~9_combout ),
	.cin(gnd),
	.combout(\procI|Mux129~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux129~10 .lut_mask = 16'hFC22;
defparam \procI|Mux129~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
cycloneive_lcell_comb \procI|U1|Add0~26 (
// Equation(s):
// \procI|U1|Add0~26_combout  = (\procI|B [13] & ((\procI|A [13] & (\procI|U1|Add0~25  & VCC)) # (!\procI|A [13] & (!\procI|U1|Add0~25 )))) # (!\procI|B [13] & ((\procI|A [13] & (!\procI|U1|Add0~25 )) # (!\procI|A [13] & ((\procI|U1|Add0~25 ) # (GND)))))
// \procI|U1|Add0~27  = CARRY((\procI|B [13] & (!\procI|A [13] & !\procI|U1|Add0~25 )) # (!\procI|B [13] & ((!\procI|U1|Add0~25 ) # (!\procI|A [13]))))

	.dataa(\procI|B [13]),
	.datab(\procI|A [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\procI|U1|Add0~25 ),
	.combout(\procI|U1|Add0~26_combout ),
	.cout(\procI|U1|Add0~27 ));
// synopsys translate_off
defparam \procI|U1|Add0~26 .lut_mask = 16'h9617;
defparam \procI|U1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cycloneive_lcell_comb \procI|Mux129~3 (
// Equation(s):
// \procI|Mux129~3_combout  = (!\procI|I [0] & ((\procI|I [2] & ((\procI|A [12]))) # (!\procI|I [2] & (\procI|U1|Add1~26_combout ))))

	.dataa(\procI|U1|Add1~26_combout ),
	.datab(\procI|I [0]),
	.datac(\procI|A [12]),
	.datad(\procI|I [2]),
	.cin(gnd),
	.combout(\procI|Mux129~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux129~3 .lut_mask = 16'h3022;
defparam \procI|Mux129~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneive_lcell_comb \procI|Mux129~4 (
// Equation(s):
// \procI|Mux129~4_combout  = (\procI|Mux129~3_combout ) # ((\procI|U1|Add0~26_combout  & (\procI|I [0] & !\procI|I [2])))

	.dataa(\procI|U1|Add0~26_combout ),
	.datab(\procI|I [0]),
	.datac(\procI|Mux129~3_combout ),
	.datad(\procI|I [2]),
	.cin(gnd),
	.combout(\procI|Mux129~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux129~4 .lut_mask = 16'hF0F8;
defparam \procI|Mux129~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneive_lcell_comb \procI|Mux129~5 (
// Equation(s):
// \procI|Mux129~5_combout  = (\procI|register_data_in[5]~7_combout  & (\procI|B [13])) # (!\procI|register_data_in[5]~7_combout  & ((\procI|A [14])))

	.dataa(\procI|register_data_in[5]~7_combout ),
	.datab(gnd),
	.datac(\procI|B [13]),
	.datad(\procI|A [14]),
	.cin(gnd),
	.combout(\procI|Mux129~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux129~5 .lut_mask = 16'hF5A0;
defparam \procI|Mux129~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneive_lcell_comb \procI|Mux129~6 (
// Equation(s):
// \procI|Mux129~6_combout  = (\procI|I [3] & (((!\procI|I [1] & \procI|Mux129~5_combout )))) # (!\procI|I [3] & (\procI|Mux129~4_combout ))

	.dataa(\procI|Mux129~4_combout ),
	.datab(\procI|I [3]),
	.datac(\procI|I [1]),
	.datad(\procI|Mux129~5_combout ),
	.cin(gnd),
	.combout(\procI|Mux129~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux129~6 .lut_mask = 16'h2E22;
defparam \procI|Mux129~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneive_lcell_comb \procI|Mux129~11 (
// Equation(s):
// \procI|Mux129~11_combout  = (\procI|register_data_in[5]~3_combout  & ((\procI|Mux129~6_combout ))) # (!\procI|register_data_in[5]~3_combout  & (\procI|Mux129~10_combout ))

	.dataa(\procI|register_data_in[5]~3_combout ),
	.datab(\procI|Mux129~10_combout ),
	.datac(\procI|Mux129~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|Mux129~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux129~11 .lut_mask = 16'hE4E4;
defparam \procI|Mux129~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneive_lcell_comb \procI|Mux129~12 (
// Equation(s):
// \procI|Mux129~12_combout  = (\procI|register_data_in[5]~6_combout  & ((\procI|register_data_in[5]~4_combout  & ((\procI|Mux129~11_combout ))) # (!\procI|register_data_in[5]~4_combout  & (\procI|Mux129~2_combout ))))

	.dataa(\procI|Mux129~2_combout ),
	.datab(\procI|register_data_in[5]~6_combout ),
	.datac(\procI|register_data_in[5]~4_combout ),
	.datad(\procI|Mux129~11_combout ),
	.cin(gnd),
	.combout(\procI|Mux129~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux129~12 .lut_mask = 16'hC808;
defparam \procI|Mux129~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N19
dffeas \procI|register_data_in[13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux129~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|register_write_addr[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_data_in [13]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_data_in[13] .is_wysiwyg = "true";
defparam \procI|register_data_in[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cycloneive_lcell_comb \procI|U2|registers~61 (
// Equation(s):
// \procI|U2|registers~61_combout  = (!\rstN~q  & \procI|register_data_in [13])

	.dataa(gnd),
	.datab(\rstN~q ),
	.datac(gnd),
	.datad(\procI|register_data_in [13]),
	.cin(gnd),
	.combout(\procI|U2|registers~61_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~61 .lut_mask = 16'h3300;
defparam \procI|U2|registers~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N19
dffeas \procI|U2|registers[1][13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[1][14]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[1][13] .is_wysiwyg = "true";
defparam \procI|U2|registers[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N12
cycloneive_lcell_comb \procI|U2|Mux18~6 (
// Equation(s):
// \procI|U2|Mux18~6_combout  = (\procI|register_read_addr_B [1] & ((\procI|register_read_addr_B [0]) # ((\procI|U2|registers[2][13]~q )))) # (!\procI|register_read_addr_B [1] & (!\procI|register_read_addr_B [0] & (\procI|U2|registers[0][13]~q )))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[0][13]~q ),
	.datad(\procI|U2|registers[2][13]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux18~6 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N22
cycloneive_lcell_comb \procI|U2|Mux18~7 (
// Equation(s):
// \procI|U2|Mux18~7_combout  = (\procI|register_read_addr_B [0] & ((\procI|U2|Mux18~6_combout  & ((\procI|U2|registers[3][13]~q ))) # (!\procI|U2|Mux18~6_combout  & (\procI|U2|registers[1][13]~q )))) # (!\procI|register_read_addr_B [0] & 
// (((\procI|U2|Mux18~6_combout ))))

	.dataa(\procI|U2|registers[1][13]~q ),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|registers[3][13]~q ),
	.datad(\procI|U2|Mux18~6_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux18~7 .lut_mask = 16'hF388;
defparam \procI|U2|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneive_lcell_comb \procI|U2|Mux18~4 (
// Equation(s):
// \procI|U2|Mux18~4_combout  = (\procI|register_read_addr_B [0] & ((\procI|register_read_addr_B [1]) # ((\procI|U2|registers[5][13]~q )))) # (!\procI|register_read_addr_B [0] & (!\procI|register_read_addr_B [1] & (\procI|U2|registers[4][13]~q )))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[4][13]~q ),
	.datad(\procI|U2|registers[5][13]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux18~4 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneive_lcell_comb \procI|U2|Mux18~5 (
// Equation(s):
// \procI|U2|Mux18~5_combout  = (\procI|U2|Mux18~4_combout  & (((\procI|U2|registers[7][13]~q )) # (!\procI|register_read_addr_B [1]))) # (!\procI|U2|Mux18~4_combout  & (\procI|register_read_addr_B [1] & ((\procI|U2|registers[6][13]~q ))))

	.dataa(\procI|U2|Mux18~4_combout ),
	.datab(\procI|register_read_addr_B [1]),
	.datac(\procI|U2|registers[7][13]~q ),
	.datad(\procI|U2|registers[6][13]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux18~5 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N22
cycloneive_lcell_comb \procI|U2|Mux18~8 (
// Equation(s):
// \procI|U2|Mux18~8_combout  = (\procI|U2|data_out_B[5]~3_combout  & (((\procI|U2|data_out_B[5]~0_combout )))) # (!\procI|U2|data_out_B[5]~3_combout  & ((\procI|U2|data_out_B[5]~0_combout  & ((\procI|U2|Mux18~5_combout ))) # 
// (!\procI|U2|data_out_B[5]~0_combout  & (\procI|U2|Mux18~7_combout ))))

	.dataa(\procI|U2|data_out_B[5]~3_combout ),
	.datab(\procI|U2|Mux18~7_combout ),
	.datac(\procI|U2|Mux18~5_combout ),
	.datad(\procI|U2|data_out_B[5]~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux18~8 .lut_mask = 16'hFA44;
defparam \procI|U2|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cycloneive_lcell_comb \procI|U2|Mux18~16 (
// Equation(s):
// \procI|U2|Mux18~16_combout  = (\procI|register_read_addr_B [2] & (\procI|register_read_addr_B [3])) # (!\procI|register_read_addr_B [2] & ((\procI|register_read_addr_B [3] & ((\procI|U2|registers[27][13]~q ))) # (!\procI|register_read_addr_B [3] & 
// (\procI|U2|registers[19][13]~q ))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|register_read_addr_B [3]),
	.datac(\procI|U2|registers[19][13]~q ),
	.datad(\procI|U2|registers[27][13]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux18~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux18~16 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux18~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneive_lcell_comb \procI|U2|Mux18~17 (
// Equation(s):
// \procI|U2|Mux18~17_combout  = (\procI|register_read_addr_B [2] & ((\procI|U2|Mux18~16_combout  & (\procI|U2|registers[31][13]~q )) # (!\procI|U2|Mux18~16_combout  & ((\procI|U2|registers[23][13]~q ))))) # (!\procI|register_read_addr_B [2] & 
// (\procI|U2|Mux18~16_combout ))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|Mux18~16_combout ),
	.datac(\procI|U2|registers[31][13]~q ),
	.datad(\procI|U2|registers[23][13]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux18~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux18~17 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux18~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N24
cycloneive_lcell_comb \procI|U2|Mux18~13 (
// Equation(s):
// \procI|U2|Mux18~13_combout  = (\procI|register_read_addr_B [2] & ((\procI|U2|registers[20][13]~q ) # ((\procI|register_read_addr_B [3])))) # (!\procI|register_read_addr_B [2] & (((\procI|U2|registers[16][13]~q  & !\procI|register_read_addr_B [3]))))

	.dataa(\procI|U2|registers[20][13]~q ),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|U2|registers[16][13]~q ),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux18~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux18~13 .lut_mask = 16'hCCB8;
defparam \procI|U2|Mux18~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N30
cycloneive_lcell_comb \procI|U2|Mux18~14 (
// Equation(s):
// \procI|U2|Mux18~14_combout  = (\procI|register_read_addr_B [3] & ((\procI|U2|Mux18~13_combout  & (\procI|U2|registers[28][13]~q )) # (!\procI|U2|Mux18~13_combout  & ((\procI|U2|registers[24][13]~q ))))) # (!\procI|register_read_addr_B [3] & 
// (\procI|U2|Mux18~13_combout ))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|Mux18~13_combout ),
	.datac(\procI|U2|registers[28][13]~q ),
	.datad(\procI|U2|registers[24][13]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux18~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux18~14 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux18~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneive_lcell_comb \procI|U2|Mux18~11 (
// Equation(s):
// \procI|U2|Mux18~11_combout  = (\procI|register_read_addr_B [3] & ((\procI|register_read_addr_B [2]) # ((\procI|U2|registers[26][13]~q )))) # (!\procI|register_read_addr_B [3] & (!\procI|register_read_addr_B [2] & (\procI|U2|registers[18][13]~q )))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|register_read_addr_B [2]),
	.datac(\procI|U2|registers[18][13]~q ),
	.datad(\procI|U2|registers[26][13]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux18~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux18~11 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux18~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N30
cycloneive_lcell_comb \procI|U2|Mux18~12 (
// Equation(s):
// \procI|U2|Mux18~12_combout  = (\procI|register_read_addr_B [2] & ((\procI|U2|Mux18~11_combout  & (\procI|U2|registers[30][13]~q )) # (!\procI|U2|Mux18~11_combout  & ((\procI|U2|registers[22][13]~q ))))) # (!\procI|register_read_addr_B [2] & 
// (\procI|U2|Mux18~11_combout ))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|Mux18~11_combout ),
	.datac(\procI|U2|registers[30][13]~q ),
	.datad(\procI|U2|registers[22][13]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux18~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux18~12 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux18~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N8
cycloneive_lcell_comb \procI|U2|Mux18~15 (
// Equation(s):
// \procI|U2|Mux18~15_combout  = (\procI|register_read_addr_B [1] & ((\procI|register_read_addr_B [0]) # ((\procI|U2|Mux18~12_combout )))) # (!\procI|register_read_addr_B [1] & (!\procI|register_read_addr_B [0] & (\procI|U2|Mux18~14_combout )))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|register_read_addr_B [0]),
	.datac(\procI|U2|Mux18~14_combout ),
	.datad(\procI|U2|Mux18~12_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux18~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux18~15 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux18~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cycloneive_lcell_comb \procI|U2|Mux18~9 (
// Equation(s):
// \procI|U2|Mux18~9_combout  = (\procI|register_read_addr_B [2] & ((\procI|U2|registers[21][13]~q ) # ((\procI|register_read_addr_B [3])))) # (!\procI|register_read_addr_B [2] & (((\procI|U2|registers[17][13]~q  & !\procI|register_read_addr_B [3]))))

	.dataa(\procI|register_read_addr_B [2]),
	.datab(\procI|U2|registers[21][13]~q ),
	.datac(\procI|U2|registers[17][13]~q ),
	.datad(\procI|register_read_addr_B [3]),
	.cin(gnd),
	.combout(\procI|U2|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux18~9 .lut_mask = 16'hAAD8;
defparam \procI|U2|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N8
cycloneive_lcell_comb \procI|U2|Mux18~10 (
// Equation(s):
// \procI|U2|Mux18~10_combout  = (\procI|register_read_addr_B [3] & ((\procI|U2|Mux18~9_combout  & ((\procI|U2|registers[29][13]~q ))) # (!\procI|U2|Mux18~9_combout  & (\procI|U2|registers[25][13]~q )))) # (!\procI|register_read_addr_B [3] & 
// (\procI|U2|Mux18~9_combout ))

	.dataa(\procI|register_read_addr_B [3]),
	.datab(\procI|U2|Mux18~9_combout ),
	.datac(\procI|U2|registers[25][13]~q ),
	.datad(\procI|U2|registers[29][13]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux18~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux18~10 .lut_mask = 16'hEC64;
defparam \procI|U2|Mux18~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N18
cycloneive_lcell_comb \procI|U2|Mux18~18 (
// Equation(s):
// \procI|U2|Mux18~18_combout  = (\procI|U2|Mux18~15_combout  & ((\procI|U2|Mux18~17_combout ) # ((!\procI|register_read_addr_B [0])))) # (!\procI|U2|Mux18~15_combout  & (((\procI|register_read_addr_B [0] & \procI|U2|Mux18~10_combout ))))

	.dataa(\procI|U2|Mux18~17_combout ),
	.datab(\procI|U2|Mux18~15_combout ),
	.datac(\procI|register_read_addr_B [0]),
	.datad(\procI|U2|Mux18~10_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux18~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux18~18 .lut_mask = 16'hBC8C;
defparam \procI|U2|Mux18~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N6
cycloneive_lcell_comb \procI|U2|Mux18~0 (
// Equation(s):
// \procI|U2|Mux18~0_combout  = (\procI|register_read_addr_B [0] & ((\procI|U2|registers[9][13]~q ) # ((\procI|register_read_addr_B [1])))) # (!\procI|register_read_addr_B [0] & (((\procI|U2|registers[8][13]~q  & !\procI|register_read_addr_B [1]))))

	.dataa(\procI|register_read_addr_B [0]),
	.datab(\procI|U2|registers[9][13]~q ),
	.datac(\procI|U2|registers[8][13]~q ),
	.datad(\procI|register_read_addr_B [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux18~0 .lut_mask = 16'hAAD8;
defparam \procI|U2|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N30
cycloneive_lcell_comb \procI|U2|Mux18~1 (
// Equation(s):
// \procI|U2|Mux18~1_combout  = (\procI|register_read_addr_B [1] & ((\procI|U2|Mux18~0_combout  & ((\procI|U2|registers[11][13]~q ))) # (!\procI|U2|Mux18~0_combout  & (\procI|U2|registers[10][13]~q )))) # (!\procI|register_read_addr_B [1] & 
// (((\procI|U2|Mux18~0_combout ))))

	.dataa(\procI|register_read_addr_B [1]),
	.datab(\procI|U2|registers[10][13]~q ),
	.datac(\procI|U2|registers[11][13]~q ),
	.datad(\procI|U2|Mux18~0_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux18~1 .lut_mask = 16'hF588;
defparam \procI|U2|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneive_lcell_comb \procI|U2|Mux18~2 (
// Equation(s):
// \procI|U2|Mux18~2_combout  = (\procI|U2|data_out_B[5]~2_combout  & (\procI|U2|data_out_B[5]~1_combout )) # (!\procI|U2|data_out_B[5]~2_combout  & ((\procI|U2|data_out_B[5]~1_combout  & ((\procI|U2|Mux18~1_combout ))) # (!\procI|U2|data_out_B[5]~1_combout  
// & (\procI|U2|registers[12][13]~q ))))

	.dataa(\procI|U2|data_out_B[5]~2_combout ),
	.datab(\procI|U2|data_out_B[5]~1_combout ),
	.datac(\procI|U2|registers[12][13]~q ),
	.datad(\procI|U2|Mux18~1_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux18~2 .lut_mask = 16'hDC98;
defparam \procI|U2|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneive_lcell_comb \procI|U2|Mux18~3 (
// Equation(s):
// \procI|U2|Mux18~3_combout  = (\procI|U2|Mux18~2_combout  & (((\procI|U2|registers[15][13]~q )) # (!\procI|U2|data_out_B[5]~2_combout ))) # (!\procI|U2|Mux18~2_combout  & (\procI|U2|data_out_B[5]~2_combout  & (\procI|U2|registers[13][13]~q )))

	.dataa(\procI|U2|Mux18~2_combout ),
	.datab(\procI|U2|data_out_B[5]~2_combout ),
	.datac(\procI|U2|registers[13][13]~q ),
	.datad(\procI|U2|registers[15][13]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux18~3 .lut_mask = 16'hEA62;
defparam \procI|U2|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N28
cycloneive_lcell_comb \procI|U2|Mux18~19 (
// Equation(s):
// \procI|U2|Mux18~19_combout  = (\procI|U2|Mux18~8_combout  & ((\procI|U2|Mux18~18_combout ) # ((!\procI|U2|data_out_B[5]~3_combout )))) # (!\procI|U2|Mux18~8_combout  & (((\procI|U2|data_out_B[5]~3_combout  & \procI|U2|Mux18~3_combout ))))

	.dataa(\procI|U2|Mux18~8_combout ),
	.datab(\procI|U2|Mux18~18_combout ),
	.datac(\procI|U2|data_out_B[5]~3_combout ),
	.datad(\procI|U2|Mux18~3_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux18~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux18~19 .lut_mask = 16'hDA8A;
defparam \procI|U2|Mux18~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneive_lcell_comb \procI|U2|Mux18~20 (
// Equation(s):
// \procI|U2|Mux18~20_combout  = (\procI|U2|Mux18~19_combout  & ((\procI|register_read_addr_B [4]) # (\procI|U2|data_out_B[5]~4_combout )))

	.dataa(gnd),
	.datab(\procI|register_read_addr_B [4]),
	.datac(\procI|U2|Mux18~19_combout ),
	.datad(\procI|U2|data_out_B[5]~4_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux18~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux18~20 .lut_mask = 16'hF0C0;
defparam \procI|U2|Mux18~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N19
dffeas \procI|U2|data_out_B[13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux18~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_B [13]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_B[13] .is_wysiwyg = "true";
defparam \procI|U2|data_out_B[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N11
dffeas \procI|B[13] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|data_out_B [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|B[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|B [13]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|B[13] .is_wysiwyg = "true";
defparam \procI|B[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneive_lcell_comb \procI|Mux128~5 (
// Equation(s):
// \procI|Mux128~5_combout  = (!\procI|I [0] & ((\procI|I [2] & (\procI|A [13])) # (!\procI|I [2] & ((\procI|U1|Add1~28_combout )))))

	.dataa(\procI|A [13]),
	.datab(\procI|U1|Add1~28_combout ),
	.datac(\procI|I [2]),
	.datad(\procI|I [0]),
	.cin(gnd),
	.combout(\procI|Mux128~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux128~5 .lut_mask = 16'h00AC;
defparam \procI|Mux128~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N24
cycloneive_lcell_comb \procI|Mux128~6 (
// Equation(s):
// \procI|Mux128~6_combout  = (\procI|Mux128~5_combout ) # ((\procI|U1|Add0~28_combout  & (!\procI|I [2] & \procI|I [0])))

	.dataa(\procI|U1|Add0~28_combout ),
	.datab(\procI|I [2]),
	.datac(\procI|I [0]),
	.datad(\procI|Mux128~5_combout ),
	.cin(gnd),
	.combout(\procI|Mux128~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux128~6 .lut_mask = 16'hFF20;
defparam \procI|Mux128~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N26
cycloneive_lcell_comb \procI|Mux128~4 (
// Equation(s):
// \procI|Mux128~4_combout  = (\procI|register_data_in[5]~7_combout  & (\procI|B [14])) # (!\procI|register_data_in[5]~7_combout  & ((\procI|A [15])))

	.dataa(\procI|register_data_in[5]~7_combout ),
	.datab(\procI|B [14]),
	.datac(gnd),
	.datad(\procI|A [15]),
	.cin(gnd),
	.combout(\procI|Mux128~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux128~4 .lut_mask = 16'hDD88;
defparam \procI|Mux128~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N26
cycloneive_lcell_comb \procI|Mux128~7 (
// Equation(s):
// \procI|Mux128~7_combout  = (\procI|I [3] & (!\procI|I [1] & ((\procI|Mux128~4_combout )))) # (!\procI|I [3] & (((\procI|Mux128~6_combout ))))

	.dataa(\procI|I [1]),
	.datab(\procI|Mux128~6_combout ),
	.datac(\procI|Mux128~4_combout ),
	.datad(\procI|I [3]),
	.cin(gnd),
	.combout(\procI|Mux128~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux128~7 .lut_mask = 16'h50CC;
defparam \procI|Mux128~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \procI|Mux128~8 (
// Equation(s):
// \procI|Mux128~8_combout  = (\procI|register_data_in[5]~4_combout  & (\procI|Mux128~7_combout )) # (!\procI|register_data_in[5]~4_combout  & ((\procI|U1|Add3~28_combout )))

	.dataa(gnd),
	.datab(\procI|register_data_in[5]~4_combout ),
	.datac(\procI|Mux128~7_combout ),
	.datad(\procI|U1|Add3~28_combout ),
	.cin(gnd),
	.combout(\procI|Mux128~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux128~8 .lut_mask = 16'hF3C0;
defparam \procI|Mux128~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \procI|Mux128~0 (
// Equation(s):
// \procI|Mux128~0_combout  = (\procI|register_data_in[5]~6_combout  & ((\procI|register_data_in[5]~4_combout ) # ((\procI|register_data_in[5]~3_combout ) # (\procI|U1|Add2~28_combout ))))

	.dataa(\procI|register_data_in[5]~6_combout ),
	.datab(\procI|register_data_in[5]~4_combout ),
	.datac(\procI|register_data_in[5]~3_combout ),
	.datad(\procI|U1|Add2~28_combout ),
	.cin(gnd),
	.combout(\procI|Mux128~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux128~0 .lut_mask = 16'hAAA8;
defparam \procI|Mux128~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N31
dffeas \procI|dDataO[14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|A [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|Mux0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|dDataO [14]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|dDataO[14] .is_wysiwyg = "true";
defparam \procI|dDataO[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y8_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [14]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y10_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [14]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \procI|Mux128~1 (
// Equation(s):
// \procI|Mux128~1_combout  = (\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & (((\dataMemI|altsyncram_component|auto_generated|ram_block1a62~portadataout ) # (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [1] & (\dataMemI|altsyncram_component|auto_generated|ram_block1a30~portadataout  & (\dataMemI|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\dataMemI|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\dataMemI|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datac(\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\dataMemI|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.cin(gnd),
	.combout(\procI|Mux128~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux128~1 .lut_mask = 16'hEA4A;
defparam \procI|Mux128~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y9_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode423w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode461w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [14]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \procI|Mux128~2 (
// Equation(s):
// \procI|Mux128~2_combout  = (\procI|Mux128~1_combout  & (\dataMemI|altsyncram_component|auto_generated|address_reg_a [0])) # (!\procI|Mux128~1_combout  & (!\dataMemI|altsyncram_component|auto_generated|address_reg_a [0] & 
// \dataMemI|altsyncram_component|auto_generated|ram_block1a14~portadataout ))

	.dataa(gnd),
	.datab(\procI|Mux128~1_combout ),
	.datac(\dataMemI|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\dataMemI|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\procI|Mux128~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux128~2 .lut_mask = 16'hC3C0;
defparam \procI|Mux128~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y2_N0
cycloneive_ram_block \dataMemI|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\dataMemI|altsyncram_component|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dataMemI|altsyncram_component|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\procI|dDataO [14]}),
	.portaaddr({\procI|dAddr [12],\procI|dAddr [11],\procI|dAddr [10],\procI|dAddr [9],\procI|dAddr [8],\procI|dAddr [7],\procI|dAddr [6],\procI|dAddr [5],\procI|dAddr [4],\procI|dAddr [3],\procI|dAddr [2],\procI|dAddr [1],\procI|dAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemI|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "ram10x16:dataMemI|altsyncram:altsyncram_component|altsyncram_b5q3:auto_generated|ALTSYNCRAM";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 32768;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \dataMemI|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \procI|Mux128~3 (
// Equation(s):
// \procI|Mux128~3_combout  = (\procI|Mux128~2_combout ) # (((\procI|Mux128~1_combout  & \dataMemI|altsyncram_component|auto_generated|ram_block1a46~portadataout )) # (!\procI|register_data_in[5]~4_combout ))

	.dataa(\procI|Mux128~2_combout ),
	.datab(\procI|register_data_in[5]~4_combout ),
	.datac(\procI|Mux128~1_combout ),
	.datad(\dataMemI|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.cin(gnd),
	.combout(\procI|Mux128~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux128~3 .lut_mask = 16'hFBBB;
defparam \procI|Mux128~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \procI|Mux128~9 (
// Equation(s):
// \procI|Mux128~9_combout  = (\procI|Mux128~0_combout  & ((\procI|register_data_in[5]~3_combout  & (\procI|Mux128~8_combout )) # (!\procI|register_data_in[5]~3_combout  & ((\procI|Mux128~3_combout )))))

	.dataa(\procI|Mux128~8_combout ),
	.datab(\procI|Mux128~0_combout ),
	.datac(\procI|register_data_in[5]~3_combout ),
	.datad(\procI|Mux128~3_combout ),
	.cin(gnd),
	.combout(\procI|Mux128~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux128~9 .lut_mask = 16'h8C80;
defparam \procI|Mux128~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N17
dffeas \procI|register_data_in[14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux128~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|register_write_addr[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|register_data_in [14]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|register_data_in[14] .is_wysiwyg = "true";
defparam \procI|register_data_in[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N30
cycloneive_lcell_comb \procI|U2|registers~0 (
// Equation(s):
// \procI|U2|registers~0_combout  = (!\rstN~q  & \procI|register_data_in [14])

	.dataa(\rstN~q ),
	.datab(gnd),
	.datac(\procI|register_data_in [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|U2|registers~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|registers~0 .lut_mask = 16'h5050;
defparam \procI|U2|registers~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N11
dffeas \procI|U2|registers[31][14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|U2|registers~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|U2|registers[31][10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|registers[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|registers[31][14] .is_wysiwyg = "true";
defparam \procI|U2|registers[31][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
cycloneive_lcell_comb \procI|U2|Mux1~16 (
// Equation(s):
// \procI|U2|Mux1~16_combout  = (\procI|register_read_addr_A [3] & ((\procI|register_read_addr_A [2]) # ((\procI|U2|registers[27][14]~q )))) # (!\procI|register_read_addr_A [3] & (!\procI|register_read_addr_A [2] & ((\procI|U2|registers[19][14]~q ))))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[27][14]~q ),
	.datad(\procI|U2|registers[19][14]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux1~16 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N24
cycloneive_lcell_comb \procI|U2|Mux1~17 (
// Equation(s):
// \procI|U2|Mux1~17_combout  = (\procI|register_read_addr_A [2] & ((\procI|U2|Mux1~16_combout  & (\procI|U2|registers[31][14]~q )) # (!\procI|U2|Mux1~16_combout  & ((\procI|U2|registers[23][14]~q ))))) # (!\procI|register_read_addr_A [2] & 
// (((\procI|U2|Mux1~16_combout ))))

	.dataa(\procI|U2|registers[31][14]~q ),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[23][14]~q ),
	.datad(\procI|U2|Mux1~16_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux1~17 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N0
cycloneive_lcell_comb \procI|U2|Mux1~9 (
// Equation(s):
// \procI|U2|Mux1~9_combout  = (\procI|register_read_addr_A [3] & ((\procI|register_read_addr_A [2]) # ((\procI|U2|registers[26][14]~q )))) # (!\procI|register_read_addr_A [3] & (!\procI|register_read_addr_A [2] & ((\procI|U2|registers[18][14]~q ))))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[26][14]~q ),
	.datad(\procI|U2|registers[18][14]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux1~9 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
cycloneive_lcell_comb \procI|U2|Mux1~10 (
// Equation(s):
// \procI|U2|Mux1~10_combout  = (\procI|register_read_addr_A [2] & ((\procI|U2|Mux1~9_combout  & (\procI|U2|registers[30][14]~q )) # (!\procI|U2|Mux1~9_combout  & ((\procI|U2|registers[22][14]~q ))))) # (!\procI|register_read_addr_A [2] & 
// (\procI|U2|Mux1~9_combout ))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|U2|Mux1~9_combout ),
	.datac(\procI|U2|registers[30][14]~q ),
	.datad(\procI|U2|registers[22][14]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux1~10 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneive_lcell_comb \procI|U2|Mux1~13 (
// Equation(s):
// \procI|U2|Mux1~13_combout  = (\procI|register_read_addr_A [2] & ((\procI|register_read_addr_A [3]) # ((\procI|U2|registers[20][14]~q )))) # (!\procI|register_read_addr_A [2] & (!\procI|register_read_addr_A [3] & ((\procI|U2|registers[16][14]~q ))))

	.dataa(\procI|register_read_addr_A [2]),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[20][14]~q ),
	.datad(\procI|U2|registers[16][14]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux1~13 .lut_mask = 16'hB9A8;
defparam \procI|U2|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N24
cycloneive_lcell_comb \procI|U2|Mux1~14 (
// Equation(s):
// \procI|U2|Mux1~14_combout  = (\procI|U2|Mux1~13_combout  & (((\procI|U2|registers[28][14]~q )) # (!\procI|register_read_addr_A [3]))) # (!\procI|U2|Mux1~13_combout  & (\procI|register_read_addr_A [3] & (\procI|U2|registers[24][14]~q )))

	.dataa(\procI|U2|Mux1~13_combout ),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[24][14]~q ),
	.datad(\procI|U2|registers[28][14]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux1~14 .lut_mask = 16'hEA62;
defparam \procI|U2|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N0
cycloneive_lcell_comb \procI|U2|Mux1~11 (
// Equation(s):
// \procI|U2|Mux1~11_combout  = (\procI|register_read_addr_A [3] & (\procI|register_read_addr_A [2])) # (!\procI|register_read_addr_A [3] & ((\procI|register_read_addr_A [2] & (\procI|U2|registers[21][14]~q )) # (!\procI|register_read_addr_A [2] & 
// ((\procI|U2|registers[17][14]~q )))))

	.dataa(\procI|register_read_addr_A [3]),
	.datab(\procI|register_read_addr_A [2]),
	.datac(\procI|U2|registers[21][14]~q ),
	.datad(\procI|U2|registers[17][14]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux1~11 .lut_mask = 16'hD9C8;
defparam \procI|U2|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
cycloneive_lcell_comb \procI|U2|Mux1~12 (
// Equation(s):
// \procI|U2|Mux1~12_combout  = (\procI|register_read_addr_A [3] & ((\procI|U2|Mux1~11_combout  & (\procI|U2|registers[29][14]~q )) # (!\procI|U2|Mux1~11_combout  & ((\procI|U2|registers[25][14]~q ))))) # (!\procI|register_read_addr_A [3] & 
// (((\procI|U2|Mux1~11_combout ))))

	.dataa(\procI|U2|registers[29][14]~q ),
	.datab(\procI|register_read_addr_A [3]),
	.datac(\procI|U2|registers[25][14]~q ),
	.datad(\procI|U2|Mux1~11_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux1~12 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N2
cycloneive_lcell_comb \procI|U2|Mux1~15 (
// Equation(s):
// \procI|U2|Mux1~15_combout  = (\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1]) # ((\procI|U2|Mux1~12_combout )))) # (!\procI|register_read_addr_A [0] & (!\procI|register_read_addr_A [1] & (\procI|U2|Mux1~14_combout )))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|Mux1~14_combout ),
	.datad(\procI|U2|Mux1~12_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux1~15 .lut_mask = 16'hBA98;
defparam \procI|U2|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N12
cycloneive_lcell_comb \procI|U2|Mux1~18 (
// Equation(s):
// \procI|U2|Mux1~18_combout  = (\procI|register_read_addr_A [1] & ((\procI|U2|Mux1~15_combout  & (\procI|U2|Mux1~17_combout )) # (!\procI|U2|Mux1~15_combout  & ((\procI|U2|Mux1~10_combout ))))) # (!\procI|register_read_addr_A [1] & 
// (((\procI|U2|Mux1~15_combout ))))

	.dataa(\procI|U2|Mux1~17_combout ),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|Mux1~10_combout ),
	.datad(\procI|U2|Mux1~15_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux1~18 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N0
cycloneive_lcell_comb \procI|U2|Mux1~4 (
// Equation(s):
// \procI|U2|Mux1~4_combout  = (\procI|U2|data_out_A[15]~1_combout  & (((\procI|U2|data_out_A[15]~2_combout )))) # (!\procI|U2|data_out_A[15]~1_combout  & ((\procI|U2|data_out_A[15]~2_combout  & ((\procI|U2|registers[13][14]~q ))) # 
// (!\procI|U2|data_out_A[15]~2_combout  & (\procI|U2|registers[12][14]~q ))))

	.dataa(\procI|U2|data_out_A[15]~1_combout ),
	.datab(\procI|U2|registers[12][14]~q ),
	.datac(\procI|U2|registers[13][14]~q ),
	.datad(\procI|U2|data_out_A[15]~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux1~4 .lut_mask = 16'hFA44;
defparam \procI|U2|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneive_lcell_comb \procI|U2|Mux1~2 (
// Equation(s):
// \procI|U2|Mux1~2_combout  = (\procI|register_read_addr_A [0] & (((\procI|register_read_addr_A [1])))) # (!\procI|register_read_addr_A [0] & ((\procI|register_read_addr_A [1] & ((\procI|U2|registers[10][14]~q ))) # (!\procI|register_read_addr_A [1] & 
// (\procI|U2|registers[8][14]~q ))))

	.dataa(\procI|U2|registers[8][14]~q ),
	.datab(\procI|register_read_addr_A [0]),
	.datac(\procI|U2|registers[10][14]~q ),
	.datad(\procI|register_read_addr_A [1]),
	.cin(gnd),
	.combout(\procI|U2|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux1~2 .lut_mask = 16'hFC22;
defparam \procI|U2|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneive_lcell_comb \procI|U2|Mux1~3 (
// Equation(s):
// \procI|U2|Mux1~3_combout  = (\procI|register_read_addr_A [0] & ((\procI|U2|Mux1~2_combout  & ((\procI|U2|registers[11][14]~q ))) # (!\procI|U2|Mux1~2_combout  & (\procI|U2|registers[9][14]~q )))) # (!\procI|register_read_addr_A [0] & 
// (((\procI|U2|Mux1~2_combout ))))

	.dataa(\procI|U2|registers[9][14]~q ),
	.datab(\procI|register_read_addr_A [0]),
	.datac(\procI|U2|registers[11][14]~q ),
	.datad(\procI|U2|Mux1~2_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux1~3 .lut_mask = 16'hF388;
defparam \procI|U2|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneive_lcell_comb \procI|U2|Mux1~5 (
// Equation(s):
// \procI|U2|Mux1~5_combout  = (\procI|U2|Mux1~4_combout  & (((\procI|U2|registers[15][14]~q )) # (!\procI|U2|data_out_A[15]~1_combout ))) # (!\procI|U2|Mux1~4_combout  & (\procI|U2|data_out_A[15]~1_combout  & ((\procI|U2|Mux1~3_combout ))))

	.dataa(\procI|U2|Mux1~4_combout ),
	.datab(\procI|U2|data_out_A[15]~1_combout ),
	.datac(\procI|U2|registers[15][14]~q ),
	.datad(\procI|U2|Mux1~3_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux1~5 .lut_mask = 16'hE6A2;
defparam \procI|U2|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneive_lcell_comb \procI|U2|Mux1~6 (
// Equation(s):
// \procI|U2|Mux1~6_combout  = (\procI|register_read_addr_A [1] & (\procI|register_read_addr_A [0])) # (!\procI|register_read_addr_A [1] & ((\procI|register_read_addr_A [0] & (\procI|U2|registers[1][14]~q )) # (!\procI|register_read_addr_A [0] & 
// ((\procI|U2|registers[0][14]~q )))))

	.dataa(\procI|register_read_addr_A [1]),
	.datab(\procI|register_read_addr_A [0]),
	.datac(\procI|U2|registers[1][14]~q ),
	.datad(\procI|U2|registers[0][14]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux1~6 .lut_mask = 16'hD9C8;
defparam \procI|U2|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N24
cycloneive_lcell_comb \procI|U2|Mux1~7 (
// Equation(s):
// \procI|U2|Mux1~7_combout  = (\procI|register_read_addr_A [1] & ((\procI|U2|Mux1~6_combout  & (\procI|U2|registers[3][14]~q )) # (!\procI|U2|Mux1~6_combout  & ((\procI|U2|registers[2][14]~q ))))) # (!\procI|register_read_addr_A [1] & 
// (((\procI|U2|Mux1~6_combout ))))

	.dataa(\procI|U2|registers[3][14]~q ),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[2][14]~q ),
	.datad(\procI|U2|Mux1~6_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux1~7 .lut_mask = 16'hBBC0;
defparam \procI|U2|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N0
cycloneive_lcell_comb \procI|U2|Mux1~8 (
// Equation(s):
// \procI|U2|Mux1~8_combout  = (\procI|U2|data_out_A[15]~0_combout  & (((\procI|U2|data_out_A[15]~3_combout )))) # (!\procI|U2|data_out_A[15]~0_combout  & ((\procI|U2|data_out_A[15]~3_combout  & (\procI|U2|Mux1~5_combout )) # 
// (!\procI|U2|data_out_A[15]~3_combout  & ((\procI|U2|Mux1~7_combout )))))

	.dataa(\procI|U2|Mux1~5_combout ),
	.datab(\procI|U2|data_out_A[15]~0_combout ),
	.datac(\procI|U2|data_out_A[15]~3_combout ),
	.datad(\procI|U2|Mux1~7_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux1~8 .lut_mask = 16'hE3E0;
defparam \procI|U2|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N24
cycloneive_lcell_comb \procI|U2|Mux1~0 (
// Equation(s):
// \procI|U2|Mux1~0_combout  = (\procI|register_read_addr_A [1] & (((\procI|U2|registers[6][14]~q ) # (\procI|register_read_addr_A [0])))) # (!\procI|register_read_addr_A [1] & (\procI|U2|registers[4][14]~q  & ((!\procI|register_read_addr_A [0]))))

	.dataa(\procI|U2|registers[4][14]~q ),
	.datab(\procI|register_read_addr_A [1]),
	.datac(\procI|U2|registers[6][14]~q ),
	.datad(\procI|register_read_addr_A [0]),
	.cin(gnd),
	.combout(\procI|U2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux1~0 .lut_mask = 16'hCCE2;
defparam \procI|U2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N10
cycloneive_lcell_comb \procI|U2|Mux1~1 (
// Equation(s):
// \procI|U2|Mux1~1_combout  = (\procI|register_read_addr_A [0] & ((\procI|U2|Mux1~0_combout  & (\procI|U2|registers[7][14]~q )) # (!\procI|U2|Mux1~0_combout  & ((\procI|U2|registers[5][14]~q ))))) # (!\procI|register_read_addr_A [0] & 
// (\procI|U2|Mux1~0_combout ))

	.dataa(\procI|register_read_addr_A [0]),
	.datab(\procI|U2|Mux1~0_combout ),
	.datac(\procI|U2|registers[7][14]~q ),
	.datad(\procI|U2|registers[5][14]~q ),
	.cin(gnd),
	.combout(\procI|U2|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux1~1 .lut_mask = 16'hE6C4;
defparam \procI|U2|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N30
cycloneive_lcell_comb \procI|U2|Mux1~19 (
// Equation(s):
// \procI|U2|Mux1~19_combout  = (\procI|U2|Mux1~8_combout  & ((\procI|U2|Mux1~18_combout ) # ((!\procI|U2|data_out_A[15]~0_combout )))) # (!\procI|U2|Mux1~8_combout  & (((\procI|U2|data_out_A[15]~0_combout  & \procI|U2|Mux1~1_combout ))))

	.dataa(\procI|U2|Mux1~18_combout ),
	.datab(\procI|U2|Mux1~8_combout ),
	.datac(\procI|U2|data_out_A[15]~0_combout ),
	.datad(\procI|U2|Mux1~1_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux1~19 .lut_mask = 16'hBC8C;
defparam \procI|U2|Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneive_lcell_comb \procI|U2|Mux1~20 (
// Equation(s):
// \procI|U2|Mux1~20_combout  = (\procI|U2|Mux1~19_combout  & ((\procI|register_read_addr_A [4]) # (\procI|U2|data_out_A[15]~4_combout )))

	.dataa(gnd),
	.datab(\procI|register_read_addr_A [4]),
	.datac(\procI|U2|Mux1~19_combout ),
	.datad(\procI|U2|data_out_A[15]~4_combout ),
	.cin(gnd),
	.combout(\procI|U2|Mux1~20_combout ),
	.cout());
// synopsys translate_off
defparam \procI|U2|Mux1~20 .lut_mask = 16'hF0C0;
defparam \procI|U2|Mux1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N1
dffeas \procI|U2|data_out_A[14] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|U2|Mux1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|U2|data_out_A [14]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|U2|data_out_A[14] .is_wysiwyg = "true";
defparam \procI|U2|data_out_A[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneive_lcell_comb \procI|jump_program_counter_0[1]~1 (
// Equation(s):
// \procI|jump_program_counter_0[1]~1_combout  = (\procI|U2|data_out_A [3]) # ((\procI|U2|data_out_A [2]) # ((\procI|U2|data_out_A [5]) # (\procI|U2|data_out_A [4])))

	.dataa(\procI|U2|data_out_A [3]),
	.datab(\procI|U2|data_out_A [2]),
	.datac(\procI|U2|data_out_A [5]),
	.datad(\procI|U2|data_out_A [4]),
	.cin(gnd),
	.combout(\procI|jump_program_counter_0[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|jump_program_counter_0[1]~1 .lut_mask = 16'hFFFE;
defparam \procI|jump_program_counter_0[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneive_lcell_comb \procI|jump_program_counter_0[1]~2 (
// Equation(s):
// \procI|jump_program_counter_0[1]~2_combout  = (\procI|U2|data_out_A [7]) # ((\procI|U2|data_out_A [6]) # ((\procI|U2|data_out_A [9]) # (\procI|U2|data_out_A [8])))

	.dataa(\procI|U2|data_out_A [7]),
	.datab(\procI|U2|data_out_A [6]),
	.datac(\procI|U2|data_out_A [9]),
	.datad(\procI|U2|data_out_A [8]),
	.cin(gnd),
	.combout(\procI|jump_program_counter_0[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|jump_program_counter_0[1]~2 .lut_mask = 16'hFFFE;
defparam \procI|jump_program_counter_0[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneive_lcell_comb \procI|jump_program_counter_0[1]~3 (
// Equation(s):
// \procI|jump_program_counter_0[1]~3_combout  = (\procI|U2|data_out_A [12]) # ((\procI|U2|data_out_A [13]) # ((\procI|U2|data_out_A [11]) # (\procI|U2|data_out_A [10])))

	.dataa(\procI|U2|data_out_A [12]),
	.datab(\procI|U2|data_out_A [13]),
	.datac(\procI|U2|data_out_A [11]),
	.datad(\procI|U2|data_out_A [10]),
	.cin(gnd),
	.combout(\procI|jump_program_counter_0[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|jump_program_counter_0[1]~3 .lut_mask = 16'hFFFE;
defparam \procI|jump_program_counter_0[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N10
cycloneive_lcell_comb \procI|jump_program_counter_0[1]~0 (
// Equation(s):
// \procI|jump_program_counter_0[1]~0_combout  = (\procI|U2|data_out_A [0] & (((\procI|opcode_2 [0])) # (!\procI|opcode_2 [1]))) # (!\procI|U2|data_out_A [0] & ((\procI|opcode_2 [1] $ (!\procI|opcode_2 [0])) # (!\procI|U2|data_out_A [1])))

	.dataa(\procI|opcode_2 [1]),
	.datab(\procI|opcode_2 [0]),
	.datac(\procI|U2|data_out_A [0]),
	.datad(\procI|U2|data_out_A [1]),
	.cin(gnd),
	.combout(\procI|jump_program_counter_0[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|jump_program_counter_0[1]~0 .lut_mask = 16'hD9DF;
defparam \procI|jump_program_counter_0[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneive_lcell_comb \procI|jump_program_counter_0[1]~4 (
// Equation(s):
// \procI|jump_program_counter_0[1]~4_combout  = (\procI|jump_program_counter_0[1]~1_combout ) # ((\procI|jump_program_counter_0[1]~2_combout ) # ((\procI|jump_program_counter_0[1]~3_combout ) # (\procI|jump_program_counter_0[1]~0_combout )))

	.dataa(\procI|jump_program_counter_0[1]~1_combout ),
	.datab(\procI|jump_program_counter_0[1]~2_combout ),
	.datac(\procI|jump_program_counter_0[1]~3_combout ),
	.datad(\procI|jump_program_counter_0[1]~0_combout ),
	.cin(gnd),
	.combout(\procI|jump_program_counter_0[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|jump_program_counter_0[1]~4 .lut_mask = 16'hFFFE;
defparam \procI|jump_program_counter_0[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneive_lcell_comb \procI|jump_program_counter_0[1]~5 (
// Equation(s):
// \procI|jump_program_counter_0[1]~5_combout  = (\procI|opcode_2 [4] & ((\procI|U2|data_out_A [14]) # ((\procI|U2|data_out_A [15]) # (\procI|jump_program_counter_0[1]~4_combout ))))

	.dataa(\procI|opcode_2 [4]),
	.datab(\procI|U2|data_out_A [14]),
	.datac(\procI|U2|data_out_A [15]),
	.datad(\procI|jump_program_counter_0[1]~4_combout ),
	.cin(gnd),
	.combout(\procI|jump_program_counter_0[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|jump_program_counter_0[1]~5 .lut_mask = 16'hAAA8;
defparam \procI|jump_program_counter_0[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N4
cycloneive_lcell_comb \procI|jump_program_counter_0[1]~6 (
// Equation(s):
// \procI|jump_program_counter_0[1]~6_combout  = (\procI|opcode_2 [1] & (((\procI|U2|data_out_A [1]) # (!\procI|opcode_2 [4])))) # (!\procI|opcode_2 [1] & (\procI|opcode_2 [0] & (!\procI|opcode_2 [4])))

	.dataa(\procI|opcode_2 [1]),
	.datab(\procI|opcode_2 [0]),
	.datac(\procI|opcode_2 [4]),
	.datad(\procI|U2|data_out_A [1]),
	.cin(gnd),
	.combout(\procI|jump_program_counter_0[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|jump_program_counter_0[1]~6 .lut_mask = 16'hAE0E;
defparam \procI|jump_program_counter_0[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
cycloneive_lcell_comb \procI|jump_program_counter_0[1]~7 (
// Equation(s):
// \procI|jump_program_counter_0[1]~7_combout  = (!\procI|opcode_2 [5] & (\procI|I[3]~7_combout  & (!\procI|jump_program_counter_0[1]~5_combout  & !\procI|jump_program_counter_0[1]~6_combout )))

	.dataa(\procI|opcode_2 [5]),
	.datab(\procI|I[3]~7_combout ),
	.datac(\procI|jump_program_counter_0[1]~5_combout ),
	.datad(\procI|jump_program_counter_0[1]~6_combout ),
	.cin(gnd),
	.combout(\procI|jump_program_counter_0[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|jump_program_counter_0[1]~7 .lut_mask = 16'h0004;
defparam \procI|jump_program_counter_0[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N11
dffeas \procI|jump_program_counter_0[9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|jump_program_counter_0[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|jump_program_counter_0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|jump_program_counter_0[9] .is_wysiwyg = "true";
defparam \procI|jump_program_counter_0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N10
cycloneive_lcell_comb \procI|jump_program_counter_1[7]~0 (
// Equation(s):
// \procI|jump_program_counter_1[7]~0_combout  = (\procI|opcode_3 [3]) # ((\procI|opcode_3 [0] & ((\procI|opcode_3 [1]) # (!\procI|opcode_3 [4]))) # (!\procI|opcode_3 [0] & (\procI|opcode_3 [1] $ (\procI|opcode_3 [4]))))

	.dataa(\procI|opcode_3 [0]),
	.datab(\procI|opcode_3 [1]),
	.datac(\procI|opcode_3 [4]),
	.datad(\procI|opcode_3 [3]),
	.cin(gnd),
	.combout(\procI|jump_program_counter_1[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|jump_program_counter_1[7]~0 .lut_mask = 16'hFF9E;
defparam \procI|jump_program_counter_1[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N26
cycloneive_lcell_comb \procI|jump_program_counter_1[7]~1 (
// Equation(s):
// \procI|jump_program_counter_1[7]~1_combout  = (!\procI|jump_program_counter_1[7]~0_combout  & (!\procI|opcode_3 [5] & !\procI|opcode_3 [2]))

	.dataa(\procI|jump_program_counter_1[7]~0_combout ),
	.datab(gnd),
	.datac(\procI|opcode_3 [5]),
	.datad(\procI|opcode_3 [2]),
	.cin(gnd),
	.combout(\procI|jump_program_counter_1[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|jump_program_counter_1[7]~1 .lut_mask = 16'h0005;
defparam \procI|jump_program_counter_1[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N19
dffeas \procI|jump_program_counter_1[9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|jump_program_counter_0 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|jump_program_counter_1[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|jump_program_counter_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|jump_program_counter_1[9] .is_wysiwyg = "true";
defparam \procI|jump_program_counter_1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N22
cycloneive_lcell_comb \procI|Mux35~0 (
// Equation(s):
// \procI|Mux35~0_combout  = (\procI|A_reg_2 [1]) # (!\procI|opcode_2 [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\procI|opcode_2 [4]),
	.datad(\procI|A_reg_2 [1]),
	.cin(gnd),
	.combout(\procI|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux35~0 .lut_mask = 16'hFF0F;
defparam \procI|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N23
dffeas \procI|jump_program_counter_0[6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|jump_program_counter_0[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|jump_program_counter_0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|jump_program_counter_0[6] .is_wysiwyg = "true";
defparam \procI|jump_program_counter_0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N14
cycloneive_lcell_comb \procI|jump_program_counter_1[6]~feeder (
// Equation(s):
// \procI|jump_program_counter_1[6]~feeder_combout  = \procI|jump_program_counter_0 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|jump_program_counter_0 [6]),
	.cin(gnd),
	.combout(\procI|jump_program_counter_1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|jump_program_counter_1[6]~feeder .lut_mask = 16'hFF00;
defparam \procI|jump_program_counter_1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N15
dffeas \procI|jump_program_counter_1[6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|jump_program_counter_1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|jump_program_counter_1[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|jump_program_counter_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|jump_program_counter_1[6] .is_wysiwyg = "true";
defparam \procI|jump_program_counter_1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N18
cycloneive_lcell_comb \procI|Mux41~0 (
// Equation(s):
// \procI|Mux41~0_combout  = (\procI|B_reg_2 [0]) # (!\procI|opcode_2 [4])

	.dataa(\procI|opcode_2 [4]),
	.datab(gnd),
	.datac(\procI|B_reg_2 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux41~0 .lut_mask = 16'hF5F5;
defparam \procI|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N19
dffeas \procI|jump_program_counter_0[0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|jump_program_counter_0[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|jump_program_counter_0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|jump_program_counter_0[0] .is_wysiwyg = "true";
defparam \procI|jump_program_counter_0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N10
cycloneive_lcell_comb \procI|jump_program_counter_1[0]~feeder (
// Equation(s):
// \procI|jump_program_counter_1[0]~feeder_combout  = \procI|jump_program_counter_0 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|jump_program_counter_0 [0]),
	.cin(gnd),
	.combout(\procI|jump_program_counter_1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|jump_program_counter_1[0]~feeder .lut_mask = 16'hFF00;
defparam \procI|jump_program_counter_1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N11
dffeas \procI|jump_program_counter_1[0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|jump_program_counter_1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|jump_program_counter_1[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|jump_program_counter_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|jump_program_counter_1[0] .is_wysiwyg = "true";
defparam \procI|jump_program_counter_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N20
cycloneive_lcell_comb \procI|Mux36~0 (
// Equation(s):
// \procI|Mux36~0_combout  = (\procI|A_reg_2 [0]) # (!\procI|opcode_2 [4])

	.dataa(\procI|opcode_2 [4]),
	.datab(gnd),
	.datac(\procI|A_reg_2 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux36~0 .lut_mask = 16'hF5F5;
defparam \procI|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N21
dffeas \procI|jump_program_counter_0[5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|jump_program_counter_0[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|jump_program_counter_0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|jump_program_counter_0[5] .is_wysiwyg = "true";
defparam \procI|jump_program_counter_0[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N13
dffeas \procI|jump_program_counter_1[5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|jump_program_counter_0 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|jump_program_counter_1[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|jump_program_counter_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|jump_program_counter_1[5] .is_wysiwyg = "true";
defparam \procI|jump_program_counter_1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N0
cycloneive_lcell_comb \procI|Mux34~0 (
// Equation(s):
// \procI|Mux34~0_combout  = (\procI|A_reg_2 [2]) # (!\procI|opcode_2 [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\procI|opcode_2 [4]),
	.datad(\procI|A_reg_2 [2]),
	.cin(gnd),
	.combout(\procI|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux34~0 .lut_mask = 16'hFF0F;
defparam \procI|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N1
dffeas \procI|jump_program_counter_0[7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|jump_program_counter_0[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|jump_program_counter_0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|jump_program_counter_0[7] .is_wysiwyg = "true";
defparam \procI|jump_program_counter_0[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N17
dffeas \procI|jump_program_counter_1[7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|jump_program_counter_0 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|jump_program_counter_1[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|jump_program_counter_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|jump_program_counter_1[7] .is_wysiwyg = "true";
defparam \procI|jump_program_counter_1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N12
cycloneive_lcell_comb \procI|Equal1~1 (
// Equation(s):
// \procI|Equal1~1_combout  = (\procI|jump_program_counter_1 [6] & (\procI|jump_program_counter_1 [0] & (\procI|jump_program_counter_1 [5] & \procI|jump_program_counter_1 [7])))

	.dataa(\procI|jump_program_counter_1 [6]),
	.datab(\procI|jump_program_counter_1 [0]),
	.datac(\procI|jump_program_counter_1 [5]),
	.datad(\procI|jump_program_counter_1 [7]),
	.cin(gnd),
	.combout(\procI|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Equal1~1 .lut_mask = 16'h8000;
defparam \procI|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N2
cycloneive_lcell_comb \procI|Mux37~0 (
// Equation(s):
// \procI|Mux37~0_combout  = (\procI|B_reg_2 [4]) # (!\procI|opcode_2 [4])

	.dataa(\procI|opcode_2 [4]),
	.datab(gnd),
	.datac(\procI|B_reg_2 [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux37~0 .lut_mask = 16'hF5F5;
defparam \procI|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N3
dffeas \procI|jump_program_counter_0[4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|jump_program_counter_0[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|jump_program_counter_0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|jump_program_counter_0[4] .is_wysiwyg = "true";
defparam \procI|jump_program_counter_0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N26
cycloneive_lcell_comb \procI|jump_program_counter_1[4]~feeder (
// Equation(s):
// \procI|jump_program_counter_1[4]~feeder_combout  = \procI|jump_program_counter_0 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|jump_program_counter_0 [4]),
	.cin(gnd),
	.combout(\procI|jump_program_counter_1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|jump_program_counter_1[4]~feeder .lut_mask = 16'hFF00;
defparam \procI|jump_program_counter_1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N27
dffeas \procI|jump_program_counter_1[4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|jump_program_counter_1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|jump_program_counter_1[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|jump_program_counter_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|jump_program_counter_1[4] .is_wysiwyg = "true";
defparam \procI|jump_program_counter_1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
cycloneive_lcell_comb \procI|Mux38~0 (
// Equation(s):
// \procI|Mux38~0_combout  = (\procI|B_reg_2 [3]) # (!\procI|opcode_2 [4])

	.dataa(\procI|opcode_2 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|B_reg_2 [3]),
	.cin(gnd),
	.combout(\procI|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux38~0 .lut_mask = 16'hFF55;
defparam \procI|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N9
dffeas \procI|jump_program_counter_0[3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|jump_program_counter_0[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|jump_program_counter_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|jump_program_counter_0[3] .is_wysiwyg = "true";
defparam \procI|jump_program_counter_0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N25
dffeas \procI|jump_program_counter_1[3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|jump_program_counter_0 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|jump_program_counter_1[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|jump_program_counter_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|jump_program_counter_1[3] .is_wysiwyg = "true";
defparam \procI|jump_program_counter_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cycloneive_lcell_comb \procI|Mux39~0 (
// Equation(s):
// \procI|Mux39~0_combout  = (\procI|B_reg_2 [2]) # (!\procI|opcode_2 [4])

	.dataa(\procI|opcode_2 [4]),
	.datab(gnd),
	.datac(\procI|B_reg_2 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux39~0 .lut_mask = 16'hF5F5;
defparam \procI|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N13
dffeas \procI|jump_program_counter_0[2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|jump_program_counter_0[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|jump_program_counter_0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|jump_program_counter_0[2] .is_wysiwyg = "true";
defparam \procI|jump_program_counter_0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N29
dffeas \procI|jump_program_counter_1[2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\procI|jump_program_counter_0 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\procI|jump_program_counter_1[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|jump_program_counter_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|jump_program_counter_1[2] .is_wysiwyg = "true";
defparam \procI|jump_program_counter_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N6
cycloneive_lcell_comb \procI|Mux40~0 (
// Equation(s):
// \procI|Mux40~0_combout  = (\procI|B_reg_2 [1]) # (!\procI|opcode_2 [4])

	.dataa(gnd),
	.datab(\procI|B_reg_2 [1]),
	.datac(\procI|opcode_2 [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux40~0 .lut_mask = 16'hCFCF;
defparam \procI|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N7
dffeas \procI|jump_program_counter_0[1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|jump_program_counter_0[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|jump_program_counter_0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|jump_program_counter_0[1] .is_wysiwyg = "true";
defparam \procI|jump_program_counter_0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N22
cycloneive_lcell_comb \procI|jump_program_counter_1[1]~feeder (
// Equation(s):
// \procI|jump_program_counter_1[1]~feeder_combout  = \procI|jump_program_counter_0 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|jump_program_counter_0 [1]),
	.cin(gnd),
	.combout(\procI|jump_program_counter_1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|jump_program_counter_1[1]~feeder .lut_mask = 16'hFF00;
defparam \procI|jump_program_counter_1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N23
dffeas \procI|jump_program_counter_1[1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|jump_program_counter_1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|jump_program_counter_1[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|jump_program_counter_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|jump_program_counter_1[1] .is_wysiwyg = "true";
defparam \procI|jump_program_counter_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N28
cycloneive_lcell_comb \procI|Equal1~0 (
// Equation(s):
// \procI|Equal1~0_combout  = (\procI|jump_program_counter_1 [4] & (\procI|jump_program_counter_1 [3] & (\procI|jump_program_counter_1 [2] & \procI|jump_program_counter_1 [1])))

	.dataa(\procI|jump_program_counter_1 [4]),
	.datab(\procI|jump_program_counter_1 [3]),
	.datac(\procI|jump_program_counter_1 [2]),
	.datad(\procI|jump_program_counter_1 [1]),
	.cin(gnd),
	.combout(\procI|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Equal1~0 .lut_mask = 16'h8000;
defparam \procI|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
cycloneive_lcell_comb \procI|Mux33~0 (
// Equation(s):
// \procI|Mux33~0_combout  = (\procI|A_reg_2 [3]) # (!\procI|opcode_2 [4])

	.dataa(gnd),
	.datab(\procI|A_reg_2 [3]),
	.datac(\procI|opcode_2 [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\procI|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Mux33~0 .lut_mask = 16'hCFCF;
defparam \procI|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N25
dffeas \procI|jump_program_counter_0[8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|Mux33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|jump_program_counter_0[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|jump_program_counter_0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|jump_program_counter_0[8] .is_wysiwyg = "true";
defparam \procI|jump_program_counter_0[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N0
cycloneive_lcell_comb \procI|jump_program_counter_1[8]~feeder (
// Equation(s):
// \procI|jump_program_counter_1[8]~feeder_combout  = \procI|jump_program_counter_0 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|jump_program_counter_0 [8]),
	.cin(gnd),
	.combout(\procI|jump_program_counter_1[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \procI|jump_program_counter_1[8]~feeder .lut_mask = 16'hFF00;
defparam \procI|jump_program_counter_1[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N1
dffeas \procI|jump_program_counter_1[8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|jump_program_counter_1[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\procI|jump_program_counter_1[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|jump_program_counter_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|jump_program_counter_1[8] .is_wysiwyg = "true";
defparam \procI|jump_program_counter_1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N18
cycloneive_lcell_comb \procI|Equal1~2 (
// Equation(s):
// \procI|Equal1~2_combout  = (((!\procI|jump_program_counter_1 [8]) # (!\procI|jump_program_counter_1 [9])) # (!\procI|Equal1~0_combout )) # (!\procI|Equal1~1_combout )

	.dataa(\procI|Equal1~1_combout ),
	.datab(\procI|Equal1~0_combout ),
	.datac(\procI|jump_program_counter_1 [9]),
	.datad(\procI|jump_program_counter_1 [8]),
	.cin(gnd),
	.combout(\procI|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Equal1~2 .lut_mask = 16'h7FFF;
defparam \procI|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N27
dffeas \procI|program_counter[9] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|program_counter[9]~9_combout ),
	.asdata(\procI|jump_program_counter_1 [9]),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\procI|Equal1~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|program_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|program_counter[9] .is_wysiwyg = "true";
defparam \procI|program_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N16
cycloneive_lcell_comb \procI|program_counter[8]~8 (
// Equation(s):
// \procI|program_counter[8]~8_combout  = (\procI|Equal2~1_combout  & (\procI|Add0~16_combout )) # (!\procI|Equal2~1_combout  & ((\procI|instruction [8])))

	.dataa(\procI|Equal2~1_combout ),
	.datab(\procI|Add0~16_combout ),
	.datac(gnd),
	.datad(\procI|instruction [8]),
	.cin(gnd),
	.combout(\procI|program_counter[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \procI|program_counter[8]~8 .lut_mask = 16'hDD88;
defparam \procI|program_counter[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N17
dffeas \procI|program_counter[8] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|program_counter[8]~8_combout ),
	.asdata(\procI|jump_program_counter_1 [8]),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\procI|Equal1~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|program_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|program_counter[8] .is_wysiwyg = "true";
defparam \procI|program_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N20
cycloneive_lcell_comb \procI|program_counter[7]~0 (
// Equation(s):
// \procI|program_counter[7]~0_combout  = (\procI|Equal2~1_combout  & (\procI|Add0~14_combout )) # (!\procI|Equal2~1_combout  & ((\procI|instruction [7])))

	.dataa(\procI|Add0~14_combout ),
	.datab(\procI|Equal2~1_combout ),
	.datac(gnd),
	.datad(\procI|instruction [7]),
	.cin(gnd),
	.combout(\procI|program_counter[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|program_counter[7]~0 .lut_mask = 16'hBB88;
defparam \procI|program_counter[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N21
dffeas \procI|program_counter[7] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|program_counter[7]~0_combout ),
	.asdata(\procI|jump_program_counter_1 [7]),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\procI|Equal1~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|program_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|program_counter[7] .is_wysiwyg = "true";
defparam \procI|program_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N30
cycloneive_lcell_comb \procI|program_counter[6]~1 (
// Equation(s):
// \procI|program_counter[6]~1_combout  = (\procI|Equal2~1_combout  & (\procI|Add0~12_combout )) # (!\procI|Equal2~1_combout  & ((\procI|instruction [6])))

	.dataa(\procI|Add0~12_combout ),
	.datab(\procI|Equal2~1_combout ),
	.datac(gnd),
	.datad(\procI|instruction [6]),
	.cin(gnd),
	.combout(\procI|program_counter[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|program_counter[6]~1 .lut_mask = 16'hBB88;
defparam \procI|program_counter[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N31
dffeas \procI|program_counter[6] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|program_counter[6]~1_combout ),
	.asdata(\procI|jump_program_counter_1 [6]),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\procI|Equal1~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|program_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|program_counter[6] .is_wysiwyg = "true";
defparam \procI|program_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N18
cycloneive_lcell_comb \procI|program_counter[4]~3 (
// Equation(s):
// \procI|program_counter[4]~3_combout  = (\procI|Equal2~1_combout  & (\procI|Add0~8_combout )) # (!\procI|Equal2~1_combout  & ((\procI|instruction [4])))

	.dataa(\procI|Equal2~1_combout ),
	.datab(\procI|Add0~8_combout ),
	.datac(gnd),
	.datad(\procI|instruction [4]),
	.cin(gnd),
	.combout(\procI|program_counter[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \procI|program_counter[4]~3 .lut_mask = 16'hDD88;
defparam \procI|program_counter[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N19
dffeas \procI|program_counter[4] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|program_counter[4]~3_combout ),
	.asdata(\procI|jump_program_counter_1 [4]),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\procI|Equal1~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|program_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|program_counter[4] .is_wysiwyg = "true";
defparam \procI|program_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N0
cycloneive_lcell_comb \procI|program_counter[3]~4 (
// Equation(s):
// \procI|program_counter[3]~4_combout  = (\procI|Equal2~1_combout  & ((\procI|Add0~6_combout ))) # (!\procI|Equal2~1_combout  & (\procI|instruction [3]))

	.dataa(\procI|Equal2~1_combout ),
	.datab(\procI|instruction [3]),
	.datac(gnd),
	.datad(\procI|Add0~6_combout ),
	.cin(gnd),
	.combout(\procI|program_counter[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \procI|program_counter[3]~4 .lut_mask = 16'hEE44;
defparam \procI|program_counter[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N1
dffeas \procI|program_counter[3] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|program_counter[3]~4_combout ),
	.asdata(\procI|jump_program_counter_1 [3]),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\procI|Equal1~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|program_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|program_counter[3] .is_wysiwyg = "true";
defparam \procI|program_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N12
cycloneive_lcell_comb \procI|program_counter[2]~5 (
// Equation(s):
// \procI|program_counter[2]~5_combout  = (\procI|Equal2~1_combout  & (\procI|Add0~4_combout )) # (!\procI|Equal2~1_combout  & ((\procI|instruction [2])))

	.dataa(\procI|Equal2~1_combout ),
	.datab(\procI|Add0~4_combout ),
	.datac(gnd),
	.datad(\procI|instruction [2]),
	.cin(gnd),
	.combout(\procI|program_counter[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \procI|program_counter[2]~5 .lut_mask = 16'hDD88;
defparam \procI|program_counter[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N13
dffeas \procI|program_counter[2] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|program_counter[2]~5_combout ),
	.asdata(\procI|jump_program_counter_1 [2]),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\procI|Equal1~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|program_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|program_counter[2] .is_wysiwyg = "true";
defparam \procI|program_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N24
cycloneive_lcell_comb \procI|program_counter[1]~6 (
// Equation(s):
// \procI|program_counter[1]~6_combout  = (\procI|Equal2~1_combout  & ((\procI|Add0~2_combout ))) # (!\procI|Equal2~1_combout  & (\procI|instruction [1]))

	.dataa(\procI|Equal2~1_combout ),
	.datab(\procI|instruction [1]),
	.datac(gnd),
	.datad(\procI|Add0~2_combout ),
	.cin(gnd),
	.combout(\procI|program_counter[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \procI|program_counter[1]~6 .lut_mask = 16'hEE44;
defparam \procI|program_counter[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N25
dffeas \procI|program_counter[1] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|program_counter[1]~6_combout ),
	.asdata(\procI|jump_program_counter_1 [1]),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\procI|Equal1~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|program_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|program_counter[1] .is_wysiwyg = "true";
defparam \procI|program_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N2
cycloneive_lcell_comb \procI|program_counter[0]~7 (
// Equation(s):
// \procI|program_counter[0]~7_combout  = (\procI|Equal2~1_combout  & (\procI|Add0~0_combout )) # (!\procI|Equal2~1_combout  & ((\procI|instruction [0])))

	.dataa(\procI|Equal2~1_combout ),
	.datab(\procI|Add0~0_combout ),
	.datac(gnd),
	.datad(\procI|instruction [0]),
	.cin(gnd),
	.combout(\procI|program_counter[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \procI|program_counter[0]~7 .lut_mask = 16'hDD88;
defparam \procI|program_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N3
dffeas \procI|program_counter[0] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|program_counter[0]~7_combout ),
	.asdata(\procI|jump_program_counter_1 [0]),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\procI|Equal1~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|program_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|program_counter[0] .is_wysiwyg = "true";
defparam \procI|program_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N8
cycloneive_lcell_comb \procI|Equal2~0 (
// Equation(s):
// \procI|Equal2~0_combout  = (\procI|instruction [12]) # (((\procI|instruction [13]) # (\procI|instruction [15])) # (!\procI|instruction [14]))

	.dataa(\procI|instruction [12]),
	.datab(\procI|instruction [14]),
	.datac(\procI|instruction [13]),
	.datad(\procI|instruction [15]),
	.cin(gnd),
	.combout(\procI|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Equal2~0 .lut_mask = 16'hFFFB;
defparam \procI|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N2
cycloneive_lcell_comb \procI|Equal2~1 (
// Equation(s):
// \procI|Equal2~1_combout  = (\procI|Equal2~0_combout ) # ((\procI|instruction [11]) # (\procI|instruction [10]))

	.dataa(\procI|Equal2~0_combout ),
	.datab(\procI|instruction [11]),
	.datac(gnd),
	.datad(\procI|instruction [10]),
	.cin(gnd),
	.combout(\procI|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Equal2~1 .lut_mask = 16'hFFEE;
defparam \procI|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N6
cycloneive_lcell_comb \procI|program_counter[5]~2 (
// Equation(s):
// \procI|program_counter[5]~2_combout  = (\procI|Equal2~1_combout  & (\procI|Add0~10_combout )) # (!\procI|Equal2~1_combout  & ((\procI|instruction [5])))

	.dataa(\procI|Equal2~1_combout ),
	.datab(\procI|Add0~10_combout ),
	.datac(gnd),
	.datad(\procI|instruction [5]),
	.cin(gnd),
	.combout(\procI|program_counter[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|program_counter[5]~2 .lut_mask = 16'hDD88;
defparam \procI|program_counter[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N7
dffeas \procI|program_counter[5] (
	.clk(!\slowClk~clkctrl_outclk ),
	.d(\procI|program_counter[5]~2_combout ),
	.asdata(\procI|jump_program_counter_1 [5]),
	.clrn(!\rstN~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\procI|Equal1~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\procI|program_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \procI|program_counter[5] .is_wysiwyg = "true";
defparam \procI|program_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N6
cycloneive_lcell_comb \procI|LessThan0~1 (
// Equation(s):
// \procI|LessThan0~1_combout  = (!\procI|program_counter [5] & (!\procI|program_counter [6] & !\procI|program_counter [7]))

	.dataa(gnd),
	.datab(\procI|program_counter [5]),
	.datac(\procI|program_counter [6]),
	.datad(\procI|program_counter [7]),
	.cin(gnd),
	.combout(\procI|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|LessThan0~1 .lut_mask = 16'h0003;
defparam \procI|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N10
cycloneive_lcell_comb \procI|Equal0~1 (
// Equation(s):
// \procI|Equal0~1_combout  = (\procI|program_counter [3] & (!\procI|program_counter [0] & (\procI|program_counter [1] & \procI|program_counter [2])))

	.dataa(\procI|program_counter [3]),
	.datab(\procI|program_counter [0]),
	.datac(\procI|program_counter [1]),
	.datad(\procI|program_counter [2]),
	.cin(gnd),
	.combout(\procI|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Equal0~1 .lut_mask = 16'h2000;
defparam \procI|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N0
cycloneive_lcell_comb \procI|Equal0~0 (
// Equation(s):
// \procI|Equal0~0_combout  = (!\procI|program_counter [6] & (\procI|program_counter [5] & (!\procI|program_counter [4] & !\procI|program_counter [7])))

	.dataa(\procI|program_counter [6]),
	.datab(\procI|program_counter [5]),
	.datac(\procI|program_counter [4]),
	.datad(\procI|program_counter [7]),
	.cin(gnd),
	.combout(\procI|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Equal0~0 .lut_mask = 16'h0004;
defparam \procI|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N4
cycloneive_lcell_comb \procI|Equal0~2 (
// Equation(s):
// \procI|Equal0~2_combout  = (\procI|Equal0~1_combout  & \procI|Equal0~0_combout )

	.dataa(\procI|Equal0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\procI|Equal0~0_combout ),
	.cin(gnd),
	.combout(\procI|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \procI|Equal0~2 .lut_mask = 16'hAA00;
defparam \procI|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
cycloneive_lcell_comb \procI|LessThan0~0 (
// Equation(s):
// \procI|LessThan0~0_combout  = ((!\procI|program_counter [2] & ((!\procI|program_counter [1]) # (!\procI|program_counter [0])))) # (!\procI|program_counter [4])

	.dataa(\procI|program_counter [2]),
	.datab(\procI|program_counter [0]),
	.datac(\procI|program_counter [1]),
	.datad(\procI|program_counter [4]),
	.cin(gnd),
	.combout(\procI|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|LessThan0~0 .lut_mask = 16'h15FF;
defparam \procI|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N8
cycloneive_lcell_comb \procI|led[0]~0 (
// Equation(s):
// \procI|led[0]~0_combout  = \procI|Equal0~2_combout  $ (((\procI|LessThan0~1_combout  & ((\procI|LessThan0~0_combout ) # (!\procI|program_counter [3])))))

	.dataa(\procI|LessThan0~1_combout ),
	.datab(\procI|Equal0~2_combout ),
	.datac(\procI|program_counter [3]),
	.datad(\procI|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\procI|led[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \procI|led[0]~0 .lut_mask = 16'h66C6;
defparam \procI|led[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \key[1]~input (
	.i(key[1]),
	.ibar(gnd),
	.o(\key[1]~input_o ));
// synopsys translate_off
defparam \key[1]~input .bus_hold = "false";
defparam \key[1]~input .simulate_z_as = "z";
// synopsys translate_on

assign led[0] = \led[0]~output_o ;

assign led[1] = \led[1]~output_o ;

assign led[2] = \led[2]~output_o ;

assign led[3] = \led[3]~output_o ;

assign led[4] = \led[4]~output_o ;

assign led[5] = \led[5]~output_o ;

assign led[6] = \led[6]~output_o ;

assign led[7] = \led[7]~output_o ;

assign dramCsN = \dramCsN~output_o ;

assign epcsCsN = \epcsCsN~output_o ;

assign gSensorCs = \gSensorCs~output_o ;

assign adcCsN = \adcCsN~output_o ;

endmodule
