// Seed: 3603571877
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    input id_3
);
  type_6(
      1 - id_3, id_0
  );
  logic id_4;
  assign id_0 = id_4;
endmodule
