begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2011 The FreeBSD Foundation  * Copyright (c) 2014 Andrew Turner  * All rights reserved.  *  * Developed by Damjan Marion<damjan.marion@gmail.com>  *  * Based on OMAP4 GIC code by Ben Gray  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  * 3. The name of the company nor the name of the author may be used to  *    endorse or promote products derived from this software without specific  *    prior written permission.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/ktr.h>
end_include

begin_include
include|#
directive|include
file|<sys/module.h>
end_include

begin_include
include|#
directive|include
file|<sys/rman.h>
end_include

begin_include
include|#
directive|include
file|<sys/pcpu.h>
end_include

begin_include
include|#
directive|include
file|<sys/proc.h>
end_include

begin_include
include|#
directive|include
file|<sys/cpuset.h>
end_include

begin_include
include|#
directive|include
file|<sys/lock.h>
end_include

begin_include
include|#
directive|include
file|<sys/mutex.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<machine/intr.h>
end_include

begin_include
include|#
directive|include
file|<machine/smp.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm.h>
end_include

begin_include
include|#
directive|include
file|<vm/pmap.h>
end_include

begin_include
include|#
directive|include
file|<arm64/arm64/gic.h>
end_include

begin_include
include|#
directive|include
file|"pic_if.h"
end_include

begin_comment
comment|/* We are using GICv2 register naming */
end_comment

begin_comment
comment|/* Distributor Registers */
end_comment

begin_define
define|#
directive|define
name|GICD_CTLR
value|0x000
end_define

begin_comment
comment|/* v1 ICDDCR */
end_comment

begin_define
define|#
directive|define
name|GICD_TYPER
value|0x004
end_define

begin_comment
comment|/* v1 ICDICTR */
end_comment

begin_define
define|#
directive|define
name|GICD_IIDR
value|0x008
end_define

begin_comment
comment|/* v1 ICDIIDR */
end_comment

begin_define
define|#
directive|define
name|GICD_IGROUPR
parameter_list|(
name|n
parameter_list|)
value|(0x0080 + ((n) * 4))
end_define

begin_comment
comment|/* v1 ICDISER */
end_comment

begin_define
define|#
directive|define
name|GICD_ISENABLER
parameter_list|(
name|n
parameter_list|)
value|(0x0100 + ((n) * 4))
end_define

begin_comment
comment|/* v1 ICDISER */
end_comment

begin_define
define|#
directive|define
name|GICD_ICENABLER
parameter_list|(
name|n
parameter_list|)
value|(0x0180 + ((n) * 4))
end_define

begin_comment
comment|/* v1 ICDICER */
end_comment

begin_define
define|#
directive|define
name|GICD_ISPENDR
parameter_list|(
name|n
parameter_list|)
value|(0x0200 + ((n) * 4))
end_define

begin_comment
comment|/* v1 ICDISPR */
end_comment

begin_define
define|#
directive|define
name|GICD_ICPENDR
parameter_list|(
name|n
parameter_list|)
value|(0x0280 + ((n) * 4))
end_define

begin_comment
comment|/* v1 ICDICPR */
end_comment

begin_define
define|#
directive|define
name|GICD_ICACTIVER
parameter_list|(
name|n
parameter_list|)
value|(0x0380 + ((n) * 4))
end_define

begin_comment
comment|/* v1 ICDABR */
end_comment

begin_define
define|#
directive|define
name|GICD_IPRIORITYR
parameter_list|(
name|n
parameter_list|)
value|(0x0400 + ((n) * 4))
end_define

begin_comment
comment|/* v1 ICDIPR */
end_comment

begin_define
define|#
directive|define
name|GICD_ITARGETSR
parameter_list|(
name|n
parameter_list|)
value|(0x0800 + ((n) * 4))
end_define

begin_comment
comment|/* v1 ICDIPTR */
end_comment

begin_define
define|#
directive|define
name|GICD_ICFGR
parameter_list|(
name|n
parameter_list|)
value|(0x0C00 + ((n) * 4))
end_define

begin_comment
comment|/* v1 ICDICFR */
end_comment

begin_define
define|#
directive|define
name|GICD_SGIR
parameter_list|(
name|n
parameter_list|)
value|(0x0F00 + ((n) * 4))
end_define

begin_comment
comment|/* v1 ICDSGIR */
end_comment

begin_define
define|#
directive|define
name|GICD_SGI_TARGET_SHIFT
value|16
end_define

begin_comment
comment|/* CPU Registers */
end_comment

begin_define
define|#
directive|define
name|GICC_CTLR
value|0x0000
end_define

begin_comment
comment|/* v1 ICCICR */
end_comment

begin_define
define|#
directive|define
name|GICC_PMR
value|0x0004
end_define

begin_comment
comment|/* v1 ICCPMR */
end_comment

begin_define
define|#
directive|define
name|GICC_BPR
value|0x0008
end_define

begin_comment
comment|/* v1 ICCBPR */
end_comment

begin_define
define|#
directive|define
name|GICC_IAR
value|0x000C
end_define

begin_comment
comment|/* v1 ICCIAR */
end_comment

begin_define
define|#
directive|define
name|GICC_EOIR
value|0x0010
end_define

begin_comment
comment|/* v1 ICCEOIR */
end_comment

begin_define
define|#
directive|define
name|GICC_RPR
value|0x0014
end_define

begin_comment
comment|/* v1 ICCRPR */
end_comment

begin_define
define|#
directive|define
name|GICC_HPPIR
value|0x0018
end_define

begin_comment
comment|/* v1 ICCHPIR */
end_comment

begin_define
define|#
directive|define
name|GICC_ABPR
value|0x001C
end_define

begin_comment
comment|/* v1 ICCABPR */
end_comment

begin_define
define|#
directive|define
name|GICC_IIDR
value|0x00FC
end_define

begin_comment
comment|/* v1 ICCIIDR*/
end_comment

begin_define
define|#
directive|define
name|GIC_FIRST_IPI
value|0
end_define

begin_comment
comment|/* Irqs 0-15 are SGIs/IPIs. */
end_comment

begin_define
define|#
directive|define
name|GIC_LAST_IPI
value|15
end_define

begin_define
define|#
directive|define
name|GIC_FIRST_PPI
value|16
end_define

begin_comment
comment|/* Irqs 16-31 are private (per */
end_comment

begin_define
define|#
directive|define
name|GIC_LAST_PPI
value|31
end_define

begin_comment
comment|/* core) peripheral interrupts. */
end_comment

begin_define
define|#
directive|define
name|GIC_FIRST_SPI
value|32
end_define

begin_comment
comment|/* Irqs 32+ are shared peripherals. */
end_comment

begin_comment
comment|/* TYPER Registers */
end_comment

begin_define
define|#
directive|define
name|GICD_TYPER_SECURITYEXT
value|0x400
end_define

begin_define
define|#
directive|define
name|GIC_SUPPORT_SECEXT
parameter_list|(
name|_sc
parameter_list|)
define|\
value|((_sc->typer& GICD_TYPER_SECURITYEXT) == GICD_TYPER_SECURITYEXT)
end_define

begin_comment
comment|/* First bit is a polarity bit (0 - low, 1 - high) */
end_comment

begin_define
define|#
directive|define
name|GICD_ICFGR_POL_LOW
value|(0<< 0)
end_define

begin_define
define|#
directive|define
name|GICD_ICFGR_POL_HIGH
value|(1<< 0)
end_define

begin_define
define|#
directive|define
name|GICD_ICFGR_POL_MASK
value|0x1
end_define

begin_comment
comment|/* Second bit is a trigger bit (0 - level, 1 - edge) */
end_comment

begin_define
define|#
directive|define
name|GICD_ICFGR_TRIG_LVL
value|(0<< 1)
end_define

begin_define
define|#
directive|define
name|GICD_ICFGR_TRIG_EDGE
value|(1<< 1)
end_define

begin_define
define|#
directive|define
name|GICD_ICFGR_TRIG_MASK
value|0x2
end_define

begin_decl_stmt
specifier|static
name|struct
name|resource_spec
name|arm_gic_spec
index|[]
init|=
block|{
block|{
name|SYS_RES_MEMORY
block|,
literal|0
block|,
name|RF_ACTIVE
block|}
block|,
comment|/* Distributor registers */
block|{
name|SYS_RES_MEMORY
block|,
literal|1
block|,
name|RF_ACTIVE
block|}
block|,
comment|/* CPU Interrupt Intf. registers */
block|{
operator|-
literal|1
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|u_int
name|arm_gic_map
index|[
name|MAXCPU
index|]
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|struct
name|arm_gic_softc
modifier|*
name|arm_gic_sc
init|=
name|NULL
decl_stmt|;
end_decl_stmt

begin_define
define|#
directive|define
name|gic_c_read_4
parameter_list|(
name|_sc
parameter_list|,
name|_reg
parameter_list|)
define|\
value|bus_space_read_4((_sc)->gic_c_bst, (_sc)->gic_c_bsh, (_reg))
end_define

begin_define
define|#
directive|define
name|gic_c_write_4
parameter_list|(
name|_sc
parameter_list|,
name|_reg
parameter_list|,
name|_val
parameter_list|)
define|\
value|bus_space_write_4((_sc)->gic_c_bst, (_sc)->gic_c_bsh, (_reg), (_val))
end_define

begin_define
define|#
directive|define
name|gic_d_read_4
parameter_list|(
name|_sc
parameter_list|,
name|_reg
parameter_list|)
define|\
value|bus_space_read_4((_sc)->gic_d_bst, (_sc)->gic_d_bsh, (_reg))
end_define

begin_define
define|#
directive|define
name|gic_d_write_4
parameter_list|(
name|_sc
parameter_list|,
name|_reg
parameter_list|,
name|_val
parameter_list|)
define|\
value|bus_space_write_4((_sc)->gic_d_bst, (_sc)->gic_d_bsh, (_reg), (_val))
end_define

begin_decl_stmt
specifier|static
name|pic_dispatch_t
name|gic_dispatch
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|pic_eoi_t
name|gic_eoi
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|pic_mask_t
name|gic_mask_irq
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|pic_unmask_t
name|gic_unmask_irq
decl_stmt|;
end_decl_stmt

begin_function
specifier|static
name|uint8_t
name|gic_cpu_mask
parameter_list|(
name|struct
name|arm_gic_softc
modifier|*
name|sc
parameter_list|)
block|{
name|uint32_t
name|mask
decl_stmt|;
name|int
name|i
decl_stmt|;
comment|/* Read the current cpuid mask by reading ITARGETSR{0..7} */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|8
condition|;
name|i
operator|++
control|)
block|{
name|mask
operator|=
name|gic_d_read_4
argument_list|(
name|sc
argument_list|,
name|GICD_ITARGETSR
argument_list|(
name|i
argument_list|)
argument_list|)
expr_stmt|;
if|if
condition|(
name|mask
operator|!=
literal|0
condition|)
break|break;
block|}
comment|/* No mask found, assume we are on CPU interface 0 */
if|if
condition|(
name|mask
operator|==
literal|0
condition|)
return|return
operator|(
literal|1
operator|)
return|;
comment|/* Collect the mask in the lower byte */
name|mask
operator||=
name|mask
operator|>>
literal|16
expr_stmt|;
name|mask
operator||=
name|mask
operator|>>
literal|8
expr_stmt|;
return|return
operator|(
name|mask
operator|)
return|;
block|}
end_function

begin_ifdef
ifdef|#
directive|ifdef
name|SMP
end_ifdef

begin_function
specifier|static
name|void
name|gic_init_secondary
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|arm_gic_softc
modifier|*
name|sc
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|int
name|i
decl_stmt|;
comment|/* Set the mask so we can find this CPU to send it IPIs */
name|arm_gic_map
index|[
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
index|]
operator|=
name|gic_cpu_mask
argument_list|(
name|sc
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|sc
operator|->
name|nirqs
condition|;
name|i
operator|+=
literal|4
control|)
name|gic_d_write_4
argument_list|(
name|sc
argument_list|,
name|GICD_IPRIORITYR
argument_list|(
name|i
operator|>>
literal|2
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Set all the interrupts to be in Group 0 (secure) */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|GIC_SUPPORT_SECEXT
argument_list|(
name|sc
argument_list|)
operator|&&
name|i
operator|<
name|sc
operator|->
name|nirqs
condition|;
name|i
operator|+=
literal|32
control|)
block|{
name|gic_d_write_4
argument_list|(
name|sc
argument_list|,
name|GICD_IGROUPR
argument_list|(
name|i
operator|>>
literal|5
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
comment|/* Enable CPU interface */
name|gic_c_write_4
argument_list|(
name|sc
argument_list|,
name|GICC_CTLR
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* Set priority mask register. */
name|gic_c_write_4
argument_list|(
name|sc
argument_list|,
name|GICC_PMR
argument_list|,
literal|0xff
argument_list|)
expr_stmt|;
comment|/* Enable interrupt distribution */
name|gic_d_write_4
argument_list|(
name|sc
argument_list|,
name|GICD_CTLR
argument_list|,
literal|0x01
argument_list|)
expr_stmt|;
comment|/* 	 * Activate the timer interrupts: virtual, secure, and non-secure. 	 */
name|gic_d_write_4
argument_list|(
name|sc
argument_list|,
name|GICD_ISENABLER
argument_list|(
literal|27
operator|>>
literal|5
argument_list|)
argument_list|,
operator|(
literal|1UL
operator|<<
operator|(
literal|27
operator|&
literal|0x1F
operator|)
operator|)
argument_list|)
expr_stmt|;
name|gic_d_write_4
argument_list|(
name|sc
argument_list|,
name|GICD_ISENABLER
argument_list|(
literal|29
operator|>>
literal|5
argument_list|)
argument_list|,
operator|(
literal|1UL
operator|<<
operator|(
literal|29
operator|&
literal|0x1F
operator|)
operator|)
argument_list|)
expr_stmt|;
name|gic_d_write_4
argument_list|(
name|sc
argument_list|,
name|GICD_ISENABLER
argument_list|(
literal|30
operator|>>
literal|5
argument_list|)
argument_list|,
operator|(
literal|1UL
operator|<<
operator|(
literal|30
operator|&
literal|0x1F
operator|)
operator|)
argument_list|)
expr_stmt|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_function
name|int
name|arm_gic_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|arm_gic_softc
modifier|*
name|sc
decl_stmt|;
name|int
name|i
decl_stmt|;
name|uint32_t
name|icciidr
decl_stmt|,
name|mask
decl_stmt|;
if|if
condition|(
name|arm_gic_sc
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
name|bus_alloc_resources
argument_list|(
name|dev
argument_list|,
name|arm_gic_spec
argument_list|,
name|sc
operator|->
name|gic_res
argument_list|)
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"could not allocate resources\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
name|sc
operator|->
name|gic_dev
operator|=
name|dev
expr_stmt|;
name|arm_gic_sc
operator|=
name|sc
expr_stmt|;
comment|/* Initialize mutex */
name|mtx_init
argument_list|(
operator|&
name|sc
operator|->
name|mutex
argument_list|,
literal|"GIC lock"
argument_list|,
literal|""
argument_list|,
name|MTX_SPIN
argument_list|)
expr_stmt|;
comment|/* Distributor Interface */
name|sc
operator|->
name|gic_d_bst
operator|=
name|rman_get_bustag
argument_list|(
name|sc
operator|->
name|gic_res
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
name|sc
operator|->
name|gic_d_bsh
operator|=
name|rman_get_bushandle
argument_list|(
name|sc
operator|->
name|gic_res
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
comment|/* CPU Interface */
name|sc
operator|->
name|gic_c_bst
operator|=
name|rman_get_bustag
argument_list|(
name|sc
operator|->
name|gic_res
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
name|sc
operator|->
name|gic_c_bsh
operator|=
name|rman_get_bushandle
argument_list|(
name|sc
operator|->
name|gic_res
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
comment|/* Disable interrupt forwarding to the CPU interface */
name|gic_d_write_4
argument_list|(
name|sc
argument_list|,
name|GICD_CTLR
argument_list|,
literal|0x00
argument_list|)
expr_stmt|;
comment|/* Get the number of interrupts */
name|sc
operator|->
name|typer
operator|=
name|gic_d_read_4
argument_list|(
name|sc
argument_list|,
name|GICD_TYPER
argument_list|)
expr_stmt|;
name|sc
operator|->
name|nirqs
operator|=
literal|32
operator|*
operator|(
operator|(
name|sc
operator|->
name|typer
operator|&
literal|0x1f
operator|)
operator|+
literal|1
operator|)
expr_stmt|;
name|arm_register_root_pic
argument_list|(
name|dev
argument_list|,
name|sc
operator|->
name|nirqs
argument_list|)
expr_stmt|;
name|icciidr
operator|=
name|gic_c_read_4
argument_list|(
name|sc
argument_list|,
name|GICC_IIDR
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"pn 0x%x, arch 0x%x, rev 0x%x, implementer 0x%x irqs %u\n"
argument_list|,
name|icciidr
operator|>>
literal|20
argument_list|,
operator|(
name|icciidr
operator|>>
literal|16
operator|)
operator|&
literal|0xF
argument_list|,
operator|(
name|icciidr
operator|>>
literal|12
operator|)
operator|&
literal|0xf
argument_list|,
operator|(
name|icciidr
operator|&
literal|0xfff
operator|)
argument_list|,
name|sc
operator|->
name|nirqs
argument_list|)
expr_stmt|;
comment|/* Set all global interrupts to be level triggered, active low. */
for|for
control|(
name|i
operator|=
literal|32
init|;
name|i
operator|<
name|sc
operator|->
name|nirqs
condition|;
name|i
operator|+=
literal|16
control|)
block|{
name|gic_d_write_4
argument_list|(
name|sc
argument_list|,
name|GICD_ICFGR
argument_list|(
name|i
operator|>>
literal|4
argument_list|)
argument_list|,
literal|0x00000000
argument_list|)
expr_stmt|;
block|}
comment|/* Disable all interrupts. */
for|for
control|(
name|i
operator|=
literal|32
init|;
name|i
operator|<
name|sc
operator|->
name|nirqs
condition|;
name|i
operator|+=
literal|32
control|)
block|{
name|gic_d_write_4
argument_list|(
name|sc
argument_list|,
name|GICD_ICENABLER
argument_list|(
name|i
operator|>>
literal|5
argument_list|)
argument_list|,
literal|0xFFFFFFFF
argument_list|)
expr_stmt|;
block|}
comment|/* Find the current cpu mask */
name|mask
operator|=
name|gic_cpu_mask
argument_list|(
name|sc
argument_list|)
expr_stmt|;
comment|/* Set the mask so we can find this CPU to send it IPIs */
name|arm_gic_map
index|[
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
index|]
operator|=
name|mask
expr_stmt|;
comment|/* Set all four targets to this cpu */
name|mask
operator||=
name|mask
operator|<<
literal|8
expr_stmt|;
name|mask
operator||=
name|mask
operator|<<
literal|16
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|sc
operator|->
name|nirqs
condition|;
name|i
operator|+=
literal|4
control|)
block|{
name|gic_d_write_4
argument_list|(
name|sc
argument_list|,
name|GICD_IPRIORITYR
argument_list|(
name|i
operator|>>
literal|2
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
if|if
condition|(
name|i
operator|>
literal|32
condition|)
block|{
name|gic_d_write_4
argument_list|(
name|sc
argument_list|,
name|GICD_ITARGETSR
argument_list|(
name|i
operator|>>
literal|2
argument_list|)
argument_list|,
name|mask
argument_list|)
expr_stmt|;
block|}
block|}
comment|/* Set all the interrupts to be in Group 0 (secure) */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|GIC_SUPPORT_SECEXT
argument_list|(
name|sc
argument_list|)
operator|&&
name|i
operator|<
name|sc
operator|->
name|nirqs
condition|;
name|i
operator|+=
literal|32
control|)
block|{
name|gic_d_write_4
argument_list|(
name|sc
argument_list|,
name|GICD_IGROUPR
argument_list|(
name|i
operator|>>
literal|5
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
comment|/* Enable CPU interface */
name|gic_c_write_4
argument_list|(
name|sc
argument_list|,
name|GICC_CTLR
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* Set priority mask register. */
name|gic_c_write_4
argument_list|(
name|sc
argument_list|,
name|GICC_PMR
argument_list|,
literal|0xff
argument_list|)
expr_stmt|;
comment|/* Enable interrupt distribution */
name|gic_d_write_4
argument_list|(
name|sc
argument_list|,
name|GICD_CTLR
argument_list|,
literal|0x01
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|gic_dispatch
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|struct
name|trapframe
modifier|*
name|frame
parameter_list|)
block|{
name|struct
name|arm_gic_softc
modifier|*
name|sc
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|uint32_t
name|active_irq
decl_stmt|;
name|int
name|first
init|=
literal|1
decl_stmt|;
while|while
condition|(
literal|1
condition|)
block|{
name|active_irq
operator|=
name|gic_c_read_4
argument_list|(
name|sc
argument_list|,
name|GICC_IAR
argument_list|)
expr_stmt|;
comment|/* 		 * Immediatly EOIR the SGIs, because doing so requires the other 		 * bits (ie CPU number), not just the IRQ number, and we do not 		 * have this information later. 		 */
if|if
condition|(
operator|(
name|active_irq
operator|&
literal|0x3ff
operator|)
operator|<=
name|GIC_LAST_IPI
condition|)
name|gic_c_write_4
argument_list|(
name|sc
argument_list|,
name|GICC_EOIR
argument_list|,
name|active_irq
argument_list|)
expr_stmt|;
name|active_irq
operator|&=
literal|0x3FF
expr_stmt|;
if|if
condition|(
name|active_irq
operator|==
literal|0x3FF
condition|)
block|{
if|if
condition|(
name|first
condition|)
name|printf
argument_list|(
literal|"Spurious interrupt detected\n"
argument_list|)
expr_stmt|;
return|return;
block|}
name|arm_dispatch_intr
argument_list|(
name|active_irq
argument_list|,
name|frame
argument_list|)
expr_stmt|;
name|first
operator|=
literal|0
expr_stmt|;
block|}
block|}
end_function

begin_function
specifier|static
name|void
name|gic_eoi
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|u_int
name|irq
parameter_list|)
block|{
name|struct
name|arm_gic_softc
modifier|*
name|sc
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|gic_c_write_4
argument_list|(
name|sc
argument_list|,
name|GICC_EOIR
argument_list|,
name|irq
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|gic_mask_irq
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|u_int
name|irq
parameter_list|)
block|{
name|struct
name|arm_gic_softc
modifier|*
name|sc
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|gic_d_write_4
argument_list|(
name|sc
argument_list|,
name|GICD_ICENABLER
argument_list|(
name|irq
operator|>>
literal|5
argument_list|)
argument_list|,
operator|(
literal|1UL
operator|<<
operator|(
name|irq
operator|&
literal|0x1F
operator|)
operator|)
argument_list|)
expr_stmt|;
name|gic_c_write_4
argument_list|(
name|sc
argument_list|,
name|GICC_EOIR
argument_list|,
name|irq
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|gic_unmask_irq
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|u_int
name|irq
parameter_list|)
block|{
name|struct
name|arm_gic_softc
modifier|*
name|sc
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|gic_d_write_4
argument_list|(
name|sc
argument_list|,
name|GICD_ISENABLER
argument_list|(
name|irq
operator|>>
literal|5
argument_list|)
argument_list|,
operator|(
literal|1UL
operator|<<
operator|(
name|irq
operator|&
literal|0x1F
operator|)
operator|)
argument_list|)
expr_stmt|;
block|}
end_function

begin_ifdef
ifdef|#
directive|ifdef
name|SMP
end_ifdef

begin_function
specifier|static
name|void
name|gic_ipi_send
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|cpuset_t
name|cpus
parameter_list|,
name|u_int
name|ipi
parameter_list|)
block|{
name|struct
name|arm_gic_softc
modifier|*
name|sc
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|uint32_t
name|val
init|=
literal|0
decl_stmt|,
name|i
decl_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MAXCPU
condition|;
name|i
operator|++
control|)
if|if
condition|(
name|CPU_ISSET
argument_list|(
name|i
argument_list|,
operator|&
name|cpus
argument_list|)
condition|)
name|val
operator||=
name|arm_gic_map
index|[
name|i
index|]
operator|<<
name|GICD_SGI_TARGET_SHIFT
expr_stmt|;
name|gic_d_write_4
argument_list|(
name|sc
argument_list|,
name|GICD_SGIR
argument_list|(
literal|0
argument_list|)
argument_list|,
name|val
operator||
name|ipi
argument_list|)
expr_stmt|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|static
name|device_method_t
name|arm_gic_methods
index|[]
init|=
block|{
comment|/* Device interface */
name|DEVMETHOD
argument_list|(
name|device_attach
argument_list|,
name|arm_gic_attach
argument_list|)
block|,
comment|/* pic_if */
name|DEVMETHOD
argument_list|(
name|pic_dispatch
argument_list|,
name|gic_dispatch
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|pic_eoi
argument_list|,
name|gic_eoi
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|pic_mask
argument_list|,
name|gic_mask_irq
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|pic_unmask
argument_list|,
name|gic_unmask_irq
argument_list|)
block|,
ifdef|#
directive|ifdef
name|SMP
name|DEVMETHOD
argument_list|(
name|pic_init_secondary
argument_list|,
name|gic_init_secondary
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|pic_ipi_send
argument_list|,
name|gic_ipi_send
argument_list|)
block|,
endif|#
directive|endif
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|DEFINE_CLASS_0
argument_list|(
name|gic
argument_list|,
name|arm_gic_driver
argument_list|,
name|arm_gic_methods
argument_list|,
sizeof|sizeof
argument_list|(
expr|struct
name|arm_gic_softc
argument_list|)
argument_list|)
expr_stmt|;
end_expr_stmt

begin_define
define|#
directive|define
name|GICV2M_MSI_TYPER
value|0x008
end_define

begin_define
define|#
directive|define
name|MSI_TYPER_SPI_BASE
parameter_list|(
name|x
parameter_list|)
value|(((x)>> 16)& 0x3ff)
end_define

begin_define
define|#
directive|define
name|MSI_TYPER_SPI_COUNT
parameter_list|(
name|x
parameter_list|)
value|(((x)>> 0)& 0x3ff)
end_define

begin_define
define|#
directive|define
name|GICv2M_MSI_SETSPI_NS
value|0x040
end_define

begin_define
define|#
directive|define
name|GICV2M_MSI_IIDR
value|0xFCC
end_define

begin_function
specifier|static
name|int
name|gicv2m_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|gicv2m_softc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|typer
decl_stmt|;
name|int
name|rid
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|rid
operator|=
literal|0
expr_stmt|;
name|sc
operator|->
name|sc_mem
operator|=
name|bus_alloc_resource_any
argument_list|(
name|dev
argument_list|,
name|SYS_RES_MEMORY
argument_list|,
operator|&
name|rid
argument_list|,
name|RF_ACTIVE
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|sc_mem
operator|==
name|NULL
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"Unable to allocate resources\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
name|typer
operator|=
name|bus_read_4
argument_list|(
name|sc
operator|->
name|sc_mem
argument_list|,
name|GICV2M_MSI_TYPER
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_spi_start
operator|=
name|MSI_TYPER_SPI_BASE
argument_list|(
name|typer
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_spi_count
operator|=
name|MSI_TYPER_SPI_COUNT
argument_list|(
name|typer
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"using spi %u to %u\n"
argument_list|,
name|sc
operator|->
name|sc_spi_start
argument_list|,
name|sc
operator|->
name|sc_spi_start
operator|+
name|sc
operator|->
name|sc_spi_count
operator|-
literal|1
argument_list|)
expr_stmt|;
name|mtx_init
argument_list|(
operator|&
name|sc
operator|->
name|sc_mutex
argument_list|,
literal|"GICv2m lock"
argument_list|,
literal|""
argument_list|,
name|MTX_DEF
argument_list|)
expr_stmt|;
name|arm_register_msi_pic
argument_list|(
name|dev
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|gicv2m_alloc_msix
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|device_t
name|pci_dev
parameter_list|,
name|int
modifier|*
name|pirq
parameter_list|)
block|{
name|struct
name|arm_gic_softc
modifier|*
name|psc
decl_stmt|;
name|struct
name|gicv2m_softc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|reg
decl_stmt|;
name|int
name|irq
decl_stmt|;
name|psc
operator|=
name|device_get_softc
argument_list|(
name|device_get_parent
argument_list|(
name|dev
argument_list|)
argument_list|)
expr_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|mtx_lock
argument_list|(
operator|&
name|sc
operator|->
name|sc_mutex
argument_list|)
expr_stmt|;
comment|/* Find an unused interrupt */
name|KASSERT
argument_list|(
name|sc
operator|->
name|sc_spi_offset
operator|<
name|sc
operator|->
name|sc_spi_count
argument_list|,
operator|(
literal|"No free SPIs"
operator|)
argument_list|)
expr_stmt|;
name|irq
operator|=
name|sc
operator|->
name|sc_spi_start
operator|+
name|sc
operator|->
name|sc_spi_offset
expr_stmt|;
name|sc
operator|->
name|sc_spi_offset
operator|++
expr_stmt|;
comment|/* Interrupts need to be edge triggered, set this */
name|reg
operator|=
name|gic_d_read_4
argument_list|(
name|psc
argument_list|,
name|GICD_ICFGR
argument_list|(
name|irq
operator|>>
literal|4
argument_list|)
argument_list|)
expr_stmt|;
name|reg
operator||=
operator|(
name|GICD_ICFGR_TRIG_EDGE
operator||
name|GICD_ICFGR_POL_HIGH
operator|)
operator|<<
operator|(
operator|(
name|irq
operator|&
literal|0xf
operator|)
operator|*
literal|2
operator|)
expr_stmt|;
name|gic_d_write_4
argument_list|(
name|psc
argument_list|,
name|GICD_ICFGR
argument_list|(
name|irq
operator|>>
literal|4
argument_list|)
argument_list|,
name|reg
argument_list|)
expr_stmt|;
operator|*
name|pirq
operator|=
name|irq
expr_stmt|;
name|mtx_unlock
argument_list|(
operator|&
name|sc
operator|->
name|sc_mutex
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|gicv2m_alloc_msi
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|device_t
name|pci_dev
parameter_list|,
name|int
name|count
parameter_list|,
name|int
modifier|*
name|irqs
parameter_list|)
block|{
name|struct
name|arm_gic_softc
modifier|*
name|psc
decl_stmt|;
name|struct
name|gicv2m_softc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|reg
decl_stmt|;
name|int
name|i
decl_stmt|,
name|irq
decl_stmt|;
name|psc
operator|=
name|device_get_softc
argument_list|(
name|device_get_parent
argument_list|(
name|dev
argument_list|)
argument_list|)
expr_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|mtx_lock
argument_list|(
operator|&
name|sc
operator|->
name|sc_mutex
argument_list|)
expr_stmt|;
name|KASSERT
argument_list|(
name|sc
operator|->
name|sc_spi_offset
operator|+
name|count
operator|<=
name|sc
operator|->
name|sc_spi_count
argument_list|,
operator|(
literal|"No free SPIs for %d MSI interrupts"
operator|,
name|count
operator|)
argument_list|)
expr_stmt|;
comment|/* Find an unused interrupt */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|count
condition|;
name|i
operator|++
control|)
block|{
name|irq
operator|=
name|sc
operator|->
name|sc_spi_start
operator|+
name|sc
operator|->
name|sc_spi_offset
expr_stmt|;
name|sc
operator|->
name|sc_spi_offset
operator|++
expr_stmt|;
comment|/* Interrupts need to be edge triggered, set this */
name|reg
operator|=
name|gic_d_read_4
argument_list|(
name|psc
argument_list|,
name|GICD_ICFGR
argument_list|(
name|irq
operator|>>
literal|4
argument_list|)
argument_list|)
expr_stmt|;
name|reg
operator||=
operator|(
name|GICD_ICFGR_TRIG_EDGE
operator||
name|GICD_ICFGR_POL_HIGH
operator|)
operator|<<
operator|(
operator|(
name|irq
operator|&
literal|0xf
operator|)
operator|*
literal|2
operator|)
expr_stmt|;
name|gic_d_write_4
argument_list|(
name|psc
argument_list|,
name|GICD_ICFGR
argument_list|(
name|irq
operator|>>
literal|4
argument_list|)
argument_list|,
name|reg
argument_list|)
expr_stmt|;
name|irqs
index|[
name|i
index|]
operator|=
name|irq
expr_stmt|;
block|}
name|mtx_unlock
argument_list|(
operator|&
name|sc
operator|->
name|sc_mutex
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|gicv2m_map_msi
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|device_t
name|pci_dev
parameter_list|,
name|int
name|irq
parameter_list|,
name|uint64_t
modifier|*
name|addr
parameter_list|,
name|uint32_t
modifier|*
name|data
parameter_list|)
block|{
name|struct
name|gicv2m_softc
modifier|*
name|sc
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
operator|*
name|addr
operator|=
name|vtophys
argument_list|(
name|rman_get_virtual
argument_list|(
name|sc
operator|->
name|sc_mem
argument_list|)
argument_list|)
operator|+
literal|0x40
expr_stmt|;
operator|*
name|data
operator|=
name|irq
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_decl_stmt
specifier|static
name|device_method_t
name|arm_gicv2m_methods
index|[]
init|=
block|{
comment|/* Device interface */
name|DEVMETHOD
argument_list|(
name|device_attach
argument_list|,
name|gicv2m_attach
argument_list|)
block|,
comment|/* MSI/MSI-X */
name|DEVMETHOD
argument_list|(
name|pic_alloc_msix
argument_list|,
name|gicv2m_alloc_msix
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|pic_alloc_msi
argument_list|,
name|gicv2m_alloc_msi
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|pic_map_msi
argument_list|,
name|gicv2m_map_msi
argument_list|)
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|DEFINE_CLASS_0
argument_list|(
name|gicv2m
argument_list|,
name|arm_gicv2m_driver
argument_list|,
name|arm_gicv2m_methods
argument_list|,
sizeof|sizeof
argument_list|(
expr|struct
name|gicv2m_softc
argument_list|)
argument_list|)
expr_stmt|;
end_expr_stmt

end_unit

