{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 23:58:58 2019 " "Info: Processing started: Thu May 16 23:58:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proj_Hardware -c Proj_Hardware --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Proj_Hardware -c Proj_Hardware --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Info: Found entity 1: div" {  } { { "div.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/div.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mult.v(27) " "Warning (10268): Verilog HDL information at mult.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "mult.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mult.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Info: Found entity 1: mult" {  } { { "mult.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mult.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Info: Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/sign_extend.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_f_h_or_b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_f_h_or_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_f_h_or_b " "Info: Found entity 1: mux_f_h_or_b" {  } { { "mux_f_h_or_b.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_f_h_or_b.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_alusrca.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_alusrca.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aluSrcA " "Info: Found entity 1: mux_aluSrcA" {  } { { "mux_aluSrcA.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_aluSrcA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_alusrcb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_alusrcb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aluSrcB " "Info: Found entity 1: mux_aluSrcB" {  } { { "mux_aluSrcB.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_aluSrcB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_iord.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_iord.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iOrD " "Info: Found entity 1: mux_iOrD" {  } { { "mux_iOrD.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_iOrD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_regdst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_regdst.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_regDst " "Info: Found entity 1: mux_regDst" {  } { { "mux_regDst.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_regDst.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_memtoreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_memtoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_memToReg " "Info: Found entity 1: mux_memToReg" {  } { { "mux_memToReg.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_memToReg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_pcsrc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_pcsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pcSrc " "Info: Found entity 1: mux_pcSrc" {  } { { "mux_pcSrc.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_pcSrc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_left2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left2 " "Info: Found entity 1: shift_left2" {  } { { "shift_left2.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/shift_left2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_left16.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left16 " "Info: Found entity 1: shift_left16" {  } { { "shift_left16.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/shift_left16.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_leftjump.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_leftjump.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_leftJump " "Info: Found entity 1: shift_leftJump" {  } { { "shift_leftJump.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/shift_leftJump.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concat_25_0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file concat_25_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 concat_25_0 " "Info: Found entity 1: concat_25_0" {  } { { "concat_25_0.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/concat_25_0.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend26_32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sign_extend26_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend26_32 " "Info: Found entity 1: sign_extend26_32" {  } { { "sign_extend26_32.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/sign_extend26_32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_dr2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_dr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dr2 " "Info: Found entity 1: mux_dr2" {  } { { "mux_dr2.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_dr2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_store_f_h_or_b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_store_f_h_or_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_store_f_h_or_b " "Info: Found entity 1: mux_store_f_h_or_b" {  } { { "mux_store_f_h_or_b.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_store_f_h_or_b.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset Reset UnidadeControle.v(5) " "Info (10281): Verilog HDL Declaration information at UnidadeControle.v(5): object \"reset\" differs only in case from object \"Reset\" in the same scope" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file unidadecontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Info: Found entity 1: UnidadeControle" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AluSrcA ALUSrcA VCPU.sv(61) " "Info (10281): Verilog HDL Declaration information at VCPU.sv(61): object \"AluSrcA\" differs only in case from object \"ALUSrcA\" in the same scope" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AluSrcB ALUSrcB VCPU.sv(65) " "Info (10281): Verilog HDL Declaration information at VCPU.sv(65): object \"AluSrcB\" differs only in case from object \"ALUSrcB\" in the same scope" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vcpu.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file vcpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VCPU " "Info: Found entity 1: VCPU" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_bwd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_bwd.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_BWD " "Info: Found entity 1: mux_BWD" {  } { { "mux_BWD.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_BWD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_memwd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_memwd.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_memWD " "Info: Found entity 1: mux_memWD" {  } { { "mux_memWD.V" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_memWD.V" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_pccond.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_pccond.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pccond " "Info: Found entity 1: mux_pccond" {  } { { "mux_pccond.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_pccond.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2inputs.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_2inputs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2inputs " "Info: Found entity 1: mux_2inputs" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "VCPU " "Info: Elaborating entity \"VCPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle UnidadeControle:CtrlUnit " "Info: Elaborating entity \"UnidadeControle\" for hierarchy \"UnidadeControle:CtrlUnit\"" {  } { { "VCPU.sv" "CtrlUnit" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 177 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DR1 UnidadeControle.v(25) " "Warning (10034): Output port \"DR1\" at UnidadeControle.v(25) has no driver" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DR2 UnidadeControle.v(26) " "Warning (10034): Output port \"DR2\" at UnidadeControle.v(26) has no driver" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Low UnidadeControle.v(27) " "Warning (10034): Output port \"Low\" at UnidadeControle.v(27) has no driver" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "High UnidadeControle.v(28) " "Warning (10034): Output port \"High\" at UnidadeControle.v(28) has no driver" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LowReg UnidadeControle.v(41) " "Warning (10034): Output port \"LowReg\" at UnidadeControle.v(41) has no driver" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HighReg UnidadeControle.v(42) " "Warning (10034): Output port \"HighReg\" at UnidadeControle.v(42) has no driver" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2inputs mux_2inputs:ALUorMemMux " "Info: Elaborating entity \"mux_2inputs\" for hierarchy \"mux_2inputs:ALUorMemMux\"" {  } { { "VCPU.sv" "ALUorMemMux" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 186 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux_2inputs.sv(10) " "Warning (10270): Verilog HDL Case Statement warning at mux_2inputs.sv(10): incomplete case statement has no default case item" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outputA mux_2inputs.sv(10) " "Warning (10240): Verilog HDL Always Construct warning at mux_2inputs.sv(10): inferring latch(es) for variable \"outputA\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[0\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[0\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[1\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[1\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[2\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[2\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[3\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[3\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[4\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[4\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[5\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[5\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[6\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[6\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[7\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[7\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[8\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[8\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[9\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[9\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[10\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[10\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[11\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[11\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[12\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[12\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[13\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[13\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[14\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[14\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[15\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[15\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[16\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[16\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[17\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[17\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[18\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[18\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[19\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[19\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[20\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[20\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[21\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[21\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[22\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[22\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[23\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[23\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[24\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[24\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[25\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[25\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[26\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[26\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[27\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[27\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[28\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[28\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[29\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[29\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[30\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[30\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[31\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[31\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pccond mux_pccond:MuxPCCond " "Info: Elaborating entity \"mux_pccond\" for hierarchy \"mux_pccond:MuxPCCond\"" {  } { { "VCPU.sv" "MuxPCCond" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 193 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:PC " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:PC\"" {  } { { "VCPU.sv" "PC" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 201 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iOrD mux_iOrD:IorDMux " "Info: Elaborating entity \"mux_iOrD\" for hierarchy \"mux_iOrD:IorDMux\"" {  } { { "VCPU.sv" "IorDMux" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 214 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_BWD mux_BWD:BWDMux " "Info: Elaborating entity \"mux_BWD\" for hierarchy \"mux_BWD:BWDMux\"" {  } { { "VCPU.sv" "BWDMux" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 231 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:Mem " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:Mem\"" {  } { { "VCPU.sv" "Mem" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 241 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:Mem\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:Mem\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:Mem\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Mem\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:Mem\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:Mem\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 241 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram Memoria:Mem\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:Mem\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:Mem\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:Mem\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2a1 " "Info: Found entity 1: altsyncram_g2a1" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2a1 Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated " "Info: Elaborating entity \"altsyncram_g2a1\" for hierarchy \"Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 4 instrucoes.mif " "Critical Warning: Memory depth (256) in the design file differs from memory depth (4) in the Memory Initialization File \"instrucoes.mif\" -- setting initial value for remaining addresses to 0" {  } { { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } }  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_memWD mux_memWD:memWDMux " "Info: Elaborating entity \"mux_memWD\" for hierarchy \"mux_memWD:memWDMux\"" {  } { { "VCPU.sv" "memWDMux" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 247 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:IR " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:IR\"" {  } { { "VCPU.sv" "IR" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 266 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_regDst mux_regDst:RegDSTMux " "Info: Elaborating entity \"mux_regDst\" for hierarchy \"mux_regDst:RegDSTMux\"" {  } { { "VCPU.sv" "RegDSTMux" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 273 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_memToReg mux_memToReg:MemToRegMux " "Info: Elaborating entity \"mux_memToReg\" for hierarchy \"mux_memToReg:MemToRegMux\"" {  } { { "VCPU.sv" "MemToRegMux" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 288 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:registers " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:registers\"" {  } { { "VCPU.sv" "registers" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 300 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_aluSrcA mux_aluSrcA:ALUSrcA " "Info: Elaborating entity \"mux_aluSrcA\" for hierarchy \"mux_aluSrcA:ALUSrcA\"" {  } { { "VCPU.sv" "ALUSrcA" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 324 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_aluSrcB mux_aluSrcB:ALUSrcB " "Info: Elaborating entity \"mux_aluSrcB\" for hierarchy \"mux_aluSrcB:ALUSrcB\"" {  } { { "VCPU.sv" "ALUSrcB" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 333 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:ALU " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:ALU\"" {  } { { "VCPU.sv" "ALU" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 346 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pcSrc mux_pcSrc:pcSrcMux " "Info: Elaborating entity \"mux_pcSrc\" for hierarchy \"mux_pcSrc:pcSrcMux\"" {  } { { "VCPU.sv" "pcSrcMux" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 363 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend26_32 sign_extend26_32:SE26_32 " "Info: Elaborating entity \"sign_extend26_32\" for hierarchy \"sign_extend26_32:SE26_32\"" {  } { { "VCPU.sv" "SE26_32" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 368 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_leftJump shift_leftJump:SLJump " "Info: Elaborating entity \"shift_leftJump\" for hierarchy \"shift_leftJump:SLJump\"" {  } { { "VCPU.sv" "SLJump" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 374 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dr2 mux_dr2:DR2Mux " "Info: Elaborating entity \"mux_dr2\" for hierarchy \"mux_dr2:DR2Mux\"" {  } { { "VCPU.sv" "DR2Mux" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 388 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDesloc RegDesloc:DesReg " "Info: Elaborating entity \"RegDesloc\" for hierarchy \"RegDesloc:DesReg\"" {  } { { "VCPU.sv" "DesReg" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 397 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RegDesloc.vhd(1072) " "Warning (10492): VHDL Process Statement warning at RegDesloc.vhd(1072): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/RegDesloc.vhd" 1072 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:USExtMux " "Info: Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:USExtMux\"" {  } { { "VCPU.sv" "USExtMux" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 403 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left2 shift_left2:SL2 " "Info: Elaborating entity \"shift_left2\" for hierarchy \"shift_left2:SL2\"" {  } { { "VCPU.sv" "SL2" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 408 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left16 shift_left16:SL16 " "Info: Elaborating entity \"shift_left16\" for hierarchy \"shift_left16:SL16\"" {  } { { "VCPU.sv" "SL16" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 413 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:DIVOp " "Info: Elaborating entity \"div\" for hierarchy \"div:DIVOp\"" {  } { { "VCPU.sv" "DIVOp" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 425 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 div.v(77) " "Warning (10230): Verilog HDL assignment warning at div.v(77): truncated value with size 32 to match size of target (6)" {  } { { "div.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/div.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 div.v(101) " "Warning (10230): Verilog HDL assignment warning at div.v(101): truncated value with size 32 to match size of target (6)" {  } { { "div.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/div.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:MULTOp " "Info: Elaborating entity \"mult\" for hierarchy \"mult:MULTOp\"" {  } { { "VCPU.sv" "MULTOp" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 436 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "IorD\[3\] " "Warning (12110): Net \"IorD\[3\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "IorD\[3\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[0\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[0\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[1\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[1\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[2\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[2\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[3\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[3\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[4\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[4\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[5\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[5\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[6\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[6\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[7\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[7\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[8\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[8\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[9\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[9\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[10\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[10\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[11\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[11\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[12\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[12\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[13\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[13\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[14\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[14\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[15\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[15\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[16\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[16\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[17\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[17\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[18\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[18\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[19\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[19\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[20\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[20\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[21\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[21\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[22\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[22\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[23\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[23\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[24\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[24\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[25\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[25\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[26\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[26\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[27\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[27\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[28\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[28\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[29\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[29\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[30\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[30\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[31\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[31\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[0\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[0\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[1\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[1\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[2\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[2\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[3\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[3\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[4\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[4\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[5\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[5\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[6\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[6\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[7\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[7\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[8\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[8\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[9\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[9\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[10\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[10\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[11\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[11\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[12\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[12\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[13\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[13\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[14\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[14\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[15\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[15\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[16\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[16\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[17\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[17\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[18\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[18\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[19\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[19\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[20\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[20\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[21\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[21\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[22\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[22\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[23\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[23\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[24\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[24\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[25\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[25\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[26\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[26\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[27\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[27\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[28\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[28\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[29\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[29\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[30\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[30\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[31\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[31\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "84 " "Info: Inferred 84 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux0\"" {  } { { "ula32.vhd" "Mux0" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux1\"" {  } { { "ula32.vhd" "Mux1" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux2\"" {  } { { "ula32.vhd" "Mux2" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux3\"" {  } { { "ula32.vhd" "Mux3" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux4\"" {  } { { "ula32.vhd" "Mux4" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux5\"" {  } { { "ula32.vhd" "Mux5" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux6\"" {  } { { "ula32.vhd" "Mux6" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux7\"" {  } { { "ula32.vhd" "Mux7" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux8\"" {  } { { "ula32.vhd" "Mux8" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux9\"" {  } { { "ula32.vhd" "Mux9" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux10\"" {  } { { "ula32.vhd" "Mux10" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux11\"" {  } { { "ula32.vhd" "Mux11" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux12\"" {  } { { "ula32.vhd" "Mux12" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux13\"" {  } { { "ula32.vhd" "Mux13" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux14\"" {  } { { "ula32.vhd" "Mux14" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux15\"" {  } { { "ula32.vhd" "Mux15" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux16\"" {  } { { "ula32.vhd" "Mux16" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux17\"" {  } { { "ula32.vhd" "Mux17" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux18\"" {  } { { "ula32.vhd" "Mux18" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux19\"" {  } { { "ula32.vhd" "Mux19" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux20\"" {  } { { "ula32.vhd" "Mux20" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux21\"" {  } { { "ula32.vhd" "Mux21" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux22\"" {  } { { "ula32.vhd" "Mux22" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux23\"" {  } { { "ula32.vhd" "Mux23" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux24\"" {  } { { "ula32.vhd" "Mux24" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux25\"" {  } { { "ula32.vhd" "Mux25" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux26\"" {  } { { "ula32.vhd" "Mux26" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux27\"" {  } { { "ula32.vhd" "Mux27" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux28\"" {  } { { "ula32.vhd" "Mux28" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux29\"" {  } { { "ula32.vhd" "Mux29" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux30\"" {  } { { "ula32.vhd" "Mux30" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux31\"" {  } { { "ula32.vhd" "Mux31" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux32\"" {  } { { "ula32.vhd" "Mux32" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux33 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux33\"" {  } { { "ula32.vhd" "Mux33" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux34 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux34\"" {  } { { "ula32.vhd" "Mux34" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux35 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux35\"" {  } { { "ula32.vhd" "Mux35" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux36 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux36\"" {  } { { "ula32.vhd" "Mux36" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux37 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux37\"" {  } { { "ula32.vhd" "Mux37" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux38 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux38\"" {  } { { "ula32.vhd" "Mux38" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux39 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux39\"" {  } { { "ula32.vhd" "Mux39" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux40 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux40\"" {  } { { "ula32.vhd" "Mux40" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux41 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux41\"" {  } { { "ula32.vhd" "Mux41" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux42 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux42\"" {  } { { "ula32.vhd" "Mux42" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux43 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux43\"" {  } { { "ula32.vhd" "Mux43" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux44 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux44\"" {  } { { "ula32.vhd" "Mux44" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux45 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux45\"" {  } { { "ula32.vhd" "Mux45" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux46 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux46\"" {  } { { "ula32.vhd" "Mux46" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux47 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux47\"" {  } { { "ula32.vhd" "Mux47" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux48 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux48\"" {  } { { "ula32.vhd" "Mux48" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux49 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux49\"" {  } { { "ula32.vhd" "Mux49" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux50 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux50\"" {  } { { "ula32.vhd" "Mux50" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux51 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux51\"" {  } { { "ula32.vhd" "Mux51" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux52 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux52\"" {  } { { "ula32.vhd" "Mux52" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux53 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux53\"" {  } { { "ula32.vhd" "Mux53" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux54 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux54\"" {  } { { "ula32.vhd" "Mux54" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux55 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux55\"" {  } { { "ula32.vhd" "Mux55" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux56 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux56\"" {  } { { "ula32.vhd" "Mux56" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux57 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux57\"" {  } { { "ula32.vhd" "Mux57" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux58 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux58\"" {  } { { "ula32.vhd" "Mux58" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux59 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux59\"" {  } { { "ula32.vhd" "Mux59" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux60 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux60\"" {  } { { "ula32.vhd" "Mux60" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux61 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux61\"" {  } { { "ula32.vhd" "Mux61" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux62 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux62\"" {  } { { "ula32.vhd" "Mux62" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux63 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux63\"" {  } { { "ula32.vhd" "Mux63" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux_pccond:MuxPCCond\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux_pccond:MuxPCCond\|Mux0\"" {  } { { "mux_pccond.sv" "Mux0" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_pccond.sv" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "UnidadeControle:CtrlUnit\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"UnidadeControle:CtrlUnit\|Mux0\"" {  } { { "UnidadeControle.v" "Mux0" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 228 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "UnidadeControle:CtrlUnit\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"UnidadeControle:CtrlUnit\|Mux1\"" {  } { { "UnidadeControle.v" "Mux1" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 228 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "UnidadeControle:CtrlUnit\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"UnidadeControle:CtrlUnit\|Mux2\"" {  } { { "UnidadeControle.v" "Mux2" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 228 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "UnidadeControle:CtrlUnit\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"UnidadeControle:CtrlUnit\|Mux3\"" {  } { { "UnidadeControle.v" "Mux3" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 228 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "UnidadeControle:CtrlUnit\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"UnidadeControle:CtrlUnit\|Mux4\"" {  } { { "UnidadeControle.v" "Mux4" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 228 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "UnidadeControle:CtrlUnit\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"UnidadeControle:CtrlUnit\|Mux5\"" {  } { { "UnidadeControle.v" "Mux5" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 228 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "UnidadeControle:CtrlUnit\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"UnidadeControle:CtrlUnit\|Mux6\"" {  } { { "UnidadeControle.v" "Mux6" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 226 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "UnidadeControle:CtrlUnit\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"UnidadeControle:CtrlUnit\|Mux7\"" {  } { { "UnidadeControle.v" "Mux7" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 226 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "UnidadeControle:CtrlUnit\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"UnidadeControle:CtrlUnit\|Mux8\"" {  } { { "UnidadeControle.v" "Mux8" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 226 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "UnidadeControle:CtrlUnit\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"UnidadeControle:CtrlUnit\|Mux9\"" {  } { { "UnidadeControle.v" "Mux9" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 226 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "UnidadeControle:CtrlUnit\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"UnidadeControle:CtrlUnit\|Mux10\"" {  } { { "UnidadeControle.v" "Mux10" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 226 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "UnidadeControle:CtrlUnit\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"UnidadeControle:CtrlUnit\|Mux11\"" {  } { { "UnidadeControle.v" "Mux11" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 226 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "UnidadeControle:CtrlUnit\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"UnidadeControle:CtrlUnit\|Mux12\"" {  } { { "UnidadeControle.v" "Mux12" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 185 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "UnidadeControle:CtrlUnit\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"UnidadeControle:CtrlUnit\|Mux13\"" {  } { { "UnidadeControle.v" "Mux13" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 185 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "UnidadeControle:CtrlUnit\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"UnidadeControle:CtrlUnit\|Mux14\"" {  } { { "UnidadeControle.v" "Mux14" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 185 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "UnidadeControle:CtrlUnit\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"UnidadeControle:CtrlUnit\|Mux15\"" {  } { { "UnidadeControle.v" "Mux15" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 185 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "UnidadeControle:CtrlUnit\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"UnidadeControle:CtrlUnit\|Mux16\"" {  } { { "UnidadeControle.v" "Mux16" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 185 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "UnidadeControle:CtrlUnit\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"UnidadeControle:CtrlUnit\|Mux17\"" {  } { { "UnidadeControle.v" "Mux17" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 185 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "UnidadeControle:CtrlUnit\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"UnidadeControle:CtrlUnit\|Mux18\"" {  } { { "UnidadeControle.v" "Mux18" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 185 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Ula32:ALU\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"Ula32:ALU\|lpm_mux:Mux0\"" {  } { { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ula32:ALU\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"Ula32:ALU\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5oc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_5oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5oc " "Info: Found entity 1: mux_5oc" {  } { { "db/mux_5oc.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/mux_5oc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Ula32:ALU\|lpm_mux:Mux32 " "Info: Elaborated megafunction instantiation \"Ula32:ALU\|lpm_mux:Mux32\"" {  } { { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ula32:ALU\|lpm_mux:Mux32 " "Info: Instantiated megafunction \"Ula32:ALU\|lpm_mux:Mux32\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Ula32:ALU\|lpm_mux:Mux63 " "Info: Elaborated megafunction instantiation \"Ula32:ALU\|lpm_mux:Mux63\"" {  } { { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ula32:ALU\|lpm_mux:Mux63 " "Info: Instantiated megafunction \"Ula32:ALU\|lpm_mux:Mux63\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mux_pccond:MuxPCCond\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"mux_pccond:MuxPCCond\|lpm_mux:Mux0\"" {  } { { "mux_pccond.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_pccond.sv" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux_pccond:MuxPCCond\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"mux_pccond:MuxPCCond\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mux_pccond.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_pccond.sv" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0oc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_0oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0oc " "Info: Found entity 1: mux_0oc" {  } { { "db/mux_0oc.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/mux_0oc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UnidadeControle:CtrlUnit\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"UnidadeControle:CtrlUnit\|lpm_mux:Mux0\"" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 228 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UnidadeControle:CtrlUnit\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"UnidadeControle:CtrlUnit\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 228 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qpc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_qpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qpc " "Info: Found entity 1: mux_qpc" {  } { { "db/mux_qpc.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/mux_qpc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UnidadeControle:CtrlUnit\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"UnidadeControle:CtrlUnit\|lpm_mux:Mux1\"" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 228 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UnidadeControle:CtrlUnit\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"UnidadeControle:CtrlUnit\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 228 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UnidadeControle:CtrlUnit\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"UnidadeControle:CtrlUnit\|lpm_mux:Mux2\"" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 228 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UnidadeControle:CtrlUnit\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"UnidadeControle:CtrlUnit\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 228 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UnidadeControle:CtrlUnit\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"UnidadeControle:CtrlUnit\|lpm_mux:Mux3\"" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 228 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UnidadeControle:CtrlUnit\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"UnidadeControle:CtrlUnit\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 228 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UnidadeControle:CtrlUnit\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"UnidadeControle:CtrlUnit\|lpm_mux:Mux4\"" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 228 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UnidadeControle:CtrlUnit\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"UnidadeControle:CtrlUnit\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 228 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UnidadeControle:CtrlUnit\|lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"UnidadeControle:CtrlUnit\|lpm_mux:Mux5\"" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 228 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UnidadeControle:CtrlUnit\|lpm_mux:Mux5 " "Info: Instantiated megafunction \"UnidadeControle:CtrlUnit\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 228 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UnidadeControle:CtrlUnit\|lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"UnidadeControle:CtrlUnit\|lpm_mux:Mux6\"" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 226 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UnidadeControle:CtrlUnit\|lpm_mux:Mux6 " "Info: Instantiated megafunction \"UnidadeControle:CtrlUnit\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 226 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UnidadeControle:CtrlUnit\|lpm_mux:Mux7 " "Info: Elaborated megafunction instantiation \"UnidadeControle:CtrlUnit\|lpm_mux:Mux7\"" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 226 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UnidadeControle:CtrlUnit\|lpm_mux:Mux7 " "Info: Instantiated megafunction \"UnidadeControle:CtrlUnit\|lpm_mux:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 226 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UnidadeControle:CtrlUnit\|lpm_mux:Mux8 " "Info: Elaborated megafunction instantiation \"UnidadeControle:CtrlUnit\|lpm_mux:Mux8\"" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 226 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UnidadeControle:CtrlUnit\|lpm_mux:Mux8 " "Info: Instantiated megafunction \"UnidadeControle:CtrlUnit\|lpm_mux:Mux8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 226 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UnidadeControle:CtrlUnit\|lpm_mux:Mux9 " "Info: Elaborated megafunction instantiation \"UnidadeControle:CtrlUnit\|lpm_mux:Mux9\"" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 226 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UnidadeControle:CtrlUnit\|lpm_mux:Mux9 " "Info: Instantiated megafunction \"UnidadeControle:CtrlUnit\|lpm_mux:Mux9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 226 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UnidadeControle:CtrlUnit\|lpm_mux:Mux10 " "Info: Elaborated megafunction instantiation \"UnidadeControle:CtrlUnit\|lpm_mux:Mux10\"" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 226 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UnidadeControle:CtrlUnit\|lpm_mux:Mux10 " "Info: Instantiated megafunction \"UnidadeControle:CtrlUnit\|lpm_mux:Mux10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 226 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UnidadeControle:CtrlUnit\|lpm_mux:Mux11 " "Info: Elaborated megafunction instantiation \"UnidadeControle:CtrlUnit\|lpm_mux:Mux11\"" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 226 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UnidadeControle:CtrlUnit\|lpm_mux:Mux11 " "Info: Instantiated megafunction \"UnidadeControle:CtrlUnit\|lpm_mux:Mux11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 226 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UnidadeControle:CtrlUnit\|lpm_mux:Mux12 " "Info: Elaborated megafunction instantiation \"UnidadeControle:CtrlUnit\|lpm_mux:Mux12\"" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 185 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UnidadeControle:CtrlUnit\|lpm_mux:Mux12 " "Info: Instantiated megafunction \"UnidadeControle:CtrlUnit\|lpm_mux:Mux12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Info: Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Info: Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 185 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_crc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_crc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_crc " "Info: Found entity 1: mux_crc" {  } { { "db/mux_crc.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/mux_crc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UnidadeControle:CtrlUnit\|lpm_mux:Mux13 " "Info: Elaborated megafunction instantiation \"UnidadeControle:CtrlUnit\|lpm_mux:Mux13\"" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 185 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UnidadeControle:CtrlUnit\|lpm_mux:Mux13 " "Info: Instantiated megafunction \"UnidadeControle:CtrlUnit\|lpm_mux:Mux13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Info: Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Info: Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 185 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UnidadeControle:CtrlUnit\|lpm_mux:Mux14 " "Info: Elaborated megafunction instantiation \"UnidadeControle:CtrlUnit\|lpm_mux:Mux14\"" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 185 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UnidadeControle:CtrlUnit\|lpm_mux:Mux14 " "Info: Instantiated megafunction \"UnidadeControle:CtrlUnit\|lpm_mux:Mux14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Info: Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Info: Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 185 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UnidadeControle:CtrlUnit\|lpm_mux:Mux15 " "Info: Elaborated megafunction instantiation \"UnidadeControle:CtrlUnit\|lpm_mux:Mux15\"" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 185 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UnidadeControle:CtrlUnit\|lpm_mux:Mux15 " "Info: Instantiated megafunction \"UnidadeControle:CtrlUnit\|lpm_mux:Mux15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Info: Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Info: Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 185 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UnidadeControle:CtrlUnit\|lpm_mux:Mux16 " "Info: Elaborated megafunction instantiation \"UnidadeControle:CtrlUnit\|lpm_mux:Mux16\"" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 185 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UnidadeControle:CtrlUnit\|lpm_mux:Mux16 " "Info: Instantiated megafunction \"UnidadeControle:CtrlUnit\|lpm_mux:Mux16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Info: Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Info: Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 185 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UnidadeControle:CtrlUnit\|lpm_mux:Mux17 " "Info: Elaborated megafunction instantiation \"UnidadeControle:CtrlUnit\|lpm_mux:Mux17\"" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 185 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UnidadeControle:CtrlUnit\|lpm_mux:Mux17 " "Info: Instantiated megafunction \"UnidadeControle:CtrlUnit\|lpm_mux:Mux17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Info: Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Info: Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 185 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UnidadeControle:CtrlUnit\|lpm_mux:Mux18 " "Info: Elaborated megafunction instantiation \"UnidadeControle:CtrlUnit\|lpm_mux:Mux18\"" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 185 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UnidadeControle:CtrlUnit\|lpm_mux:Mux18 " "Info: Instantiated megafunction \"UnidadeControle:CtrlUnit\|lpm_mux:Mux18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Info: Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Info: Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 185 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 79 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Info: Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 23:59:01 2019 " "Info: Processing ended: Thu May 16 23:59:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
