Metric,Value
design__instance__count,334
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,16
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-1.875395
clock__skew__worst_setup__corner:nom_tt_025C_1v80,3.061262
timing__hold__ws__corner:nom_tt_025C_1v80,0.310357
timing__setup__ws__corner:nom_tt_025C_1v80,5.798599
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count,162
design__max_fanout_violation__count,144
design__max_cap_violation__count,2
clock__skew__worst_hold,-1.863222
clock__skew__worst_setup,3.183984
timing__hold__ws,0.181669
timing__setup__ws,0.156856
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 2800.0 1760.0
design__core__bbox,5.52 10.88 2794.04 1748.96
design__instance__displacement__total,4492.32
design__instance__displacement__mean,0.062
design__instance__displacement__max,51.52
route__wirelength__estimated,115118
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,1
antenna__violating__pins,1
antenna__count,13
route__net,1311
route__net__special,2
route__drc_errors__iter:1,309
route__wirelength__iter:1,116759
route__drc_errors__iter:2,165
route__wirelength__iter:2,116642
route__drc_errors__iter:3,216
route__wirelength__iter:3,116627
route__drc_errors__iter:4,6
route__wirelength__iter:4,116604
route__drc_errors__iter:5,0
route__wirelength__iter:5,116596
route__drc_errors,0
route__wirelength,116596
route__vias,5921
route__vias__singlecut,5921
route__vias__multicut,0
design__disconnected_pins__count,0
route__wirelength__max,2685.76
design__max_slew_violation__count__corner:nom_ss_100C_1v60,52
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,16
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-1.899351
clock__skew__worst_setup__corner:nom_ss_100C_1v60,3.183984
timing__hold__ws__corner:nom_ss_100C_1v60,0.974731
timing__setup__ws__corner:nom_ss_100C_1v60,0.274483
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,16
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-1.866035
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,3.04599
timing__hold__ws__corner:nom_ff_n40C_1v95,0.195082
timing__setup__ws__corner:nom_ff_n40C_1v95,7.546399
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,16
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-1.871606
clock__skew__worst_setup__corner:min_tt_025C_1v80,3.053727
timing__hold__ws__corner:min_tt_025C_1v80,0.38979
timing__setup__ws__corner:min_tt_025C_1v80,5.940452
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,36
design__max_fanout_violation__count__corner:min_ss_100C_1v60,16
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-1.891132
clock__skew__worst_setup__corner:min_ss_100C_1v60,3.163727
timing__hold__ws__corner:min_ss_100C_1v60,1.120947
timing__setup__ws__corner:min_ss_100C_1v60,0.524686
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,16
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-1.863222
clock__skew__worst_setup__corner:min_ff_n40C_1v95,3.040533
timing__hold__ws__corner:min_ff_n40C_1v95,0.249787
timing__setup__ws__corner:min_ff_n40C_1v95,7.66466
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,2
design__max_fanout_violation__count__corner:max_tt_025C_1v80,16
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-1.875814
clock__skew__worst_setup__corner:max_tt_025C_1v80,3.056582
timing__hold__ws__corner:max_tt_025C_1v80,0.295103
timing__setup__ws__corner:max_tt_025C_1v80,5.673057
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,72
design__max_fanout_violation__count__corner:max_ss_100C_1v60,16
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-1.899183
clock__skew__worst_setup__corner:max_ss_100C_1v60,3.176878
timing__hold__ws__corner:max_ss_100C_1v60,0.954446
timing__setup__ws__corner:max_ss_100C_1v60,0.156856
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,16
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-1.866479
clock__skew__worst_setup__corner:max_ff_n40C_1v95,3.043329
timing__hold__ws__corner:max_ff_n40C_1v95,0.181669
timing__setup__ws__corner:max_ff_n40C_1v95,7.448241
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.7945E-10
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,3.13058E-9
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,1.7900000000000000225621328599754679411493185625658952631056308746337890625E-10
ir__drop__worst,3.130000000000000151514399103816997660398868674747063778340816497802734375E-9
design__xor_difference__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_differences__count,0
design__lvs_property_fails__count,0
design__lvs_errors__count,0
design__lvs_unmatched_devices__count,0
design__lvs_unmatched_nets__count,0
design__lvs_unmatched_pins__count,0
