Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec 29 18:30:55 2022
| Host         : DESKTOP-ROSU00D running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7s25
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            6 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal           |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------+------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                   | uart_reader/valid                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_writer/dout_i_1_n_0          |                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_writer/bit_cnt[2]_i_2__0_n_0 | uart_writer/bit_cnt[2]_i_1_n_0     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG |                                   | uart_reader/etu_cnt[14]_i_1__0_n_0 |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG |                                   |                                    |               10 |             26 |         2.60 |
+----------------+-----------------------------------+------------------------------------+------------------+----------------+--------------+


