Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o F:/MyProgramme/0arch/PCPU/Ttop_isim_beh.exe -prj F:/MyProgramme/0arch/PCPU/Ttop_beh.prj work.Ttop work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/CAM_unit.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/res_adder.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/inner_adder.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/half_adder_sub.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/half_adder.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/Decoder.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/CAM_16.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/Wired.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/TLB_16.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/Status.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/Random.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/ipcore_dir/text_vga_rom.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/ipcore_dir/text_vga_ram.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/ipcore_dir/graph_vga_ram.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/Index.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/full_adder.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/Epc.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/EntryLo.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/EntryHi.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/Count.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/Compare.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/Cause.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/anti_jitter.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/adder64.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/adder32_Sklansky.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/vga_text.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/vga_port.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/vga_graph.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/vga_cursor.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/stall_control.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/santi_jitter.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/Reg_HiLo.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/regs.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/PC.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/MUL_ID_EXE.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/MUL_EXE_EWB.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/MUL_control.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/mul_adder.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/mul32_s.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/MMU.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/MEM_WB_REG.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/jump_control.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/IF_ID_Reg.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/ID_EXE_REG.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/forward_reg.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/forward_mem.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/EXE_MEM_REG.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/Exception_handler.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/CP0.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/control.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/btn_scan.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/branch_judge.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/alu.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/vga_controller.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/PCPU_v.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/Multi_8CH32.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/keyboard_controller.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/ipcore_dir/Text_Section.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/ipcore_dir/Inst_ROM.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/ipcore_dir/Data_Section.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/input_switch_btn.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/Display_IO.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/clk_gen_sword.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/bus_interface.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/addr_decoder.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/top.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/Ttop.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:267 - "F:/MyProgramme/0arch/PCPU/Ttop.v" Line 50: Cannot find port int_ on this module
ERROR:HDLCompiler:25 - "F:/MyProgramme/0arch/PCPU/Ttop.v" Line 53: Module <top> does not have a port named <clk_100mhz>.
ERROR:HDLCompiler:25 - "F:/MyProgramme/0arch/PCPU/Ttop.v" Line 58: Module <top> does not have a port named <int_>.
WARNING:HDLCompiler:1016 - "F:/MyProgramme/0arch/PCPU/Ttop.v" Line 50: Port ps2_clk is not connected to this instance
WARNING:HDLCompiler:189 - "F:/MyProgramme/0arch/PCPU/top.v" Line 338: Size mismatch in connection of port <addrb>. Formal port size is 11-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:/MyProgramme/0arch/PCPU/top.v" Line 347: Size mismatch in connection of port <addra>. Formal port size is 10-bit while actual signal size is 30-bit.
ERROR:Simulator:778 - Static elaboration of top level Verilog design unit(s) in library work failed
