<stg><name>knn</name>


<trans_list>

<trans id="136" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="3" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="6" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="8" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="9" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="12" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="404">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i404* %input_V), !map !58

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="404">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([6000 x i404]* %train_samples_V), !map !62

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_V), !map !68

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @knn_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="64">
<![CDATA[
:4  %distances_0 = alloca [5 x i16], align 16

]]></Node>
<StgValue><ssdm name="distances_0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="64">
<![CDATA[
:5  %distances_1 = alloca [5 x i5], align 1

]]></Node>
<StgValue><ssdm name="distances_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
:6  %freq = alloca [10 x i32], align 16

]]></Node>
<StgValue><ssdm name="freq"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i1* %output_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln17"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="404" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(i404* %input_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln18"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln19"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="404" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:10  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([6000 x i404]* %train_samples_V, [1 x i8]* @p_str6, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str6, i32 -1, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="404" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface([6000 x i404]* %train_samples_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln20"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="404" op_0_bw="404" op_1_bw="404">
<![CDATA[
:12  %p_Val2_s = call i404 @_ssdm_op_Read.s_axilite.i404P(i404* %input_V)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="404">
<![CDATA[
:13  %test_label_V = trunc i404 %p_Val2_s to i4

]]></Node>
<StgValue><ssdm name="test_label_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="400" op_0_bw="400" op_1_bw="404" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %test_data_V = call i400 @_ssdm_op_PartSelect.i400.i404.i32.i32(i404 %p_Val2_s, i32 4, i32 403)

]]></Node>
<StgValue><ssdm name="test_data_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %1

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i3 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln26 = icmp eq i3 %i_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i = add i3 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln26, label %.preheader120.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="3">
<![CDATA[
:0  %zext_ln27 = zext i3 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %distances_0_addr = getelementptr [5 x i16]* %distances_0, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="distances_0_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:2  store i16 800, i16* %distances_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %distances_1_addr = getelementptr [5 x i5]* %distances_1, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="distances_1_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="5" op_1_bw="3">
<![CDATA[
:4  store i5 -1, i5* %distances_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
.preheader120.preheader:0  br label %.preheader120

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader120:0  %i1_0 = phi i13 [ %i_4, %distance_loop_end ], [ 0, %.preheader120.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader120:1  %icmp_ln32 = icmp eq i13 %i1_0, -2192

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader120:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6000, i64 6000, i64 6000)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader120:3  %i_4 = add i13 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader120:4  br i1 %icmp_ln32, label %.preheader119.preheader, label %distance_loop_begin

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="13">
<![CDATA[
distance_loop_begin:2  %zext_ln34 = zext i13 %i1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="404" op_1_bw="64" op_2_bw="64">
<![CDATA[
distance_loop_begin:3  %train_samples_V_addr = getelementptr [6000 x i404]* %train_samples_V, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="train_samples_V_addr"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="404" op_0_bw="13">
<![CDATA[
distance_loop_begin:4  %p_Val2_1 = load i404* %train_samples_V_addr, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
.preheader119.preheader:0  br label %.preheader119

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
distance_loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
distance_loop_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="404" op_0_bw="13">
<![CDATA[
distance_loop_begin:4  %p_Val2_1 = load i404* %train_samples_V_addr, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="400" op_0_bw="400" op_1_bw="404" op_2_bw="32" op_3_bw="32">
<![CDATA[
distance_loop_begin:5  %p_Val2_3 = call i400 @_ssdm_op_PartSelect.i400.i404.i32.i32(i404 %p_Val2_1, i32 4, i32 403)

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
distance_loop_begin:6  br label %3

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %curr_dist = phi i16 [ 0, %distance_loop_begin ], [ %select_ln83, %4 ]

]]></Node>
<StgValue><ssdm name="curr_dist"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:1  %bvh_d_index = phi i9 [ 0, %distance_loop_begin ], [ %i_2, %4 ]

]]></Node>
<StgValue><ssdm name="bvh_d_index"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="9">
<![CDATA[
:2  %zext_ln82 = zext i9 %bvh_d_index to i32

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %icmp_ln82 = icmp eq i9 %bvh_d_index, -112

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %i_2 = add i9 %bvh_d_index, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln82, label %calculate_distance.exit, label %4

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln82"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="400" op_2_bw="32">
<![CDATA[
:1  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i400.i32(i400 %test_data_V, i32 %zext_ln82)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="400" op_2_bw="32">
<![CDATA[
:2  %p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i400.i32(i400 %p_Val2_3, i32 %zext_ln82)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %xor_ln968 = xor i1 %p_Result_s, %p_Result_1

]]></Node>
<StgValue><ssdm name="xor_ln968"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %distance = add i16 %curr_dist, 1

]]></Node>
<StgValue><ssdm name="distance"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:5  %select_ln83 = select i1 %xor_ln968, i16 %distance, i16 %curr_dist

]]></Node>
<StgValue><ssdm name="select_ln83"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %3

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="404">
<![CDATA[
calculate_distance.exit:0  %curr_label_V = trunc i404 %p_Val2_1 to i4

]]></Node>
<StgValue><ssdm name="curr_label_V"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
calculate_distance.exit:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
._crit_edge:0  %temp2_V = phi i4 [ %curr_label_V, %calculate_distance.exit ], [ %temp2_V_be, %._crit_edge.backedge ]

]]></Node>
<StgValue><ssdm name="temp2_V"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
._crit_edge:1  %temp1 = phi i16 [ %curr_dist, %calculate_distance.exit ], [ %temp1_be, %._crit_edge.backedge ]

]]></Node>
<StgValue><ssdm name="temp1"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
._crit_edge:2  %j_0 = phi i3 [ 0, %calculate_distance.exit ], [ %j, %._crit_edge.backedge ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge:3  %icmp_ln36 = icmp eq i3 %j_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge:4  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge:5  %j = add i3 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:6  br i1 %icmp_ln36, label %distance_loop_end, label %5

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="3">
<![CDATA[
:0  %zext_ln39 = zext i3 %j_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %distances_0_addr_1 = getelementptr [5 x i16]* %distances_0, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="distances_0_addr_1"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="3">
<![CDATA[
:2  %curr_dist_1 = load i16* %distances_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="curr_dist_1"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
distance_loop_end:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str2, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
distance_loop_end:1  br label %.preheader120

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="83" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="3">
<![CDATA[
:2  %curr_dist_1 = load i16* %distances_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="curr_dist_1"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %icmp_ln39 = icmp ult i16 %temp1, %curr_dist_1

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39, label %6, label %._crit_edge.backedge

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
:0  store i16 %temp1, i16* %distances_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %distances_1_addr_2 = getelementptr [5 x i5]* %distances_1, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="distances_1_addr_2"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="3">
<![CDATA[
:2  %distances_1_load_1 = load i5* %distances_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="distances_1_load_1"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="4">
<![CDATA[
:4  %zext_ln45 = zext i4 %temp2_V to i5

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="5" op_1_bw="3" op_2_bw="5">
<![CDATA[
:5  store i5 %zext_ln45, i5* %distances_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="91" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="3">
<![CDATA[
:2  %distances_1_load_1 = load i5* %distances_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="distances_1_load_1"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="5">
<![CDATA[
:3  %curr_label_V_1 = trunc i5 %distances_1_load_1 to i4

]]></Node>
<StgValue><ssdm name="curr_label_V_1"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge.backedge

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
._crit_edge.backedge:0  %temp2_V_be = phi i4 [ %curr_label_V_1, %6 ], [ %temp2_V, %5 ]

]]></Node>
<StgValue><ssdm name="temp2_V_be"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
._crit_edge.backedge:1  %temp1_be = phi i16 [ %curr_dist_1, %6 ], [ %temp1, %5 ]

]]></Node>
<StgValue><ssdm name="temp1_be"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.backedge:2  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader119:0  %i2_0 = phi i4 [ %i_1, %7 ], [ 0, %.preheader119.preheader ]

]]></Node>
<StgValue><ssdm name="i2_0"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader119:1  %icmp_ln57 = icmp eq i4 %i2_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader119:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader119:3  %i_1 = add i4 %i2_0, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader119:4  br i1 %icmp_ln57, label %.preheader.preheader, label %7

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln58"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln58 = zext i4 %i2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %freq_addr = getelementptr inbounds [10 x i32]* %freq, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="freq_addr"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:3  store i32 0, i32* %freq_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader119

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %max_freq_0 = phi i32 [ %select_ln66, %._crit_edge121 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="max_freq_0"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:1  %most_freq_0 = phi i32 [ %select_ln66_1, %._crit_edge121 ], [ -1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="most_freq_0"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:2  %i3_0 = phi i3 [ %i_3, %._crit_edge121 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %icmp_ln62 = icmp eq i3 %i3_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:5  %i_3 = add i3 %i3_0, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %icmp_ln62, label %8, label %._crit_edge121

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge121:1  %zext_ln64 = zext i3 %i3_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge121:2  %distances_1_addr_1 = getelementptr [5 x i5]* %distances_1, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="distances_1_addr_1"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="3">
<![CDATA[
._crit_edge121:3  %distances_1_load = load i5* %distances_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="distances_1_load"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="4">
<![CDATA[
:0  %zext_ln73 = zext i4 %test_label_V to i32

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln73 = icmp eq i32 %zext_ln73, %most_freq_0

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  call void @_ssdm_op_Write.s_axilite.i1P(i1* %output_V, i1 %icmp_ln73)

]]></Node>
<StgValue><ssdm name="write_ln73"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0">
<![CDATA[
:3  ret void

]]></Node>
<StgValue><ssdm name="ret_ln75"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="122" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="3">
<![CDATA[
._crit_edge121:3  %distances_1_load = load i5* %distances_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="distances_1_load"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge121:4  %sext_ln64 = sext i5 %distances_1_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln64"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge121:6  %zext_ln65 = zext i16 %sext_ln64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge121:7  %freq_addr_1 = getelementptr inbounds [10 x i32]* %freq, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="freq_addr_1"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge121:8  %freq_load = load i32* %freq_addr_1, align 4

]]></Node>
<StgValue><ssdm name="freq_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge121:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln63"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge121:5  %most_freq = zext i16 %sext_ln64 to i32

]]></Node>
<StgValue><ssdm name="most_freq"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge121:8  %freq_load = load i32* %freq_addr_1, align 4

]]></Node>
<StgValue><ssdm name="freq_load"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge121:9  %max_freq = add nsw i32 %freq_load, 1

]]></Node>
<StgValue><ssdm name="max_freq"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
._crit_edge121:10  store i32 %max_freq, i32* %freq_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge121:11  %icmp_ln66 = icmp sgt i32 %max_freq, %max_freq_0

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge121:12  %select_ln66 = select i1 %icmp_ln66, i32 %max_freq, i32 %max_freq_0

]]></Node>
<StgValue><ssdm name="select_ln66"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge121:13  %select_ln66_1 = select i1 %icmp_ln66, i32 %most_freq, i32 %most_freq_0

]]></Node>
<StgValue><ssdm name="select_ln66_1"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge121:14  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
