#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Jul 12 16:53:38 2024
# Process ID: 21276
# Current directory: C:/Users/mique/Desktop/TDC-in-Artix-7/Final TDC_StartStop/Final TDC_StartStop.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: C:/Users/mique/Desktop/TDC-in-Artix-7/Final TDC_StartStop/Final TDC_StartStop.runs/impl_1/top.vdi
# Journal file: C:/Users/mique/Desktop/TDC-in-Artix-7/Final TDC_StartStop/Final TDC_StartStop.runs/impl_1\vivado.jou
# Running On: MikeHP, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 2, Host memory: 8215 MB
#-----------------------------------------------------------
source top.tcl -notrace

*** Halting run - EA reset detected ***



    while executing
"start_step init_design"
    (file "top.tcl" line 121)
INFO: [Common 17-206] Exiting Vivado at Fri Jul 12 16:53:40 2024...
#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Jul 12 16:55:34 2024
# Process ID: 23936
# Current directory: C:/Users/mique/Desktop/TDC-in-Artix-7/Final TDC_StartStop/Final TDC_StartStop.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: C:/Users/mique/Desktop/TDC-in-Artix-7/Final TDC_StartStop/Final TDC_StartStop.runs/impl_1/top.vdi
# Journal file: C:/Users/mique/Desktop/TDC-in-Artix-7/Final TDC_StartStop/Final TDC_StartStop.runs/impl_1\vivado.jou
# Running On: MikeHP, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 2, Host memory: 8215 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 461.055 ; gain = 182.734
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top top -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mique/Desktop/TDC-in-Artix-7/Final TDC_StartStop/Final TDC_StartStop.gen/sources_1/bd/block_clock/ip/block_clock_clk_wiz_0_0/block_clock_clk_wiz_0_0.dcp' for cell 'u_clk/block_clock_i/clk_wiz_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 943.273 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 125 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000001100100' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000001111101' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000001111101' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000001111101' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000001111101' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000001111110' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000001111110' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000001111110' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000001111110' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000001111111' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000001111111' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000001100110' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000001111111' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000001111111' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000000' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000000' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000000' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000000' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000001' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000001' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000001' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000001' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000001100110' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000010' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000010' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000010' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000010' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000011' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000011' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000011' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000011' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000100' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000100' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000001100111' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000100' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000100' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000101' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000101' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000101' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000101' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000110' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000110' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000110' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000110' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000001100111' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000111' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000111' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000111' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010000111' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001000' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001000' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001000' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001000' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001001' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001001' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000001100111' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001001' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001001' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001010' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001010' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001010' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001010' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001011' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001011' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001011' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001011' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000001100111' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001100' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001100' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001100' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001100' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001101' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001101' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001101' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001101' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001110' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001110' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000001101000' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001110' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001110' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001111' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001111' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001111' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010001111' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010010000' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010010000' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010010000' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010010000' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000001101000' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010010001' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010010001' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010010001' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010010001' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010010010' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010010010' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010010010' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010010010' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010010011' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000010010011' could not be found in current part 'xc7a200tfbg676-2'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site '104'b01010011010011000100100101000011010001010101100000111000001101010101100100000000000000000000000001101000' could not be found in current part 'xc7a200tfbg676-2'
INFO: [Common 17-14] Message 'Constraints 18-4383' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Parsing XDC File [c:/Users/mique/Desktop/TDC-in-Artix-7/Final TDC_StartStop/Final TDC_StartStop.gen/sources_1/bd/block_clock/ip/block_clock_clk_wiz_0_0/block_clock_clk_wiz_0_0_board.xdc] for cell 'u_clk/block_clock_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/mique/Desktop/TDC-in-Artix-7/Final TDC_StartStop/Final TDC_StartStop.gen/sources_1/bd/block_clock/ip/block_clock_clk_wiz_0_0/block_clock_clk_wiz_0_0_board.xdc] for cell 'u_clk/block_clock_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/mique/Desktop/TDC-in-Artix-7/Final TDC_StartStop/Final TDC_StartStop.gen/sources_1/bd/block_clock/ip/block_clock_clk_wiz_0_0/block_clock_clk_wiz_0_0.xdc] for cell 'u_clk/block_clock_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/mique/Desktop/TDC-in-Artix-7/Final TDC_StartStop/Final TDC_StartStop.gen/sources_1/bd/block_clock/ip/block_clock_clk_wiz_0_0/block_clock_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/mique/Desktop/TDC-in-Artix-7/Final TDC_StartStop/Final TDC_StartStop.gen/sources_1/bd/block_clock/ip/block_clock_clk_wiz_0_0/block_clock_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1684.668 ; gain = 616.984
Finished Parsing XDC File [c:/Users/mique/Desktop/TDC-in-Artix-7/Final TDC_StartStop/Final TDC_StartStop.gen/sources_1/bd/block_clock/ip/block_clock_clk_wiz_0_0/block_clock_clk_wiz_0_0.xdc] for cell 'u_clk/block_clock_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/mique/Desktop/TDC-in-Artix-7/TDC_pins.xdc]
Finished Parsing XDC File [C:/Users/mique/Desktop/TDC-in-Artix-7/TDC_pins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1684.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 0 Warnings, 100 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1684.668 ; gain = 1209.730
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1684.668 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 221b37242

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1700.566 ; gain = 15.898

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 221b37242

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2065.562 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 221b37242

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2065.562 ; gain = 0.000
Phase 1 Initialization | Checksum: 221b37242

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2065.562 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 221b37242

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 2065.562 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 221b37242

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 2065.562 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 221b37242

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 2065.562 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1e536938d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.276 . Memory (MB): peak = 2065.562 ; gain = 0.000
Retarget | Checksum: 1e536938d
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 143 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1e536938d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.352 . Memory (MB): peak = 2065.562 ; gain = 0.000
Constant propagation | Checksum: 1e536938d
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1f0bfed68

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.386 . Memory (MB): peak = 2065.562 ; gain = 0.000
Sweep | Checksum: 1f0bfed68
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Sweep, 1487 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1f0bfed68

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.443 . Memory (MB): peak = 2065.562 ; gain = 0.000
BUFG optimization | Checksum: 1f0bfed68
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1f0bfed68

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.448 . Memory (MB): peak = 2065.562 ; gain = 0.000
Shift Register Optimization | Checksum: 1f0bfed68
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1f0bfed68

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.458 . Memory (MB): peak = 2065.562 ; gain = 0.000
Post Processing Netlist | Checksum: 1f0bfed68
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 257d470f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.484 . Memory (MB): peak = 2065.562 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2065.562 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 257d470f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.491 . Memory (MB): peak = 2065.562 ; gain = 0.000
Phase 9 Finalization | Checksum: 257d470f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.492 . Memory (MB): peak = 2065.562 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |               1  |                                            143  |
|  Constant propagation         |               0  |               0  |                                              6  |
|  Sweep                        |               0  |               2  |                                           1487  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              6  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 257d470f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.494 . Memory (MB): peak = 2065.562 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2065.562 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 257d470f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2065.562 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 257d470f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2065.562 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2065.562 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 257d470f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2065.562 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 100 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.562 ; gain = 380.895
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/mique/Desktop/TDC-in-Artix-7/Final TDC_StartStop/Final TDC_StartStop.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2065.562 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2065.562 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2065.562 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2065.562 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2065.562 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2065.562 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.111 . Memory (MB): peak = 2065.562 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mique/Desktop/TDC-in-Artix-7/Final TDC_StartStop/Final TDC_StartStop.runs/impl_1/top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2065.562 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17745ad55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2065.562 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2065.562 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b478d70a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.710 . Memory (MB): peak = 2065.562 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d843dd4d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2065.562 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d843dd4d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2065.562 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: d843dd4d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2065.562 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 81e43091

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2065.562 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: b2819141

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2065.562 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: b2819141

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2065.562 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 19848491b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2065.562 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 30 LUTNM shape to break, 9 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 30, total 30, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 34 nets or LUTs. Breaked 30 LUTs, combined 4 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2065.562 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           30  |              4  |                    34  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           30  |              4  |                    34  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 17db61710

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2065.562 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: e9f8985c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2065.562 ; gain = 0.000
Phase 2 Global Placement | Checksum: e9f8985c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2065.562 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16765b0d2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2065.562 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 135817590

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2065.562 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1723e0f08

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2065.562 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e7a9b679

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2065.562 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 150c0268e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2065.562 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 148e3a391

Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2065.562 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 12979f12a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2065.562 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 100f31be2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2065.562 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 7bd9efdb

Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 2065.562 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 7bd9efdb

Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 2065.562 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d9183513

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.225 | TNS=-98.948 |
Phase 1 Physical Synthesis Initialization | Checksum: 16f6efe14

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 2081.844 ; gain = 0.000
INFO: [Place 46-33] Processed net u_tdc/u_enabler/rst, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 16f6efe14

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.261 . Memory (MB): peak = 2081.844 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: d9183513

Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 2081.844 ; gain = 16.281

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.881. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 120c282d1

Time (s): cpu = 00:00:31 ; elapsed = 00:01:05 . Memory (MB): peak = 2081.844 ; gain = 16.281

Time (s): cpu = 00:00:31 ; elapsed = 00:01:05 . Memory (MB): peak = 2081.844 ; gain = 16.281
Phase 4.1 Post Commit Optimization | Checksum: 120c282d1

Time (s): cpu = 00:00:31 ; elapsed = 00:01:05 . Memory (MB): peak = 2081.844 ; gain = 16.281

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 120c282d1

Time (s): cpu = 00:00:31 ; elapsed = 00:01:05 . Memory (MB): peak = 2081.844 ; gain = 16.281

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 120c282d1

Time (s): cpu = 00:00:31 ; elapsed = 00:01:05 . Memory (MB): peak = 2081.844 ; gain = 16.281
Phase 4.3 Placer Reporting | Checksum: 120c282d1

Time (s): cpu = 00:00:31 ; elapsed = 00:01:05 . Memory (MB): peak = 2081.844 ; gain = 16.281

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2081.844 ; gain = 0.000

Time (s): cpu = 00:00:31 ; elapsed = 00:01:05 . Memory (MB): peak = 2081.844 ; gain = 16.281
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 122050b26

Time (s): cpu = 00:00:31 ; elapsed = 00:01:05 . Memory (MB): peak = 2081.844 ; gain = 16.281
Ending Placer Task | Checksum: ecaec156

Time (s): cpu = 00:00:31 ; elapsed = 00:01:05 . Memory (MB): peak = 2081.844 ; gain = 16.281
80 Infos, 0 Warnings, 100 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:32 ; elapsed = 00:01:06 . Memory (MB): peak = 2081.844 ; gain = 16.281
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 2081.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2081.844 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2081.988 ; gain = 0.016
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.310 . Memory (MB): peak = 2081.988 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2081.988 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2081.988 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2081.988 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2081.988 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.379 . Memory (MB): peak = 2081.988 ; gain = 0.016
INFO: [Common 17-1381] The checkpoint 'C:/Users/mique/Desktop/TDC-in-Artix-7/Final TDC_StartStop/Final TDC_StartStop.runs/impl_1/top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.516 . Memory (MB): peak = 2096.512 ; gain = 14.523
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.54s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2096.512 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.881 | TNS=-76.160 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cce43f4e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.360 . Memory (MB): peak = 2099.789 ; gain = 3.277
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.881 | TNS=-76.160 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1cce43f4e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.372 . Memory (MB): peak = 2099.789 ; gain = 3.277

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.881 | TNS=-76.160 |
INFO: [Physopt 32-702] Processed net u_tdc/u_merge/out[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/CoarseStamp_final13_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_merge_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net u_tdc/u_DecStart/bin_inferred_i_29_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.798 | TNS=-75.411 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net u_tdc/u_DecStart/bin_inferred_i_29_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.750 | TNS=-75.072 |
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_tdc/u_DecStart/bin_inferred_i_29_n_0. Critical path length was reduced through logic transformation on cell u_tdc/u_DecStart/bin_inferred_i_29_comp.
INFO: [Physopt 32-735] Processed net u_tdc/u_DecStart/bin_inferred_i_111_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.724 | TNS=-74.745 |
INFO: [Physopt 32-663] Processed net u_tdc/u_Coarse_1/count[10].  Re-placed instance u_tdc/u_Coarse_1/count_reg[10]
INFO: [Physopt 32-735] Processed net u_tdc/u_Coarse_1/count[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.724 | TNS=-74.642 |
INFO: [Physopt 32-663] Processed net u_tdc/u_Coarse_1/count[11].  Re-placed instance u_tdc/u_Coarse_1/count_reg[11]
INFO: [Physopt 32-735] Processed net u_tdc/u_Coarse_1/count[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.724 | TNS=-74.539 |
INFO: [Physopt 32-663] Processed net u_tdc/u_Coarse_1/count[9].  Re-placed instance u_tdc/u_Coarse_1/count_reg[9]
INFO: [Physopt 32-735] Processed net u_tdc/u_Coarse_1/count[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.721 | TNS=-74.436 |
INFO: [Physopt 32-663] Processed net u_tdc/u_Coarse_1/count[1].  Re-placed instance u_tdc/u_Coarse_1/count_reg[1]
INFO: [Physopt 32-735] Processed net u_tdc/u_Coarse_1/count[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.721 | TNS=-74.336 |
INFO: [Physopt 32-663] Processed net u_tdc/u_Coarse_1/count[2].  Re-placed instance u_tdc/u_Coarse_1/count_reg[2]
INFO: [Physopt 32-735] Processed net u_tdc/u_Coarse_1/count[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.721 | TNS=-74.236 |
INFO: [Physopt 32-663] Processed net u_tdc/u_Coarse_1/count[3].  Re-placed instance u_tdc/u_Coarse_1/count_reg[3]
INFO: [Physopt 32-735] Processed net u_tdc/u_Coarse_1/count[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.721 | TNS=-74.136 |
INFO: [Physopt 32-663] Processed net u_tdc/u_Coarse_1/count[4].  Re-placed instance u_tdc/u_Coarse_1/count_reg[4]
INFO: [Physopt 32-735] Processed net u_tdc/u_Coarse_1/count[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.694 | TNS=-74.036 |
INFO: [Physopt 32-702] Processed net u_tdc/u_merge/out[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/CoarseStamp_final1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_merge_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_tdc/u_DecStop/bin[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.694 | TNS=-73.855 |
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net u_tdc/u_DecStart/bin_inferred_i_65_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-81] Processed net u_tdc/u_DecStart/bin_inferred_i_65_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_tdc/u_DecStart/bin_inferred_i_65_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.691 | TNS=-73.847 |
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_tdc/u_DecStart/bin_inferred_i_332_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_tdc/u_DecStart/bin_inferred_i_332_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.690 | TNS=-73.842 |
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_tdc/u_DecStart/bin_inferred_i_34_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.690 | TNS=-73.890 |
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net u_tdc/u_DecStart/bin_inferred_i_120_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.689 | TNS=-73.885 |
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net u_tdc/u_DecStart/bin_inferred_i_62_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.685 | TNS=-73.863 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_tdc/u_DecStop/bin[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.684 | TNS=-73.374 |
INFO: [Physopt 32-81] Processed net u_tdc/u_DecStart/bin_inferred_i_54_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_tdc/u_DecStart/bin_inferred_i_54_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.682 | TNS=-73.362 |
INFO: [Physopt 32-134] Processed net u_tdc/u_DecStart/bin_inferred_i_65_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_240_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net u_tdc/u_DecStart/bin_inferred_i_583_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-81] Processed net u_tdc/u_DecStart/bin_inferred_i_583_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_tdc/u_DecStart/bin_inferred_i_583_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.682 | TNS=-73.353 |
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net u_tdc/u_DecStart/bin_inferred_i_97_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.679 | TNS=-73.335 |
INFO: [Physopt 32-663] Processed net u_tdc/u_Coarse_1/count[0].  Re-placed instance u_tdc/u_Coarse_1/count_reg[0]
INFO: [Physopt 32-735] Processed net u_tdc/u_Coarse_1/count[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.679 | TNS=-73.306 |
INFO: [Physopt 32-702] Processed net u_tdc/u_Coarse_1/count[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_enabler/rst. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rst_tdc_reg_n_0.  Re-placed instance rst_tdc_reg
INFO: [Physopt 32-735] Processed net rst_tdc_reg_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.679 | TNS=-71.850 |
INFO: [Physopt 32-663] Processed net u_tdc/u_merge/done.  Re-placed instance u_tdc/u_merge/r_done_reg
INFO: [Physopt 32-735] Processed net u_tdc/u_merge/done. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.679 | TNS=-71.822 |
INFO: [Physopt 32-702] Processed net rst_tdc_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_EdgeDetector_1/wEDGE_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_tdc/u_Coarse_2/count[10].  Re-placed instance u_tdc/u_Coarse_2/count_reg[10]
INFO: [Physopt 32-735] Processed net u_tdc/u_Coarse_2/count[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.679 | TNS=-71.697 |
INFO: [Physopt 32-663] Processed net u_tdc/u_Coarse_2/count[11].  Re-placed instance u_tdc/u_Coarse_2/count_reg[11]
INFO: [Physopt 32-735] Processed net u_tdc/u_Coarse_2/count[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.679 | TNS=-71.572 |
INFO: [Physopt 32-663] Processed net u_tdc/u_Coarse_2/count[9].  Re-placed instance u_tdc/u_Coarse_2/count_reg[9]
INFO: [Physopt 32-735] Processed net u_tdc/u_Coarse_2/count[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.679 | TNS=-71.447 |
INFO: [Physopt 32-663] Processed net u_tdc/u_Coarse_2/count[5].  Re-placed instance u_tdc/u_Coarse_2/count_reg[5]
INFO: [Physopt 32-735] Processed net u_tdc/u_Coarse_2/count[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.679 | TNS=-71.335 |
INFO: [Physopt 32-663] Processed net u_tdc/u_Coarse_2/count[6].  Re-placed instance u_tdc/u_Coarse_2/count_reg[6]
INFO: [Physopt 32-735] Processed net u_tdc/u_Coarse_2/count[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.679 | TNS=-71.223 |
INFO: [Physopt 32-663] Processed net u_tdc/u_Coarse_2/count[7].  Re-placed instance u_tdc/u_Coarse_2/count_reg[7]
INFO: [Physopt 32-735] Processed net u_tdc/u_Coarse_2/count[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.679 | TNS=-71.111 |
INFO: [Physopt 32-663] Processed net u_tdc/u_Coarse_2/count[8].  Re-placed instance u_tdc/u_Coarse_2/count_reg[8]
INFO: [Physopt 32-735] Processed net u_tdc/u_Coarse_2/count[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.679 | TNS=-70.999 |
INFO: [Physopt 32-702] Processed net u_tdc/u_Coarse_2/count[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_merge/out[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/CoarseStamp_final13_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_merge_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_tdc/u_DecStart/bin_inferred_i_34_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.672 | TNS=-70.853 |
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net u_tdc/u_DecStart/bin_inferred_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.670 | TNS=-70.833 |
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_332_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_301_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_591_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/CoarseStamp_final[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_tdc/u_FineDelay/oFFStart[232].  Re-placed instance u_tdc/u_FineDelay/StartFlipFlops[232].Startff
INFO: [Physopt 32-735] Processed net u_tdc/u_FineDelay/oFFStart[232]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.670 | TNS=-70.833 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net u_tdc/u_DecStart/bin[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.669 | TNS=-70.773 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net u_tdc/u_DecStart/bin[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.666 | TNS=-70.745 |
INFO: [Physopt 32-702] Processed net u_tdc/u_FineDelay/oFFStart[232]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_Coarse_1/count[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_enabler/rst. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rst_tdc_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_EdgeDetector_1/wEDGE_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_Coarse_2/count[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.666 | TNS=-70.745 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2108.844 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 164b7bee4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2108.844 ; gain = 12.332

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.666 | TNS=-70.745 |
INFO: [Physopt 32-702] Processed net u_tdc/u_merge/out[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/CoarseStamp_final13_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_merge_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_332_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net u_tdc/u_DecStart/bin_inferred_i_301_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-81] Processed net u_tdc/u_DecStart/bin_inferred_i_301_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_tdc/u_DecStart/bin_inferred_i_301_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.665 | TNS=-70.739 |
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net u_tdc/u_DecStart/bin_inferred_i_65_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_240_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_tdc/u_DecStart/bin_inferred_i_240_n_0. Critical path length was reduced through logic transformation on cell u_tdc/u_DecStart/bin_inferred_i_240_comp.
INFO: [Physopt 32-735] Processed net u_tdc/u_DecStart/bin_inferred_i_583_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.665 | TNS=-70.732 |
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_307_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/CoarseStamp_final[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_tdc/u_FineDelay/oFFStart[378].  Re-placed instance u_tdc/u_FineDelay/StartFlipFlops[378].Startff
INFO: [Physopt 32-735] Processed net u_tdc/u_FineDelay/oFFStart[378]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.663 | TNS=-70.720 |
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_110_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net u_tdc/u_DecStart/bin_inferred_i_67_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net u_tdc/u_DecStart/bin_inferred_i_67_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.662 | TNS=-70.714 |
INFO: [Physopt 32-81] Processed net u_tdc/u_FineDelay/oFFStart[378]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_tdc/u_FineDelay/oFFStart[378]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.659 | TNS=-70.696 |
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net u_tdc/u_DecStart/bin_inferred_i_45_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.658 | TNS=-70.665 |
INFO: [Physopt 32-134] Processed net u_tdc/u_DecStart/bin_inferred_i_301_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_301_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_tdc/u_DecStart/bin_inferred_i_591_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_tdc/u_DecStart/bin_inferred_i_591_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.658 | TNS=-70.665 |
INFO: [Physopt 32-81] Processed net u_tdc/u_DecStart/bin_inferred_i_584_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_tdc/u_DecStart/bin_inferred_i_584_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.654 | TNS=-70.624 |
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_591_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_tdc/u_FineDelay/oFFStart[232]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_tdc/u_FineDelay/oFFStart[232]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.651 | TNS=-70.606 |
INFO: [Physopt 32-81] Processed net u_tdc/u_FineDelay/oFFStart[374]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_tdc/u_FineDelay/oFFStart[374]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.651 | TNS=-70.606 |
INFO: [Physopt 32-702] Processed net u_tdc/u_Coarse_1/count[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_enabler/rst. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rst_tdc_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_EdgeDetector_1/wEDGE_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_Coarse_2/count[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_merge/out[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/CoarseStamp_final13_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_merge_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_DecStart/bin_inferred_i_307_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/CoarseStamp_final[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_FineDelay/oFFStart[378]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_Coarse_1/count[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_enabler/rst. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rst_tdc_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_EdgeDetector_1/wEDGE_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_tdc/u_Coarse_2/count[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.651 | TNS=-70.606 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2127.719 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 164b7bee4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 2127.719 ; gain = 31.207
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2127.719 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.651 | TNS=-70.606 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.230  |          5.554  |           13  |              0  |                    45  |           0  |           2  |  00:00:30  |
|  Total          |          0.230  |          5.554  |           13  |              0  |                    45  |           0  |           3  |  00:00:30  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2127.719 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 22542909a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 2127.719 ; gain = 31.207
INFO: [Common 17-83] Releasing license: Implementation
323 Infos, 0 Warnings, 100 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 2127.719 ; gain = 45.730
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2144.938 ; gain = 4.957
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.364 . Memory (MB): peak = 2144.938 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.938 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2144.938 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2144.938 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2144.938 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.431 . Memory (MB): peak = 2144.938 ; gain = 4.957
INFO: [Common 17-1381] The checkpoint 'C:/Users/mique/Desktop/TDC-in-Artix-7/Final TDC_StartStop/Final TDC_StartStop.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f8e8ed57 ConstDB: 0 ShapeSum: 59de1d53 RouteDB: 0
Post Restoration Checksum: NetGraph: ed657b81 | NumContArr: d36f5a65 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 34626cb20

Time (s): cpu = 00:00:39 ; elapsed = 00:01:18 . Memory (MB): peak = 2364.871 ; gain = 207.812

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 34626cb20

Time (s): cpu = 00:00:39 ; elapsed = 00:01:18 . Memory (MB): peak = 2364.871 ; gain = 207.812

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 34626cb20

Time (s): cpu = 00:00:39 ; elapsed = 00:01:18 . Memory (MB): peak = 2364.871 ; gain = 207.812
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19b413e60

Time (s): cpu = 00:00:40 ; elapsed = 00:01:20 . Memory (MB): peak = 2506.941 ; gain = 349.883
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.554 | TNS=-63.116| WHS=-0.288 | THS=-11.998|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00020245 %
  Global Horizontal Routing Utilization  = 0.000198282 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3455
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3454
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1b901e0b1

Time (s): cpu = 00:00:42 ; elapsed = 00:01:21 . Memory (MB): peak = 2526.117 ; gain = 369.059

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1b901e0b1

Time (s): cpu = 00:00:42 ; elapsed = 00:01:21 . Memory (MB): peak = 2526.117 ; gain = 369.059

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 253dc0b18

Time (s): cpu = 00:00:43 ; elapsed = 00:01:22 . Memory (MB): peak = 2526.117 ; gain = 369.059
Phase 3 Initial Routing | Checksum: 253dc0b18

Time (s): cpu = 00:00:43 ; elapsed = 00:01:22 . Memory (MB): peak = 2526.117 ; gain = 369.059

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2733
 Number of Nodes with overlaps = 1898
 Number of Nodes with overlaps = 1110
 Number of Nodes with overlaps = 696
 Number of Nodes with overlaps = 443
 Number of Nodes with overlaps = 274
 Number of Nodes with overlaps = 168
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.131 | TNS=-80.902| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 161370f2d

Time (s): cpu = 00:01:29 ; elapsed = 00:01:48 . Memory (MB): peak = 2526.117 ; gain = 369.059

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 685
 Number of Nodes with overlaps = 493
 Number of Nodes with overlaps = 312
 Number of Nodes with overlaps = 157
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.459 | TNS=-86.325| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 226dadaf7

Time (s): cpu = 00:01:48 ; elapsed = 00:02:03 . Memory (MB): peak = 2526.117 ; gain = 369.059
Phase 4 Rip-up And Reroute | Checksum: 226dadaf7

Time (s): cpu = 00:01:48 ; elapsed = 00:02:03 . Memory (MB): peak = 2526.117 ; gain = 369.059

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 214773a21

Time (s): cpu = 00:01:48 ; elapsed = 00:02:03 . Memory (MB): peak = 2526.117 ; gain = 369.059
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.087 | TNS=-79.748| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 248c751f6

Time (s): cpu = 00:01:48 ; elapsed = 00:02:03 . Memory (MB): peak = 2526.117 ; gain = 369.059

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 248c751f6

Time (s): cpu = 00:01:48 ; elapsed = 00:02:03 . Memory (MB): peak = 2526.117 ; gain = 369.059
Phase 5 Delay and Skew Optimization | Checksum: 248c751f6

Time (s): cpu = 00:01:48 ; elapsed = 00:02:03 . Memory (MB): peak = 2526.117 ; gain = 369.059

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2221caa6d

Time (s): cpu = 00:01:49 ; elapsed = 00:02:03 . Memory (MB): peak = 2526.117 ; gain = 369.059
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.087 | TNS=-78.887| WHS=0.058  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2221caa6d

Time (s): cpu = 00:01:49 ; elapsed = 00:02:03 . Memory (MB): peak = 2526.117 ; gain = 369.059
Phase 6 Post Hold Fix | Checksum: 2221caa6d

Time (s): cpu = 00:01:49 ; elapsed = 00:02:03 . Memory (MB): peak = 2526.117 ; gain = 369.059

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.485029 %
  Global Horizontal Routing Utilization  = 0.525512 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.0541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2221caa6d

Time (s): cpu = 00:01:49 ; elapsed = 00:02:03 . Memory (MB): peak = 2526.117 ; gain = 369.059

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2221caa6d

Time (s): cpu = 00:01:49 ; elapsed = 00:02:03 . Memory (MB): peak = 2526.117 ; gain = 369.059

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 252540d88

Time (s): cpu = 00:01:49 ; elapsed = 00:02:04 . Memory (MB): peak = 2526.117 ; gain = 369.059

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.087 | TNS=-78.887| WHS=0.058  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 252540d88

Time (s): cpu = 00:01:49 ; elapsed = 00:02:04 . Memory (MB): peak = 2526.117 ; gain = 369.059
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 126ec40b2

Time (s): cpu = 00:01:49 ; elapsed = 00:02:04 . Memory (MB): peak = 2526.117 ; gain = 369.059
Ending Routing Task | Checksum: 126ec40b2

Time (s): cpu = 00:01:49 ; elapsed = 00:02:04 . Memory (MB): peak = 2526.117 ; gain = 369.059

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
341 Infos, 1 Warnings, 100 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:50 ; elapsed = 00:02:05 . Memory (MB): peak = 2526.117 ; gain = 381.180
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/mique/Desktop/TDC-in-Artix-7/Final TDC_StartStop/Final TDC_StartStop.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/mique/Desktop/TDC-in-Artix-7/Final TDC_StartStop/Final TDC_StartStop.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
351 Infos, 1 Warnings, 100 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2526.117 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.499 . Memory (MB): peak = 2526.117 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.117 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 2526.117 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2526.117 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2526.117 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.642 . Memory (MB): peak = 2526.117 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mique/Desktop/TDC-in-Artix-7/Final TDC_StartStop/Final TDC_StartStop.runs/impl_1/top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Jul 12 17:00:01 2024...
