
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/ISE/MainProject2LUT/pa.fromNcd.tcl
# create_project -name MainProject -dir "C:/ISE/MainProject2LUT/planAhead_run_4" -part xa6slx75fgg484-3
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "C:/ISE/MainProject2LUT/FPGA_top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/ISE/MainProject2LUT} }
# set_property target_constrs_file "FPGA_top.ucf" [current_fileset -constrset]
Adding file 'C:/ISE/MainProject2LUT/FPGA_top.ucf' to fileset 'constrs_1'
# add_files [list {FPGA_top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xa6slx75fgg484-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design FPGA_top.ngc ...
WARNING:NetListWriters:298 - No output is written to FPGA_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file FPGA_top.edif ...
ngc2edif: Total memory usage is 4310212 kilobytes

Parsing EDIF File [./planAhead_run_4/MainProject.data/cache/FPGA_top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/MainProject.data/cache/FPGA_top_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/aspartan6/xa6slx75/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/aspartan6/xa6slx75/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/aspartan6/xa6slx75/fgg484/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
CRITICAL WARNING: [Constraints 18-617] Could not create 'LOCK_PINS' constraint because 'invalid pin pair 'ALL''. [C:/ISE/MainProject2LUT/FPGA_top.ngc:723]
CRITICAL WARNING: [Constraints 18-617] Could not create 'LOCK_PINS' constraint because 'invalid pin pair 'ALL''. [C:/ISE/MainProject2LUT/FPGA_top.ngc:732]
CRITICAL WARNING: [Constraints 18-617] Could not create 'LOCK_PINS' constraint because 'invalid pin pair 'ALL''. [C:/ISE/MainProject2LUT/FPGA_top.ngc:741]
CRITICAL WARNING: [Constraints 18-617] Could not create 'LOCK_PINS' constraint because 'invalid pin pair 'ALL''. [C:/ISE/MainProject2LUT/FPGA_top.ngc:750]
CRITICAL WARNING: [Constraints 18-617] Could not create 'LOCK_PINS' constraint because 'invalid pin pair 'ALL''. [C:/ISE/MainProject2LUT/FPGA_top.ngc:916]
CRITICAL WARNING: [Constraints 18-617] Could not create 'LOCK_PINS' constraint because 'invalid pin pair 'ALL''. [C:/ISE/MainProject2LUT/FPGA_top.ngc:923]
CRITICAL WARNING: [Constraints 18-617] Could not create 'LOCK_PINS' constraint because 'invalid pin pair 'ALL''. [C:/ISE/MainProject2LUT/FPGA_top.ngc:930]
CRITICAL WARNING: [Constraints 18-617] Could not create 'LOCK_PINS' constraint because 'invalid pin pair 'ALL''. [C:/ISE/MainProject2LUT/FPGA_top.ngc:714]
Parsing UCF File [C:/ISE/MainProject2LUT/FPGA_top.ucf]
Finished Parsing UCF File [C:/ISE/MainProject2LUT/FPGA_top.ucf]
CRITICAL WARNING: [Constraints 18-329] No definition for group 'clk_GRP', timing constraint is ignored [C:/ISE/MainProject2LUT/FPGA_top.ucf:19]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LUT6_2 => LUT6_2 (LUT6, LUT5): 8 instances

Phase 0 | Netlist Checksum: 13e03785
link_design: Time (s): elapsed = 00:00:13 . Memory (MB): peak = 623.883 ; gain = 157.074
# read_xdl -file "C:/ISE/MainProject2LUT/FPGA_top.xdl"
INFO: [Designutils 20-669] Parsing Placement File : C:/ISE/MainProject2LUT/FPGA_top.xdl
INFO: [Designutils 20-658] Finished Parsing Placement File : C:/ISE/MainProject2LUT/FPGA_top.xdl
INFO: [Designutils 20-671] Placed 188 instances
read_xdl: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 639.238 ; gain = 15.355
# if {[catch {read_twx -name results_1 -file "C:/ISE/MainProject2LUT/FPGA_top.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"C:/ISE/MainProject2LUT/FPGA_top.twx\": $eInfo"
# }
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Sep 07 14:29:29 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
