#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b64de0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b41160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1b8b070 .functor NOT 1, L_0x1b8dc70, C4<0>, C4<0>, C4<0>;
L_0x1b8da00 .functor XOR 5, L_0x1b8d8c0, L_0x1b8d960, C4<00000>, C4<00000>;
L_0x1b8db60 .functor XOR 5, L_0x1b8da00, L_0x1b8dac0, C4<00000>, C4<00000>;
v0x1b8a3f0_0 .net *"_ivl_10", 4 0, L_0x1b8dac0;  1 drivers
v0x1b8a4f0_0 .net *"_ivl_12", 4 0, L_0x1b8db60;  1 drivers
v0x1b8a5d0_0 .net *"_ivl_2", 4 0, L_0x1b8d820;  1 drivers
v0x1b8a690_0 .net *"_ivl_4", 4 0, L_0x1b8d8c0;  1 drivers
v0x1b8a770_0 .net *"_ivl_6", 4 0, L_0x1b8d960;  1 drivers
v0x1b8a8a0_0 .net *"_ivl_8", 4 0, L_0x1b8da00;  1 drivers
v0x1b8a980_0 .var "clk", 0 0;
v0x1b8aa20_0 .var/2u "stats1", 159 0;
v0x1b8aae0_0 .var/2u "strobe", 0 0;
v0x1b8ac30_0 .net "sum_dut", 4 0, L_0x1b8d640;  1 drivers
v0x1b8acf0_0 .net "sum_ref", 4 0, L_0x1b8b3e0;  1 drivers
v0x1b8ad90_0 .net "tb_match", 0 0, L_0x1b8dc70;  1 drivers
v0x1b8ae30_0 .net "tb_mismatch", 0 0, L_0x1b8b070;  1 drivers
v0x1b8aef0_0 .net "x", 3 0, v0x1b86840_0;  1 drivers
v0x1b8afb0_0 .net "y", 3 0, v0x1b86900_0;  1 drivers
L_0x1b8d820 .concat [ 5 0 0 0], L_0x1b8b3e0;
L_0x1b8d8c0 .concat [ 5 0 0 0], L_0x1b8b3e0;
L_0x1b8d960 .concat [ 5 0 0 0], L_0x1b8d640;
L_0x1b8dac0 .concat [ 5 0 0 0], L_0x1b8b3e0;
L_0x1b8dc70 .cmp/eeq 5, L_0x1b8d820, L_0x1b8db60;
S_0x1b4ad10 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1b41160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1b50950_0 .net *"_ivl_0", 4 0, L_0x1b8b100;  1 drivers
L_0x7f17cfe7b018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b4e0e0_0 .net *"_ivl_3", 0 0, L_0x7f17cfe7b018;  1 drivers
v0x1b4b840_0 .net *"_ivl_4", 4 0, L_0x1b8b260;  1 drivers
L_0x7f17cfe7b060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b860f0_0 .net *"_ivl_7", 0 0, L_0x7f17cfe7b060;  1 drivers
v0x1b861d0_0 .net "sum", 4 0, L_0x1b8b3e0;  alias, 1 drivers
v0x1b86300_0 .net "x", 3 0, v0x1b86840_0;  alias, 1 drivers
v0x1b863e0_0 .net "y", 3 0, v0x1b86900_0;  alias, 1 drivers
L_0x1b8b100 .concat [ 4 1 0 0], v0x1b86840_0, L_0x7f17cfe7b018;
L_0x1b8b260 .concat [ 4 1 0 0], v0x1b86900_0, L_0x7f17cfe7b060;
L_0x1b8b3e0 .arith/sum 5, L_0x1b8b100, L_0x1b8b260;
S_0x1b86540 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1b41160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1b86760_0 .net "clk", 0 0, v0x1b8a980_0;  1 drivers
v0x1b86840_0 .var "x", 3 0;
v0x1b86900_0 .var "y", 3 0;
E_0x1b54650/0 .event negedge, v0x1b86760_0;
E_0x1b54650/1 .event posedge, v0x1b86760_0;
E_0x1b54650 .event/or E_0x1b54650/0, E_0x1b54650/1;
S_0x1b869e0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1b41160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1b89ba0_0 .net "c1", 0 0, L_0x1b8ba40;  1 drivers
v0x1b89c60_0 .net "c2", 0 0, L_0x1b8c230;  1 drivers
v0x1b89d70_0 .net "c3", 0 0, L_0x1b8ca10;  1 drivers
v0x1b89e60_0 .net "sum", 4 0, L_0x1b8d640;  alias, 1 drivers
v0x1b89f00_0 .net "x", 3 0, v0x1b86840_0;  alias, 1 drivers
v0x1b8a060_0 .net "y", 3 0, v0x1b86900_0;  alias, 1 drivers
L_0x1b8bb50 .part v0x1b86840_0, 0, 1;
L_0x1b8bc80 .part v0x1b86900_0, 0, 1;
L_0x1b8c340 .part v0x1b86840_0, 1, 1;
L_0x1b8c470 .part v0x1b86900_0, 1, 1;
L_0x1b8cb20 .part v0x1b86840_0, 2, 1;
L_0x1b8cc50 .part v0x1b86900_0, 2, 1;
L_0x1b8d310 .part v0x1b86840_0, 3, 1;
L_0x1b8d440 .part v0x1b86900_0, 3, 1;
LS_0x1b8d640_0_0 .concat8 [ 1 1 1 1], L_0x1b8b590, L_0x1b8beb0, L_0x1b8c640, L_0x1b8ce30;
LS_0x1b8d640_0_4 .concat8 [ 1 0 0 0], L_0x1b8d200;
L_0x1b8d640 .concat8 [ 4 1 0 0], LS_0x1b8d640_0_0, LS_0x1b8d640_0_4;
S_0x1b86bc0 .scope module, "fa0" "full_adder" 4 10, 4 46 0, S_0x1b869e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1b8b480 .functor XOR 1, L_0x1b8bb50, L_0x1b8bc80, C4<0>, C4<0>;
L_0x7f17cfe7b0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1b8b590 .functor XOR 1, L_0x1b8b480, L_0x7f17cfe7b0a8, C4<0>, C4<0>;
L_0x1b8b650 .functor AND 1, L_0x1b8bb50, L_0x1b8bc80, C4<1>, C4<1>;
L_0x1b8b790 .functor AND 1, L_0x1b8bc80, L_0x7f17cfe7b0a8, C4<1>, C4<1>;
L_0x1b8b880 .functor OR 1, L_0x1b8b650, L_0x1b8b790, C4<0>, C4<0>;
L_0x1b8b990 .functor AND 1, L_0x1b8bb50, L_0x7f17cfe7b0a8, C4<1>, C4<1>;
L_0x1b8ba40 .functor OR 1, L_0x1b8b880, L_0x1b8b990, C4<0>, C4<0>;
v0x1b86e50_0 .net *"_ivl_0", 0 0, L_0x1b8b480;  1 drivers
v0x1b86f50_0 .net *"_ivl_10", 0 0, L_0x1b8b990;  1 drivers
v0x1b87030_0 .net *"_ivl_4", 0 0, L_0x1b8b650;  1 drivers
v0x1b87120_0 .net *"_ivl_6", 0 0, L_0x1b8b790;  1 drivers
v0x1b87200_0 .net *"_ivl_8", 0 0, L_0x1b8b880;  1 drivers
v0x1b87330_0 .net "a", 0 0, L_0x1b8bb50;  1 drivers
v0x1b873f0_0 .net "b", 0 0, L_0x1b8bc80;  1 drivers
v0x1b874b0_0 .net "cin", 0 0, L_0x7f17cfe7b0a8;  1 drivers
v0x1b87570_0 .net "cout", 0 0, L_0x1b8ba40;  alias, 1 drivers
v0x1b87630_0 .net "sum", 0 0, L_0x1b8b590;  1 drivers
S_0x1b87790 .scope module, "fa1" "full_adder" 4 19, 4 46 0, S_0x1b869e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1b8be40 .functor XOR 1, L_0x1b8c340, L_0x1b8c470, C4<0>, C4<0>;
L_0x1b8beb0 .functor XOR 1, L_0x1b8be40, L_0x1b8ba40, C4<0>, C4<0>;
L_0x1b8bfb0 .functor AND 1, L_0x1b8c340, L_0x1b8c470, C4<1>, C4<1>;
L_0x1b8c020 .functor AND 1, L_0x1b8c470, L_0x1b8ba40, C4<1>, C4<1>;
L_0x1b8c0c0 .functor OR 1, L_0x1b8bfb0, L_0x1b8c020, C4<0>, C4<0>;
L_0x1b8c180 .functor AND 1, L_0x1b8c340, L_0x1b8ba40, C4<1>, C4<1>;
L_0x1b8c230 .functor OR 1, L_0x1b8c0c0, L_0x1b8c180, C4<0>, C4<0>;
v0x1b879f0_0 .net *"_ivl_0", 0 0, L_0x1b8be40;  1 drivers
v0x1b87ad0_0 .net *"_ivl_10", 0 0, L_0x1b8c180;  1 drivers
v0x1b87bb0_0 .net *"_ivl_4", 0 0, L_0x1b8bfb0;  1 drivers
v0x1b87ca0_0 .net *"_ivl_6", 0 0, L_0x1b8c020;  1 drivers
v0x1b87d80_0 .net *"_ivl_8", 0 0, L_0x1b8c0c0;  1 drivers
v0x1b87eb0_0 .net "a", 0 0, L_0x1b8c340;  1 drivers
v0x1b87f70_0 .net "b", 0 0, L_0x1b8c470;  1 drivers
v0x1b88030_0 .net "cin", 0 0, L_0x1b8ba40;  alias, 1 drivers
v0x1b880d0_0 .net "cout", 0 0, L_0x1b8c230;  alias, 1 drivers
v0x1b88200_0 .net "sum", 0 0, L_0x1b8beb0;  1 drivers
S_0x1b88390 .scope module, "fa2" "full_adder" 4 28, 4 46 0, S_0x1b869e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1b8c5d0 .functor XOR 1, L_0x1b8cb20, L_0x1b8cc50, C4<0>, C4<0>;
L_0x1b8c640 .functor XOR 1, L_0x1b8c5d0, L_0x1b8c230, C4<0>, C4<0>;
L_0x1b8c740 .functor AND 1, L_0x1b8cb20, L_0x1b8cc50, C4<1>, C4<1>;
L_0x1b8c7b0 .functor AND 1, L_0x1b8cc50, L_0x1b8c230, C4<1>, C4<1>;
L_0x1b8c850 .functor OR 1, L_0x1b8c740, L_0x1b8c7b0, C4<0>, C4<0>;
L_0x1b8c960 .functor AND 1, L_0x1b8cb20, L_0x1b8c230, C4<1>, C4<1>;
L_0x1b8ca10 .functor OR 1, L_0x1b8c850, L_0x1b8c960, C4<0>, C4<0>;
v0x1b88600_0 .net *"_ivl_0", 0 0, L_0x1b8c5d0;  1 drivers
v0x1b886e0_0 .net *"_ivl_10", 0 0, L_0x1b8c960;  1 drivers
v0x1b887c0_0 .net *"_ivl_4", 0 0, L_0x1b8c740;  1 drivers
v0x1b888b0_0 .net *"_ivl_6", 0 0, L_0x1b8c7b0;  1 drivers
v0x1b88990_0 .net *"_ivl_8", 0 0, L_0x1b8c850;  1 drivers
v0x1b88ac0_0 .net "a", 0 0, L_0x1b8cb20;  1 drivers
v0x1b88b80_0 .net "b", 0 0, L_0x1b8cc50;  1 drivers
v0x1b88c40_0 .net "cin", 0 0, L_0x1b8c230;  alias, 1 drivers
v0x1b88ce0_0 .net "cout", 0 0, L_0x1b8ca10;  alias, 1 drivers
v0x1b88e10_0 .net "sum", 0 0, L_0x1b8c640;  1 drivers
S_0x1b88fa0 .scope module, "fa3" "full_adder" 4 37, 4 46 0, S_0x1b869e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1b8cdc0 .functor XOR 1, L_0x1b8d310, L_0x1b8d440, C4<0>, C4<0>;
L_0x1b8ce30 .functor XOR 1, L_0x1b8cdc0, L_0x1b8ca10, C4<0>, C4<0>;
L_0x1b8cf30 .functor AND 1, L_0x1b8d310, L_0x1b8d440, C4<1>, C4<1>;
L_0x1b8cfa0 .functor AND 1, L_0x1b8d440, L_0x1b8ca10, C4<1>, C4<1>;
L_0x1b8d040 .functor OR 1, L_0x1b8cf30, L_0x1b8cfa0, C4<0>, C4<0>;
L_0x1b8d150 .functor AND 1, L_0x1b8d310, L_0x1b8ca10, C4<1>, C4<1>;
L_0x1b8d200 .functor OR 1, L_0x1b8d040, L_0x1b8d150, C4<0>, C4<0>;
v0x1b891e0_0 .net *"_ivl_0", 0 0, L_0x1b8cdc0;  1 drivers
v0x1b892e0_0 .net *"_ivl_10", 0 0, L_0x1b8d150;  1 drivers
v0x1b893c0_0 .net *"_ivl_4", 0 0, L_0x1b8cf30;  1 drivers
v0x1b894b0_0 .net *"_ivl_6", 0 0, L_0x1b8cfa0;  1 drivers
v0x1b89590_0 .net *"_ivl_8", 0 0, L_0x1b8d040;  1 drivers
v0x1b896c0_0 .net "a", 0 0, L_0x1b8d310;  1 drivers
v0x1b89780_0 .net "b", 0 0, L_0x1b8d440;  1 drivers
v0x1b89840_0 .net "cin", 0 0, L_0x1b8ca10;  alias, 1 drivers
v0x1b898e0_0 .net "cout", 0 0, L_0x1b8d200;  1 drivers
v0x1b89a10_0 .net "sum", 0 0, L_0x1b8ce30;  1 drivers
S_0x1b8a1f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1b41160;
 .timescale -12 -12;
E_0x1b54b00 .event anyedge, v0x1b8aae0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b8aae0_0;
    %nor/r;
    %assign/vec4 v0x1b8aae0_0, 0;
    %wait E_0x1b54b00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b86540;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b54650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1b86900_0, 0;
    %assign/vec4 v0x1b86840_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1b41160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b8a980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b8aae0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1b41160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b8a980_0;
    %inv;
    %store/vec4 v0x1b8a980_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1b41160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b86760_0, v0x1b8ae30_0, v0x1b8aef0_0, v0x1b8afb0_0, v0x1b8acf0_0, v0x1b8ac30_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1b41160;
T_5 ;
    %load/vec4 v0x1b8aa20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1b8aa20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b8aa20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1b8aa20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b8aa20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b8aa20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b8aa20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1b41160;
T_6 ;
    %wait E_0x1b54650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b8aa20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b8aa20_0, 4, 32;
    %load/vec4 v0x1b8ad90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1b8aa20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b8aa20_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b8aa20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b8aa20_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1b8acf0_0;
    %load/vec4 v0x1b8acf0_0;
    %load/vec4 v0x1b8ac30_0;
    %xor;
    %load/vec4 v0x1b8acf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1b8aa20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b8aa20_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1b8aa20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b8aa20_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/m2014_q4j/iter0/response31/top_module.sv";
