{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707926501921 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707926501922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 14 23:01:41 2024 " "Processing started: Wed Feb 14 23:01:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707926501922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707926501922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES_Key -c AES_Key " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES_Key -c AES_Key" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707926501922 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707926502825 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707926502826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/fpga_vhdl/crypto/aes/others/sbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/fpga_vhdl/crypto/aes/others/sbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SBox-rtl " "Found design unit 1: SBox-rtl" {  } { { "../../Others/SBox.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/Crypto/AES/Others/SBox.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707926521716 ""} { "Info" "ISGN_ENTITY_NAME" "1 SBox " "Found entity 1: SBox" {  } { { "../../Others/SBox.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/Crypto/AES/Others/SBox.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707926521716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707926521716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/fpga_vhdl/crypto/aes/key/subword.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/fpga_vhdl/crypto/aes/key/subword.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SubWord-rtl " "Found design unit 1: SubWord-rtl" {  } { { "../../Key/SubWord.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/Crypto/AES/Key/SubWord.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707926521728 ""} { "Info" "ISGN_ENTITY_NAME" "1 SubWord " "Found entity 1: SubWord" {  } { { "../../Key/SubWord.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/Crypto/AES/Key/SubWord.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707926521728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707926521728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/fpga_vhdl/crypto/aes/key/roundkeys.vhd 3 1 " "Found 3 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/fpga_vhdl/crypto/aes/key/roundkeys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_round_keys " "Found design unit 1: pkg_round_keys" {  } { { "../../Key/RoundKeys.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/Crypto/AES/Key/RoundKeys.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707926521737 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 RoundKeys-rtl " "Found design unit 2: RoundKeys-rtl" {  } { { "../../Key/RoundKeys.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/Crypto/AES/Key/RoundKeys.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707926521737 ""} { "Info" "ISGN_ENTITY_NAME" "1 RoundKeys " "Found entity 1: RoundKeys" {  } { { "../../Key/RoundKeys.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/Crypto/AES/Key/RoundKeys.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707926521737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707926521737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/fpga_vhdl/crypto/aes/key/rotword.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/fpga_vhdl/crypto/aes/key/rotword.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RotWord-rtl " "Found design unit 1: RotWord-rtl" {  } { { "../../Key/RotWord.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/Crypto/AES/Key/RotWord.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707926521746 ""} { "Info" "ISGN_ENTITY_NAME" "1 RotWord " "Found entity 1: RotWord" {  } { { "../../Key/RotWord.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/Crypto/AES/Key/RotWord.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707926521746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707926521746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/fpga_vhdl/crypto/aes/key/rcons.vhd 3 1 " "Found 3 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/fpga_vhdl/crypto/aes/key/rcons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_rcon " "Found design unit 1: pkg_rcon" {  } { { "../../Key/RCons.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/Crypto/AES/Key/RCons.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707926521755 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 RCons-rtl " "Found design unit 2: RCons-rtl" {  } { { "../../Key/RCons.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/Crypto/AES/Key/RCons.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707926521755 ""} { "Info" "ISGN_ENTITY_NAME" "1 RCons " "Found entity 1: RCons" {  } { { "../../Key/RCons.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/Crypto/AES/Key/RCons.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707926521755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707926521755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/fpga_vhdl/crypto/aes/key/keyround.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/fpga_vhdl/crypto/aes/key/keyround.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyRound-rtl " "Found design unit 1: KeyRound-rtl" {  } { { "../../Key/KeyRound.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/Crypto/AES/Key/KeyRound.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707926521765 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyRound " "Found entity 1: KeyRound" {  } { { "../../Key/KeyRound.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/Crypto/AES/Key/KeyRound.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707926521765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707926521765 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RoundKeys " "Elaborating entity \"RoundKeys\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707926521822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCons RCons:RCons_inst " "Elaborating entity \"RCons\" for hierarchy \"RCons:RCons_inst\"" {  } { { "../../Key/RoundKeys.vhd" "RCons_inst" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/Crypto/AES/Key/RoundKeys.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707926521854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyRound KeyRound:\\generateRoundKeys:1:KeyRound_inst " "Elaborating entity \"KeyRound\" for hierarchy \"KeyRound:\\generateRoundKeys:1:KeyRound_inst\"" {  } { { "../../Key/RoundKeys.vhd" "\\generateRoundKeys:1:KeyRound_inst" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/Crypto/AES/Key/RoundKeys.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707926521881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RotWord KeyRound:\\generateRoundKeys:1:KeyRound_inst\|RotWord:RotWord_inst " "Elaborating entity \"RotWord\" for hierarchy \"KeyRound:\\generateRoundKeys:1:KeyRound_inst\|RotWord:RotWord_inst\"" {  } { { "../../Key/KeyRound.vhd" "RotWord_inst" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/Crypto/AES/Key/KeyRound.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707926521893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubWord KeyRound:\\generateRoundKeys:1:KeyRound_inst\|SubWord:SubWord_inst " "Elaborating entity \"SubWord\" for hierarchy \"KeyRound:\\generateRoundKeys:1:KeyRound_inst\|SubWord:SubWord_inst\"" {  } { { "../../Key/KeyRound.vhd" "SubWord_inst" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/Crypto/AES/Key/KeyRound.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707926521911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SBox KeyRound:\\generateRoundKeys:1:KeyRound_inst\|SubWord:SubWord_inst\|SBox:\\generateSBoxes:0:SBox_inst " "Elaborating entity \"SBox\" for hierarchy \"KeyRound:\\generateRoundKeys:1:KeyRound_inst\|SubWord:SubWord_inst\|SBox:\\generateSBoxes:0:SBox_inst\"" {  } { { "../../Key/SubWord.vhd" "\\generateSBoxes:0:SBox_inst" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/Crypto/AES/Key/SubWord.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707926521921 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707926539801 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707926543651 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707926543651 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4416 " "Implemented 4416 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "128 " "Implemented 128 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707926544823 ""} { "Info" "ICUT_CUT_TM_OPINS" "1408 " "Implemented 1408 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707926544823 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2880 " "Implemented 2880 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707926544823 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707926544823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13409 " "Peak virtual memory: 13409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707926544857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 14 23:02:24 2024 " "Processing ended: Wed Feb 14 23:02:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707926544857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707926544857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707926544857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707926544857 ""}
