Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Feb 25 16:21:51 2023
| Host         : LAPTOP-7PHG5772 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cm3_core_wrapper_timing_summary_routed.rpt -pb cm3_core_wrapper_timing_summary_routed.pb -rpx cm3_core_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : cm3_core_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.909    -2721.767                   1555                10537        0.051        0.000                      0                10537        9.020        0.000                       0                  4215  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 10.000}       20.000          50.000          
SWCLK  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                -5.909    -2721.767                   1555                 8236        0.051        0.000                      0                 8236        9.020        0.000                       0                  4000  
SWCLK              86.960        0.000                      0                  362        0.160        0.000                      0                  362       49.500        0.000                       0                   215  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
SWCLK         CLK                 7.437        0.000                      0                  235        0.078        0.000                      0                  235  
CLK           SWCLK              10.874        0.000                      0                  128        0.164        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK                CLK                     11.081        0.000                      0                 1721        0.643        0.000                      0                 1721  
**async_default**  CLK                SWCLK                   17.382        0.000                      0                    2        0.244        0.000                      0                    2  
**async_default**  SWCLK              SWCLK                   94.538        0.000                      0                  180        0.695        0.000                      0                  180  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :         1555  Failing Endpoints,  Worst Slack       -5.909ns,  Total Violation    -2721.767ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.909ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_ex_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        25.490ns  (logic 5.857ns (22.978%)  route 19.632ns (77.022%))
  Logic Levels:           41  (LUT2=9 LUT3=8 LUT4=6 LUT5=8 LUT6=10)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 24.882 - 20.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.664     5.333    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X28Y20         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.518     5.851 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[15]/Q
                         net (fo=51, routed)          0.702     6.552    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[15]
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.124     6.676 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___59__0_i_4/O
                         net (fo=7, routed)           0.442     7.118    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___59__0_i_4_n_0
    SLICE_X31Y20         LUT3 (Prop_lut3_I2_O)        0.124     7.242 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[0]_i_2/O
                         net (fo=49, routed)          0.915     8.157    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/u_cm3_dpu_dec/sel_32_lsu_reg_de
    SLICE_X32Y19         LUT2 (Prop_lut2_I1_O)        0.124     8.281 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex[3]_i_2/O
                         net (fo=16, routed)          0.888     9.169    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex[3]_i_2_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I4_O)        0.150     9.319 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_alu_ctl_ex[10]_i_3/O
                         net (fo=18, routed)          0.872    10.191    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_alu_ctl_ex[10]_i_3_n_0
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.328    10.519 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___67_i_1/O
                         net (fo=17, routed)          0.620    11.139    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[11]_3
    SLICE_X32Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.263 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_alu_ctl_ex[18]_i_6/O
                         net (fo=19, routed)          0.731    11.994    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_alu_ctl_ex[18]_i_6_n_0
    SLICE_X28Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.118 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___61_i_19/O
                         net (fo=4, routed)           0.331    12.449    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___61_i_19_n_0
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124    12.573 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___61_i_10/O
                         net (fo=3, routed)           0.321    12.894    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/u_cm3_dpu_dec/instr_32_mla_de
    SLICE_X30Y24         LUT4 (Prop_lut4_I2_O)        0.124    13.018 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/mul_mla_track_ex_i_12/O
                         net (fo=1, routed)           0.162    13.180    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/mul_mla_track_ex_i_12_n_0
    SLICE_X30Y24         LUT5 (Prop_lut5_I0_O)        0.124    13.304 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/mul_mla_track_ex_i_9/O
                         net (fo=1, routed)           0.547    13.851    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/mul_mla_track_ex_i_9_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.975 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/mul_mla_track_ex_i_6/O
                         net (fo=1, routed)           0.149    14.124    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_mla_track_ex_reg_2
    SLICE_X29Y24         LUT3 (Prop_lut3_I1_O)        0.124    14.248 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_mla_track_ex_i_5/O
                         net (fo=2, routed)           0.298    14.546    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_mla_track_ex_i_5_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.670 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_rf_wr_d_en_ex_i_11/O
                         net (fo=1, routed)           0.151    14.822    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_rf_wr_d_en_ex_i_11_n_0
    SLICE_X31Y24         LUT5 (Prop_lut5_I3_O)        0.124    14.946 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_rf_wr_d_en_ex_i_4/O
                         net (fo=5, routed)           0.196    15.142    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_stall_ex
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.124    15.266 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/i___70_i_23/O
                         net (fo=5, routed)           0.519    15.785    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/alu_will_wr_rf_ex
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.124    15.909 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_25/O
                         net (fo=2, routed)           0.669    16.578    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_25_n_0
    SLICE_X33Y23         LUT4 (Prop_lut4_I0_O)        0.124    16.702 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_21/O
                         net (fo=1, routed)           0.590    17.292    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_21_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I4_O)        0.124    17.416 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_14/O
                         net (fo=1, routed)           0.617    18.034    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_14_n_0
    SLICE_X32Y25         LUT3 (Prop_lut3_I0_O)        0.124    18.158 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_10/O
                         net (fo=2, routed)           0.175    18.333    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/it_skid_ex[0]_i_3
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124    18.457 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/it_skid_ex[0]_i_9/O
                         net (fo=1, routed)           0.453    18.910    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/it_skid_ex_reg[0]_1
    SLICE_X31Y26         LUT5 (Prop_lut5_I4_O)        0.124    19.034 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/it_skid_ex[0]_i_3/O
                         net (fo=3, routed)           0.606    19.640    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_ls_allow_pline_de
    SLICE_X30Y28         LUT2 (Prop_lut2_I0_O)        0.124    19.764 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_10/O
                         net (fo=6, routed)           0.455    20.219    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_lsu_ctl_ex_reg[13]_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I1_O)        0.124    20.343 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_14/O
                         net (fo=1, routed)           0.423    20.765    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_14_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I3_O)        0.124    20.889 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_8/O
                         net (fo=1, routed)           0.404    21.294    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_8_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124    21.418 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_3/O
                         net (fo=2, routed)           0.300    21.718    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lsu_stall_ex
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.124    21.842 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/etm_cancel_i_4/O
                         net (fo=4, routed)           0.464    22.305    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_invoke_reg[0]
    SLICE_X26Y29         LUT2 (Prop_lut2_I1_O)        0.124    22.429 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___70_i_5/O
                         net (fo=2, routed)           0.657    23.086    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___70_i_5_n_0
    SLICE_X22Y29         LUT3 (Prop_lut3_I2_O)        0.124    23.210 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___70_i_1/O
                         net (fo=3, routed)           0.290    23.500    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec_n_134
    SLICE_X22Y29         LUT2 (Prop_lut2_I0_O)        0.124    23.624 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___70/O
                         net (fo=4, routed)           0.447    24.071    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_cond_code_ex_reg[0]
    SLICE_X21Y29         LUT6 (Prop_lut6_I0_O)        0.124    24.195 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_pc_ctl1_ex[1]_i_3/O
                         net (fo=2, routed)           0.161    24.356    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_invoke_reg_2
    SLICE_X21Y29         LUT2 (Prop_lut2_I0_O)        0.124    24.480 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=153, routed)         0.480    24.960    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/dpu_ivalid
    SLICE_X19Y28         LUT5 (Prop_lut5_I4_O)        0.124    25.084 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___61/O
                         net (fo=4, routed)           0.431    25.515    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___61_n_0
    SLICE_X19Y27         LUT3 (Prop_lut3_I2_O)        0.124    25.639 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___60/O
                         net (fo=5, routed)           0.386    26.026    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___60_n_0
    SLICE_X18Y27         LUT5 (Prop_lut5_I3_O)        0.124    26.150 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___63__2/O
                         net (fo=4, routed)           0.474    26.624    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/ialu_mcyc_state_ex_reg[0]_0
    SLICE_X19Y26         LUT3 (Prop_lut3_I2_O)        0.124    26.748 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/ialu_mcyc_state_ex[0]_i_2/O
                         net (fo=4, routed)           0.650    27.398    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex_reg[0]_1
    SLICE_X18Y25         LUT2 (Prop_lut2_I1_O)        0.124    27.522 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex[0]_i_8/O
                         net (fo=2, routed)           0.340    27.863    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex[0]_i_8_n_0
    SLICE_X19Y24         LUT6 (Prop_lut6_I2_O)        0.124    27.987 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex[0]_i_10/O
                         net (fo=1, routed)           0.149    28.136    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex[0]_i_10_n_0
    SLICE_X19Y24         LUT6 (Prop_lut6_I3_O)        0.124    28.260 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex[0]_i_7/O
                         net (fo=1, routed)           0.508    28.768    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex[0]_i_7_n_0
    SLICE_X18Y24         LUT6 (Prop_lut6_I4_O)        0.124    28.892 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex[0]_i_3/O
                         net (fo=1, routed)           0.430    29.322    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex[0]_i_3_n_0
    SLICE_X19Y25         LUT4 (Prop_lut4_I2_O)        0.124    29.446 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex[0]_i_1/O
                         net (fo=6, routed)           0.884    30.330    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/nxt_mcyc_state_ex[0]
    SLICE_X18Y26         LUT5 (Prop_lut5_I1_O)        0.149    30.479 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_ex[4]_i_2/O
                         net (fo=1, routed)           0.343    30.822    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/nxt_mul_input_sel_ex[4]
    SLICE_X16Y27         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_ex_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.489    24.882    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X16Y27         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_ex_reg[4]/C
                         clock pessimism              0.291    25.172    
                         clock uncertainty           -0.035    25.137    
    SLICE_X16Y27         FDCE (Setup_fdce_C_D)       -0.224    24.913    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_ex_reg[4]
  -------------------------------------------------------------------
                         required time                         24.913    
                         arrival time                         -30.822    
  -------------------------------------------------------------------
                         slack                                 -5.909    

Slack (VIOLATED) :        -5.743ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        25.583ns  (logic 6.103ns (23.855%)  route 19.480ns (76.145%))
  Logic Levels:           39  (LUT2=10 LUT3=6 LUT4=7 LUT5=7 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 24.885 - 20.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.664     5.333    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X28Y20         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.518     5.851 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[15]/Q
                         net (fo=51, routed)          0.702     6.552    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[15]
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.124     6.676 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___59__0_i_4/O
                         net (fo=7, routed)           0.442     7.118    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___59__0_i_4_n_0
    SLICE_X31Y20         LUT3 (Prop_lut3_I2_O)        0.124     7.242 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[0]_i_2/O
                         net (fo=49, routed)          0.915     8.157    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/u_cm3_dpu_dec/sel_32_lsu_reg_de
    SLICE_X32Y19         LUT2 (Prop_lut2_I1_O)        0.124     8.281 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex[3]_i_2/O
                         net (fo=16, routed)          0.888     9.169    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex[3]_i_2_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I4_O)        0.150     9.319 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_alu_ctl_ex[10]_i_3/O
                         net (fo=18, routed)          0.872    10.191    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_alu_ctl_ex[10]_i_3_n_0
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.328    10.519 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___67_i_1/O
                         net (fo=17, routed)          0.620    11.139    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[11]_3
    SLICE_X32Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.263 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_alu_ctl_ex[18]_i_6/O
                         net (fo=19, routed)          0.731    11.994    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_alu_ctl_ex[18]_i_6_n_0
    SLICE_X28Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.118 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___61_i_19/O
                         net (fo=4, routed)           0.331    12.449    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___61_i_19_n_0
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124    12.573 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___61_i_10/O
                         net (fo=3, routed)           0.321    12.894    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/u_cm3_dpu_dec/instr_32_mla_de
    SLICE_X30Y24         LUT4 (Prop_lut4_I2_O)        0.124    13.018 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/mul_mla_track_ex_i_12/O
                         net (fo=1, routed)           0.162    13.180    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/mul_mla_track_ex_i_12_n_0
    SLICE_X30Y24         LUT5 (Prop_lut5_I0_O)        0.124    13.304 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/mul_mla_track_ex_i_9/O
                         net (fo=1, routed)           0.547    13.851    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/mul_mla_track_ex_i_9_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.975 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/mul_mla_track_ex_i_6/O
                         net (fo=1, routed)           0.149    14.124    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_mla_track_ex_reg_2
    SLICE_X29Y24         LUT3 (Prop_lut3_I1_O)        0.124    14.248 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_mla_track_ex_i_5/O
                         net (fo=2, routed)           0.298    14.546    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_mla_track_ex_i_5_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.670 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_rf_wr_d_en_ex_i_11/O
                         net (fo=1, routed)           0.151    14.822    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_rf_wr_d_en_ex_i_11_n_0
    SLICE_X31Y24         LUT5 (Prop_lut5_I3_O)        0.124    14.946 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_rf_wr_d_en_ex_i_4/O
                         net (fo=5, routed)           0.196    15.142    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_stall_ex
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.124    15.266 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/i___70_i_23/O
                         net (fo=5, routed)           0.519    15.785    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/alu_will_wr_rf_ex
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.124    15.909 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_25/O
                         net (fo=2, routed)           0.669    16.578    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_25_n_0
    SLICE_X33Y23         LUT4 (Prop_lut4_I0_O)        0.124    16.702 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_21/O
                         net (fo=1, routed)           0.590    17.292    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_21_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I4_O)        0.124    17.416 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_14/O
                         net (fo=1, routed)           0.617    18.034    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_14_n_0
    SLICE_X32Y25         LUT3 (Prop_lut3_I0_O)        0.124    18.158 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_10/O
                         net (fo=2, routed)           0.175    18.333    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/it_skid_ex[0]_i_3
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124    18.457 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/it_skid_ex[0]_i_9/O
                         net (fo=1, routed)           0.453    18.910    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/it_skid_ex_reg[0]_1
    SLICE_X31Y26         LUT5 (Prop_lut5_I4_O)        0.124    19.034 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/it_skid_ex[0]_i_3/O
                         net (fo=3, routed)           0.606    19.640    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_ls_allow_pline_de
    SLICE_X30Y28         LUT2 (Prop_lut2_I0_O)        0.124    19.764 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_10/O
                         net (fo=6, routed)           0.455    20.219    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_lsu_ctl_ex_reg[13]_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I1_O)        0.124    20.343 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_14/O
                         net (fo=1, routed)           0.423    20.765    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_14_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I3_O)        0.124    20.889 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_8/O
                         net (fo=1, routed)           0.404    21.294    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_8_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124    21.418 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_3/O
                         net (fo=2, routed)           0.300    21.718    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lsu_stall_ex
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.124    21.842 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/etm_cancel_i_4/O
                         net (fo=4, routed)           0.464    22.305    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_invoke_reg[0]
    SLICE_X26Y29         LUT2 (Prop_lut2_I1_O)        0.124    22.429 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___70_i_5/O
                         net (fo=2, routed)           0.657    23.086    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___70_i_5_n_0
    SLICE_X22Y29         LUT3 (Prop_lut3_I2_O)        0.124    23.210 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___70_i_1/O
                         net (fo=3, routed)           0.290    23.500    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec_n_134
    SLICE_X22Y29         LUT2 (Prop_lut2_I0_O)        0.124    23.624 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___70/O
                         net (fo=4, routed)           0.447    24.071    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_cond_code_ex_reg[0]
    SLICE_X21Y29         LUT6 (Prop_lut6_I0_O)        0.124    24.195 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_pc_ctl1_ex[1]_i_3/O
                         net (fo=2, routed)           0.161    24.356    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_invoke_reg_2
    SLICE_X21Y29         LUT2 (Prop_lut2_I0_O)        0.124    24.480 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=153, routed)         0.827    25.307    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/dpu_ivalid
    SLICE_X27Y29         LUT2 (Prop_lut2_I1_O)        0.124    25.431 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___52/O
                         net (fo=6, routed)           0.692    26.122    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___52_n_0
    SLICE_X27Y28         LUT2 (Prop_lut2_I1_O)        0.150    26.272 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___47/O
                         net (fo=7, routed)           0.846    27.118    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/state[5]_i_27[0]
    SLICE_X30Y29         LUT4 (Prop_lut4_I0_O)        0.326    27.444 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/i___30_i_3/O
                         net (fo=2, routed)           0.511    27.955    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]_8
    SLICE_X31Y29         LUT4 (Prop_lut4_I3_O)        0.124    28.079 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___30_i_2/O
                         net (fo=10, routed)          0.614    28.693    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_reg
    SLICE_X32Y32         LUT5 (Prop_lut5_I3_O)        0.124    28.817 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[3]_i_12/O
                         net (fo=1, routed)           0.000    28.817    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[3]_i_12_n_0
    SLICE_X32Y32         MUXF7 (Prop_muxf7_I0_O)      0.241    29.058 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]_i_9/O
                         net (fo=1, routed)           0.454    29.513    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]_i_9_n_0
    SLICE_X33Y31         LUT5 (Prop_lut5_I2_O)        0.298    29.811 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[3]_i_4/O
                         net (fo=1, routed)           0.641    30.452    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[3]_i_4_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I4_O)        0.124    30.576 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[3]_i_1/O
                         net (fo=1, routed)           0.340    30.916    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state[3]
    SLICE_X33Y30         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.492    24.885    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/HCLK
    SLICE_X33Y30         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]/C
                         clock pessimism              0.391    25.276    
                         clock uncertainty           -0.035    25.240    
    SLICE_X33Y30         FDCE (Setup_fdce_C_D)       -0.067    25.173    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]
  -------------------------------------------------------------------
                         required time                         25.173    
                         arrival time                         -30.916    
  -------------------------------------------------------------------
                         slack                                 -5.743    

Slack (VIOLATED) :        -5.590ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        25.574ns  (logic 5.865ns (22.933%)  route 19.709ns (77.067%))
  Logic Levels:           37  (LUT2=8 LUT3=4 LUT4=4 LUT5=12 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 24.883 - 20.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.667     5.336    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X23Y36         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDCE (Prop_fdce_C_Q)         0.456     5.792 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/Q
                         net (fo=9, routed)           0.461     6.252    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_tail_reg_1
    SLICE_X22Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.376 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/i___75_i_2/O
                         net (fo=8, routed)           0.800     7.177    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_fmask_reg
    SLICE_X27Y35         LUT2 (Prop_lut2_I1_O)        0.124     7.301 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/hfsr_min[2]_i_5/O
                         net (fo=10, routed)          0.626     7.927    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/fpb_matched_proti[3]_i_2
    SLICE_X28Y35         LUT3 (Prop_lut3_I0_O)        0.124     8.051 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/unalign_prot[3]_i_7/O
                         net (fo=13, routed)          0.470     8.520    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/fpb_matched_proti[3]_i_299_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I0_O)        0.124     8.644 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/i___277_i_49/O
                         net (fo=29, routed)          0.764     9.408    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_maskgen/region_comp_en
    SLICE_X30Y34         LUT5 (Prop_lut5_I1_O)        0.150     9.558 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_maskgen/i_/i___277_i_133/O
                         net (fo=6, routed)           0.837    10.395    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/region_mask[24]
    SLICE_X30Y35         LUT5 (Prop_lut5_I2_O)        0.348    10.743 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_164/O
                         net (fo=1, routed)           0.493    11.237    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_164_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.361 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_134/O
                         net (fo=1, routed)           0.313    11.674    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_134_n_0
    SLICE_X30Y36         LUT4 (Prop_lut4_I2_O)        0.124    11.798 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_86/O
                         net (fo=2, routed)           0.850    12.647    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/sr_sel[1]
    SLICE_X32Y36         LUT6 (Prop_lut6_I2_O)        0.124    12.771 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_50/O
                         net (fo=1, routed)           0.799    13.571    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_50_n_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124    13.695 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_22/O
                         net (fo=7, routed)           0.715    14.410    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/rgn_dhit_7
    SLICE_X33Y37         LUT6 (Prop_lut6_I5_O)        0.124    14.534 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/i___277_i_9/O
                         net (fo=7, routed)           0.341    14.875    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/str_stat_ex[1]_i_4
    SLICE_X33Y38         LUT5 (Prop_lut5_I4_O)        0.124    14.999 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/str_stat_ex[1]_i_10/O
                         net (fo=7, routed)           0.530    15.528    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/p_2_in
    SLICE_X32Y37         MUXF7 (Prop_muxf7_S_O)       0.292    15.820 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/unalign_prot_reg[3]_i_9/O
                         net (fo=2, routed)           0.964    16.785    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/attrsd[0]
    SLICE_X31Y36         LUT5 (Prop_lut5_I1_O)        0.325    17.110 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/unalign_prot[3]_i_4/O
                         net (fo=1, routed)           0.575    17.685    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/d_outer_cacheable
    SLICE_X31Y34         LUT5 (Prop_lut5_I2_O)        0.326    18.011 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/unalign_prot[3]_i_1/O
                         net (fo=1, routed)           0.577    18.587    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/aligned_priv_reg_0[1]
    SLICE_X28Y30         LUT6 (Prop_lut6_I4_O)        0.124    18.711 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/str_stat_ex[1]_i_3/O
                         net (fo=8, routed)           0.186    18.897    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X28Y30         LUT4 (Prop_lut4_I3_O)        0.124    19.021 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_17/O
                         net (fo=6, routed)           0.589    19.610    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_st_imm_nonbuf_ex
    SLICE_X30Y28         LUT2 (Prop_lut2_I1_O)        0.124    19.734 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_10/O
                         net (fo=6, routed)           0.455    20.189    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_lsu_ctl_ex_reg[13]_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I1_O)        0.124    20.313 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_14/O
                         net (fo=1, routed)           0.423    20.736    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_14_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I3_O)        0.124    20.860 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_8/O
                         net (fo=1, routed)           0.404    21.264    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_8_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124    21.388 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_3/O
                         net (fo=2, routed)           0.300    21.688    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lsu_stall_ex
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.124    21.812 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/etm_cancel_i_4/O
                         net (fo=4, routed)           0.464    22.276    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_invoke_reg[0]
    SLICE_X26Y29         LUT2 (Prop_lut2_I1_O)        0.124    22.400 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___70_i_5/O
                         net (fo=2, routed)           0.657    23.056    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___70_i_5_n_0
    SLICE_X22Y29         LUT3 (Prop_lut3_I2_O)        0.124    23.180 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___70_i_1/O
                         net (fo=3, routed)           0.290    23.471    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec_n_134
    SLICE_X22Y29         LUT2 (Prop_lut2_I0_O)        0.124    23.595 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___70/O
                         net (fo=4, routed)           0.447    24.042    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_cond_code_ex_reg[0]
    SLICE_X21Y29         LUT6 (Prop_lut6_I0_O)        0.124    24.166 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_pc_ctl1_ex[1]_i_3/O
                         net (fo=2, routed)           0.161    24.327    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_invoke_reg_2
    SLICE_X21Y29         LUT2 (Prop_lut2_I0_O)        0.124    24.451 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=153, routed)         0.693    25.144    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_alu_ctl_ex_reg[1]
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124    25.268 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_itfold_ex_i_1/O
                         net (fo=12, routed)          0.584    25.852    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_it_valid_ex_reg
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.124    25.976 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[0]_i_1/O
                         net (fo=11, routed)          0.527    26.502    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_fault_trk_reg_0
    SLICE_X27Y23         LUT2 (Prop_lut2_I0_O)        0.124    26.626 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___16_i_2/O
                         net (fo=10, routed)          0.508    27.134    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___16_i_2_n_0
    SLICE_X27Y21         LUT3 (Prop_lut3_I1_O)        0.124    27.258 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_rd_ptr[4]_i_2/O
                         net (fo=3, routed)           0.166    27.424    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_buf_rd_ptr_reg[4]_5
    SLICE_X27Y21         LUT5 (Prop_lut5_I4_O)        0.124    27.548 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/i___21_i_2/O
                         net (fo=9, routed)           0.530    28.078    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_buf_rd_ptr_reg[4]_1
    SLICE_X26Y21         LUT2 (Prop_lut2_I0_O)        0.124    28.202 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/instr_de[31]_i_6/O
                         net (fo=33, routed)          0.814    29.016    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[16]_4
    SLICE_X26Y19         LUT5 (Prop_lut5_I0_O)        0.124    29.140 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[11]_i_4/O
                         net (fo=1, routed)           0.162    29.301    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[11]_i_4_n_0
    SLICE_X26Y19         LUT6 (Prop_lut6_I5_O)        0.124    29.425 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[11]_i_3/O
                         net (fo=1, routed)           0.570    29.996    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[11]_i_3_n_0
    SLICE_X30Y19         LUT5 (Prop_lut5_I4_O)        0.124    30.120 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[11]_i_2/O
                         net (fo=1, routed)           0.666    30.786    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[11]_i_2_n_0
    SLICE_X30Y19         LUT5 (Prop_lut5_I0_O)        0.124    30.910 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[11]_i_1/O
                         net (fo=1, routed)           0.000    30.910    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[11]
    SLICE_X30Y19         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.491    24.884    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X30Y19         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[11]/C
                         clock pessimism              0.391    25.275    
                         clock uncertainty           -0.035    25.239    
    SLICE_X30Y19         FDCE (Setup_fdce_C_D)        0.081    25.320    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[11]
  -------------------------------------------------------------------
                         required time                         25.320    
                         arrival time                         -30.910    
  -------------------------------------------------------------------
                         slack                                 -5.590    

Slack (VIOLATED) :        -5.553ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        25.487ns  (logic 5.865ns (23.012%)  route 19.622ns (76.988%))
  Logic Levels:           37  (LUT2=7 LUT3=5 LUT4=4 LUT5=12 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 24.885 - 20.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.667     5.336    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X23Y36         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDCE (Prop_fdce_C_Q)         0.456     5.792 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/Q
                         net (fo=9, routed)           0.461     6.252    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_tail_reg_1
    SLICE_X22Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.376 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/i___75_i_2/O
                         net (fo=8, routed)           0.800     7.177    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_fmask_reg
    SLICE_X27Y35         LUT2 (Prop_lut2_I1_O)        0.124     7.301 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/hfsr_min[2]_i_5/O
                         net (fo=10, routed)          0.626     7.927    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/fpb_matched_proti[3]_i_2
    SLICE_X28Y35         LUT3 (Prop_lut3_I0_O)        0.124     8.051 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/unalign_prot[3]_i_7/O
                         net (fo=13, routed)          0.470     8.520    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/fpb_matched_proti[3]_i_299_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I0_O)        0.124     8.644 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/i___277_i_49/O
                         net (fo=29, routed)          0.764     9.408    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_maskgen/region_comp_en
    SLICE_X30Y34         LUT5 (Prop_lut5_I1_O)        0.150     9.558 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_maskgen/i_/i___277_i_133/O
                         net (fo=6, routed)           0.837    10.395    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/region_mask[24]
    SLICE_X30Y35         LUT5 (Prop_lut5_I2_O)        0.348    10.743 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_164/O
                         net (fo=1, routed)           0.493    11.237    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_164_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.361 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_134/O
                         net (fo=1, routed)           0.313    11.674    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_134_n_0
    SLICE_X30Y36         LUT4 (Prop_lut4_I2_O)        0.124    11.798 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_86/O
                         net (fo=2, routed)           0.850    12.647    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/sr_sel[1]
    SLICE_X32Y36         LUT6 (Prop_lut6_I2_O)        0.124    12.771 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_50/O
                         net (fo=1, routed)           0.799    13.571    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_50_n_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124    13.695 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_22/O
                         net (fo=7, routed)           0.715    14.410    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/rgn_dhit_7
    SLICE_X33Y37         LUT6 (Prop_lut6_I5_O)        0.124    14.534 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/i___277_i_9/O
                         net (fo=7, routed)           0.341    14.875    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/str_stat_ex[1]_i_4
    SLICE_X33Y38         LUT5 (Prop_lut5_I4_O)        0.124    14.999 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/str_stat_ex[1]_i_10/O
                         net (fo=7, routed)           0.530    15.528    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/p_2_in
    SLICE_X32Y37         MUXF7 (Prop_muxf7_S_O)       0.292    15.820 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/unalign_prot_reg[3]_i_9/O
                         net (fo=2, routed)           0.964    16.785    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/attrsd[0]
    SLICE_X31Y36         LUT5 (Prop_lut5_I1_O)        0.325    17.110 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/unalign_prot[3]_i_4/O
                         net (fo=1, routed)           0.575    17.685    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/d_outer_cacheable
    SLICE_X31Y34         LUT5 (Prop_lut5_I2_O)        0.326    18.011 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/unalign_prot[3]_i_1/O
                         net (fo=1, routed)           0.577    18.587    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/aligned_priv_reg_0[1]
    SLICE_X28Y30         LUT6 (Prop_lut6_I4_O)        0.124    18.711 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/str_stat_ex[1]_i_3/O
                         net (fo=8, routed)           0.186    18.897    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X28Y30         LUT4 (Prop_lut4_I3_O)        0.124    19.021 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_17/O
                         net (fo=6, routed)           0.589    19.610    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_st_imm_nonbuf_ex
    SLICE_X30Y28         LUT2 (Prop_lut2_I1_O)        0.124    19.734 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_10/O
                         net (fo=6, routed)           0.455    20.189    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_lsu_ctl_ex_reg[13]_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I1_O)        0.124    20.313 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_14/O
                         net (fo=1, routed)           0.423    20.736    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_14_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I3_O)        0.124    20.860 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_8/O
                         net (fo=1, routed)           0.404    21.264    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_8_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124    21.388 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_3/O
                         net (fo=2, routed)           0.300    21.688    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lsu_stall_ex
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.124    21.812 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/etm_cancel_i_4/O
                         net (fo=4, routed)           0.464    22.276    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_invoke_reg[0]
    SLICE_X26Y29         LUT2 (Prop_lut2_I1_O)        0.124    22.400 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___70_i_5/O
                         net (fo=2, routed)           0.657    23.056    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___70_i_5_n_0
    SLICE_X22Y29         LUT3 (Prop_lut3_I2_O)        0.124    23.180 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___70_i_1/O
                         net (fo=3, routed)           0.290    23.471    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec_n_134
    SLICE_X22Y29         LUT2 (Prop_lut2_I0_O)        0.124    23.595 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___70/O
                         net (fo=4, routed)           0.447    24.042    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_cond_code_ex_reg[0]
    SLICE_X21Y29         LUT6 (Prop_lut6_I0_O)        0.124    24.166 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_pc_ctl1_ex[1]_i_3/O
                         net (fo=2, routed)           0.161    24.327    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_invoke_reg_2
    SLICE_X21Y29         LUT2 (Prop_lut2_I0_O)        0.124    24.451 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=153, routed)         0.693    25.144    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_alu_ctl_ex_reg[1]
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124    25.268 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_itfold_ex_i_1/O
                         net (fo=12, routed)          0.584    25.852    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_it_valid_ex_reg
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.124    25.976 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[0]_i_1/O
                         net (fo=11, routed)          0.527    26.502    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_fault_trk_reg_0
    SLICE_X27Y23         LUT2 (Prop_lut2_I0_O)        0.124    26.626 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___16_i_2/O
                         net (fo=10, routed)          0.508    27.134    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___16_i_2_n_0
    SLICE_X27Y21         LUT3 (Prop_lut3_I1_O)        0.124    27.258 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_rd_ptr[4]_i_2/O
                         net (fo=3, routed)           0.166    27.424    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_buf_rd_ptr_reg[4]_5
    SLICE_X27Y21         LUT5 (Prop_lut5_I4_O)        0.124    27.548 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/i___21_i_2/O
                         net (fo=9, routed)           0.611    28.159    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[16]_5
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.124    28.283 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_14/O
                         net (fo=32, routed)          0.743    29.026    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_14_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124    29.150 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[9]_i_4/O
                         net (fo=1, routed)           0.433    29.583    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[9]_i_4_n_0
    SLICE_X29Y18         LUT6 (Prop_lut6_I5_O)        0.124    29.707 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[9]_i_3/O
                         net (fo=1, routed)           0.473    30.180    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[9]_i_3_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I4_O)        0.124    30.304 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[9]_i_2/O
                         net (fo=1, routed)           0.394    30.698    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[9]_i_2_n_0
    SLICE_X29Y18         LUT5 (Prop_lut5_I0_O)        0.124    30.822 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[9]_i_1/O
                         net (fo=1, routed)           0.000    30.822    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[9]
    SLICE_X29Y18         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.492    24.885    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X29Y18         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[9]/C
                         clock pessimism              0.391    25.276    
                         clock uncertainty           -0.035    25.240    
    SLICE_X29Y18         FDCE (Setup_fdce_C_D)        0.029    25.269    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[9]
  -------------------------------------------------------------------
                         required time                         25.269    
                         arrival time                         -30.822    
  -------------------------------------------------------------------
                         slack                                 -5.553    

Slack (VIOLATED) :        -5.545ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        25.485ns  (logic 5.832ns (22.884%)  route 19.653ns (77.116%))
  Logic Levels:           41  (LUT2=10 LUT3=8 LUT4=5 LUT5=8 LUT6=10)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.664     5.333    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X28Y20         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.518     5.851 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[15]/Q
                         net (fo=51, routed)          0.702     6.552    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[15]
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.124     6.676 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___59__0_i_4/O
                         net (fo=7, routed)           0.442     7.118    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___59__0_i_4_n_0
    SLICE_X31Y20         LUT3 (Prop_lut3_I2_O)        0.124     7.242 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[0]_i_2/O
                         net (fo=49, routed)          0.915     8.157    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/u_cm3_dpu_dec/sel_32_lsu_reg_de
    SLICE_X32Y19         LUT2 (Prop_lut2_I1_O)        0.124     8.281 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex[3]_i_2/O
                         net (fo=16, routed)          0.888     9.169    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex[3]_i_2_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I4_O)        0.150     9.319 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_alu_ctl_ex[10]_i_3/O
                         net (fo=18, routed)          0.872    10.191    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_alu_ctl_ex[10]_i_3_n_0
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.328    10.519 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___67_i_1/O
                         net (fo=17, routed)          0.620    11.139    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[11]_3
    SLICE_X32Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.263 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_alu_ctl_ex[18]_i_6/O
                         net (fo=19, routed)          0.731    11.994    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_alu_ctl_ex[18]_i_6_n_0
    SLICE_X28Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.118 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___61_i_19/O
                         net (fo=4, routed)           0.331    12.449    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___61_i_19_n_0
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124    12.573 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___61_i_10/O
                         net (fo=3, routed)           0.321    12.894    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/u_cm3_dpu_dec/instr_32_mla_de
    SLICE_X30Y24         LUT4 (Prop_lut4_I2_O)        0.124    13.018 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/mul_mla_track_ex_i_12/O
                         net (fo=1, routed)           0.162    13.180    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/mul_mla_track_ex_i_12_n_0
    SLICE_X30Y24         LUT5 (Prop_lut5_I0_O)        0.124    13.304 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/mul_mla_track_ex_i_9/O
                         net (fo=1, routed)           0.547    13.851    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/mul_mla_track_ex_i_9_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.975 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/mul_mla_track_ex_i_6/O
                         net (fo=1, routed)           0.149    14.124    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_mla_track_ex_reg_2
    SLICE_X29Y24         LUT3 (Prop_lut3_I1_O)        0.124    14.248 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_mla_track_ex_i_5/O
                         net (fo=2, routed)           0.298    14.546    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_mla_track_ex_i_5_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.670 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_rf_wr_d_en_ex_i_11/O
                         net (fo=1, routed)           0.151    14.822    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_rf_wr_d_en_ex_i_11_n_0
    SLICE_X31Y24         LUT5 (Prop_lut5_I3_O)        0.124    14.946 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_rf_wr_d_en_ex_i_4/O
                         net (fo=5, routed)           0.196    15.142    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_stall_ex
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.124    15.266 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/i___70_i_23/O
                         net (fo=5, routed)           0.519    15.785    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/alu_will_wr_rf_ex
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.124    15.909 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_25/O
                         net (fo=2, routed)           0.669    16.578    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_25_n_0
    SLICE_X33Y23         LUT4 (Prop_lut4_I0_O)        0.124    16.702 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_21/O
                         net (fo=1, routed)           0.590    17.292    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_21_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I4_O)        0.124    17.416 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_14/O
                         net (fo=1, routed)           0.617    18.034    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_14_n_0
    SLICE_X32Y25         LUT3 (Prop_lut3_I0_O)        0.124    18.158 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_10/O
                         net (fo=2, routed)           0.175    18.333    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/it_skid_ex[0]_i_3
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124    18.457 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/it_skid_ex[0]_i_9/O
                         net (fo=1, routed)           0.453    18.910    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/it_skid_ex_reg[0]_1
    SLICE_X31Y26         LUT5 (Prop_lut5_I4_O)        0.124    19.034 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/it_skid_ex[0]_i_3/O
                         net (fo=3, routed)           0.606    19.640    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_ls_allow_pline_de
    SLICE_X30Y28         LUT2 (Prop_lut2_I0_O)        0.124    19.764 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_10/O
                         net (fo=6, routed)           0.455    20.219    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_lsu_ctl_ex_reg[13]_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I1_O)        0.124    20.343 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_14/O
                         net (fo=1, routed)           0.423    20.765    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_14_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I3_O)        0.124    20.889 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_8/O
                         net (fo=1, routed)           0.404    21.294    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_8_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124    21.418 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_3/O
                         net (fo=2, routed)           0.300    21.718    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lsu_stall_ex
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.124    21.842 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/etm_cancel_i_4/O
                         net (fo=4, routed)           0.464    22.305    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_invoke_reg[0]
    SLICE_X26Y29         LUT2 (Prop_lut2_I1_O)        0.124    22.429 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___70_i_5/O
                         net (fo=2, routed)           0.657    23.086    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___70_i_5_n_0
    SLICE_X22Y29         LUT3 (Prop_lut3_I2_O)        0.124    23.210 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___70_i_1/O
                         net (fo=3, routed)           0.290    23.500    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec_n_134
    SLICE_X22Y29         LUT2 (Prop_lut2_I0_O)        0.124    23.624 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___70/O
                         net (fo=4, routed)           0.447    24.071    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_cond_code_ex_reg[0]
    SLICE_X21Y29         LUT6 (Prop_lut6_I0_O)        0.124    24.195 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_pc_ctl1_ex[1]_i_3/O
                         net (fo=2, routed)           0.161    24.356    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_invoke_reg_2
    SLICE_X21Y29         LUT2 (Prop_lut2_I0_O)        0.124    24.480 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=153, routed)         0.693    25.173    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_alu_ctl_ex_reg[1]
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124    25.297 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_itfold_ex_i_1/O
                         net (fo=12, routed)          0.584    25.881    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_it_valid_ex_reg
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.124    26.005 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[0]_i_1/O
                         net (fo=11, routed)          0.527    26.532    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_fault_trk_reg_0
    SLICE_X27Y23         LUT2 (Prop_lut2_I0_O)        0.124    26.656 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___16_i_2/O
                         net (fo=10, routed)          0.508    27.164    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___16_i_2_n_0
    SLICE_X27Y21         LUT3 (Prop_lut3_I1_O)        0.124    27.288 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_rd_ptr[4]_i_2/O
                         net (fo=3, routed)           0.166    27.453    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_buf_rd_ptr_reg[4]_5
    SLICE_X27Y21         LUT5 (Prop_lut5_I4_O)        0.124    27.577 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/i___21_i_2/O
                         net (fo=9, routed)           0.457    28.035    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_buf_rd_ptr_reg[4]_1
    SLICE_X27Y19         LUT2 (Prop_lut2_I0_O)        0.124    28.159 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/instr_de[15]_i_7/O
                         net (fo=18, routed)          0.793    28.952    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[15]_5
    SLICE_X27Y16         LUT6 (Prop_lut6_I0_O)        0.124    29.076 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[16]_i_4/O
                         net (fo=1, routed)           0.574    29.650    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[16]_i_4_n_0
    SLICE_X26Y15         LUT5 (Prop_lut5_I4_O)        0.124    29.774 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[16]_i_3/O
                         net (fo=1, routed)           0.302    30.077    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[16]_i_3_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.124    30.201 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[16]_i_2/O
                         net (fo=1, routed)           0.493    30.693    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[16]_i_2_n_0
    SLICE_X26Y16         LUT5 (Prop_lut5_I0_O)        0.124    30.817 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[16]_i_1/O
                         net (fo=1, routed)           0.000    30.817    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[16]_i_1_n_0
    SLICE_X26Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.495    24.888    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X26Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[16]/C
                         clock pessimism              0.391    25.279    
                         clock uncertainty           -0.035    25.243    
    SLICE_X26Y16         FDCE (Setup_fdce_C_D)        0.029    25.272    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[16]
  -------------------------------------------------------------------
                         required time                         25.272    
                         arrival time                         -30.817    
  -------------------------------------------------------------------
                         slack                                 -5.545    

Slack (VIOLATED) :        -5.520ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        25.505ns  (logic 6.194ns (24.286%)  route 19.311ns (75.714%))
  Logic Levels:           40  (LUT2=10 LUT3=7 LUT4=7 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 24.885 - 20.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.664     5.333    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X28Y20         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.518     5.851 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[15]/Q
                         net (fo=51, routed)          0.702     6.552    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[15]
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.124     6.676 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___59__0_i_4/O
                         net (fo=7, routed)           0.442     7.118    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___59__0_i_4_n_0
    SLICE_X31Y20         LUT3 (Prop_lut3_I2_O)        0.124     7.242 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[0]_i_2/O
                         net (fo=49, routed)          0.915     8.157    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/u_cm3_dpu_dec/sel_32_lsu_reg_de
    SLICE_X32Y19         LUT2 (Prop_lut2_I1_O)        0.124     8.281 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex[3]_i_2/O
                         net (fo=16, routed)          0.888     9.169    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex[3]_i_2_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I4_O)        0.150     9.319 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_alu_ctl_ex[10]_i_3/O
                         net (fo=18, routed)          0.872    10.191    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_alu_ctl_ex[10]_i_3_n_0
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.328    10.519 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___67_i_1/O
                         net (fo=17, routed)          0.620    11.139    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[11]_3
    SLICE_X32Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.263 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_alu_ctl_ex[18]_i_6/O
                         net (fo=19, routed)          0.731    11.994    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_alu_ctl_ex[18]_i_6_n_0
    SLICE_X28Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.118 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___61_i_19/O
                         net (fo=4, routed)           0.331    12.449    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___61_i_19_n_0
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124    12.573 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___61_i_10/O
                         net (fo=3, routed)           0.321    12.894    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/u_cm3_dpu_dec/instr_32_mla_de
    SLICE_X30Y24         LUT4 (Prop_lut4_I2_O)        0.124    13.018 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/mul_mla_track_ex_i_12/O
                         net (fo=1, routed)           0.162    13.180    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/mul_mla_track_ex_i_12_n_0
    SLICE_X30Y24         LUT5 (Prop_lut5_I0_O)        0.124    13.304 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/mul_mla_track_ex_i_9/O
                         net (fo=1, routed)           0.547    13.851    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/mul_mla_track_ex_i_9_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.975 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/mul_mla_track_ex_i_6/O
                         net (fo=1, routed)           0.149    14.124    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_mla_track_ex_reg_2
    SLICE_X29Y24         LUT3 (Prop_lut3_I1_O)        0.124    14.248 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_mla_track_ex_i_5/O
                         net (fo=2, routed)           0.298    14.546    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_mla_track_ex_i_5_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.670 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_rf_wr_d_en_ex_i_11/O
                         net (fo=1, routed)           0.151    14.822    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_rf_wr_d_en_ex_i_11_n_0
    SLICE_X31Y24         LUT5 (Prop_lut5_I3_O)        0.124    14.946 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_rf_wr_d_en_ex_i_4/O
                         net (fo=5, routed)           0.196    15.142    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_stall_ex
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.124    15.266 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/i___70_i_23/O
                         net (fo=5, routed)           0.519    15.785    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/alu_will_wr_rf_ex
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.124    15.909 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_25/O
                         net (fo=2, routed)           0.669    16.578    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_25_n_0
    SLICE_X33Y23         LUT4 (Prop_lut4_I0_O)        0.124    16.702 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_21/O
                         net (fo=1, routed)           0.590    17.292    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_21_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I4_O)        0.124    17.416 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_14/O
                         net (fo=1, routed)           0.617    18.034    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_14_n_0
    SLICE_X32Y25         LUT3 (Prop_lut3_I0_O)        0.124    18.158 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_10/O
                         net (fo=2, routed)           0.175    18.333    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/it_skid_ex[0]_i_3
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124    18.457 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/it_skid_ex[0]_i_9/O
                         net (fo=1, routed)           0.453    18.910    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/it_skid_ex_reg[0]_1
    SLICE_X31Y26         LUT5 (Prop_lut5_I4_O)        0.124    19.034 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/it_skid_ex[0]_i_3/O
                         net (fo=3, routed)           0.606    19.640    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_ls_allow_pline_de
    SLICE_X30Y28         LUT2 (Prop_lut2_I0_O)        0.124    19.764 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_10/O
                         net (fo=6, routed)           0.455    20.219    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_lsu_ctl_ex_reg[13]_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I1_O)        0.124    20.343 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_14/O
                         net (fo=1, routed)           0.423    20.765    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_14_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I3_O)        0.124    20.889 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_8/O
                         net (fo=1, routed)           0.404    21.294    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_8_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124    21.418 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_3/O
                         net (fo=2, routed)           0.300    21.718    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lsu_stall_ex
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.124    21.842 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/etm_cancel_i_4/O
                         net (fo=4, routed)           0.464    22.305    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_invoke_reg[0]
    SLICE_X26Y29         LUT2 (Prop_lut2_I1_O)        0.124    22.429 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___70_i_5/O
                         net (fo=2, routed)           0.657    23.086    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___70_i_5_n_0
    SLICE_X22Y29         LUT3 (Prop_lut3_I2_O)        0.124    23.210 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___70_i_1/O
                         net (fo=3, routed)           0.290    23.500    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec_n_134
    SLICE_X22Y29         LUT2 (Prop_lut2_I0_O)        0.124    23.624 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___70/O
                         net (fo=4, routed)           0.447    24.071    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_cond_code_ex_reg[0]
    SLICE_X21Y29         LUT6 (Prop_lut6_I0_O)        0.124    24.195 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_pc_ctl1_ex[1]_i_3/O
                         net (fo=2, routed)           0.161    24.356    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_invoke_reg_2
    SLICE_X21Y29         LUT2 (Prop_lut2_I0_O)        0.124    24.480 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=153, routed)         0.827    25.307    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/dpu_ivalid
    SLICE_X27Y29         LUT2 (Prop_lut2_I1_O)        0.124    25.431 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___52/O
                         net (fo=6, routed)           0.692    26.122    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___52_n_0
    SLICE_X27Y28         LUT2 (Prop_lut2_I1_O)        0.150    26.272 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___47/O
                         net (fo=7, routed)           0.846    27.118    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/state[5]_i_27[0]
    SLICE_X30Y29         LUT4 (Prop_lut4_I0_O)        0.326    27.444 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/i___30_i_3/O
                         net (fo=2, routed)           0.511    27.955    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]_8
    SLICE_X31Y29         LUT4 (Prop_lut4_I3_O)        0.124    28.079 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___30_i_2/O
                         net (fo=10, routed)          0.238    28.317    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu_n_55
    SLICE_X31Y29         LUT3 (Prop_lut3_I2_O)        0.124    28.441 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___30/O
                         net (fo=10, routed)          0.644    29.085    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[0]_30
    SLICE_X32Y31         LUT6 (Prop_lut6_I5_O)        0.124    29.209 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[0]_i_12/O
                         net (fo=1, routed)           0.428    29.638    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[0]_i_12_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124    29.762 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[0]_i_10/O
                         net (fo=1, routed)           0.000    29.762    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[0]_i_10_n_0
    SLICE_X32Y32         MUXF7 (Prop_muxf7_I0_O)      0.209    29.971 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[0]_i_5/O
                         net (fo=1, routed)           0.570    30.540    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[0]_i_5_n_0
    SLICE_X32Y30         LUT6 (Prop_lut6_I4_O)        0.297    30.837 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000    30.837    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state[0]
    SLICE_X32Y30         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.492    24.885    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/HCLK
    SLICE_X32Y30         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[0]/C
                         clock pessimism              0.391    25.276    
                         clock uncertainty           -0.035    25.240    
    SLICE_X32Y30         FDCE (Setup_fdce_C_D)        0.077    25.317    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         25.317    
                         arrival time                         -30.837    
  -------------------------------------------------------------------
                         slack                                 -5.520    

Slack (VIOLATED) :        -5.491ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        25.474ns  (logic 5.865ns (23.024%)  route 19.609ns (76.976%))
  Logic Levels:           37  (LUT2=7 LUT3=4 LUT4=5 LUT5=11 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 24.883 - 20.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.667     5.336    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X23Y36         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDCE (Prop_fdce_C_Q)         0.456     5.792 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/Q
                         net (fo=9, routed)           0.461     6.252    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_tail_reg_1
    SLICE_X22Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.376 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/i___75_i_2/O
                         net (fo=8, routed)           0.800     7.177    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_fmask_reg
    SLICE_X27Y35         LUT2 (Prop_lut2_I1_O)        0.124     7.301 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/hfsr_min[2]_i_5/O
                         net (fo=10, routed)          0.626     7.927    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/fpb_matched_proti[3]_i_2
    SLICE_X28Y35         LUT3 (Prop_lut3_I0_O)        0.124     8.051 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/unalign_prot[3]_i_7/O
                         net (fo=13, routed)          0.470     8.520    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/fpb_matched_proti[3]_i_299_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I0_O)        0.124     8.644 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/i___277_i_49/O
                         net (fo=29, routed)          0.764     9.408    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_maskgen/region_comp_en
    SLICE_X30Y34         LUT5 (Prop_lut5_I1_O)        0.150     9.558 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_maskgen/i_/i___277_i_133/O
                         net (fo=6, routed)           0.837    10.395    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/region_mask[24]
    SLICE_X30Y35         LUT5 (Prop_lut5_I2_O)        0.348    10.743 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_164/O
                         net (fo=1, routed)           0.493    11.237    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_164_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.361 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_134/O
                         net (fo=1, routed)           0.313    11.674    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_134_n_0
    SLICE_X30Y36         LUT4 (Prop_lut4_I2_O)        0.124    11.798 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_86/O
                         net (fo=2, routed)           0.850    12.647    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/sr_sel[1]
    SLICE_X32Y36         LUT6 (Prop_lut6_I2_O)        0.124    12.771 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_50/O
                         net (fo=1, routed)           0.799    13.571    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_50_n_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124    13.695 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_22/O
                         net (fo=7, routed)           0.715    14.410    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/rgn_dhit_7
    SLICE_X33Y37         LUT6 (Prop_lut6_I5_O)        0.124    14.534 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/i___277_i_9/O
                         net (fo=7, routed)           0.341    14.875    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/str_stat_ex[1]_i_4
    SLICE_X33Y38         LUT5 (Prop_lut5_I4_O)        0.124    14.999 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/str_stat_ex[1]_i_10/O
                         net (fo=7, routed)           0.530    15.528    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/p_2_in
    SLICE_X32Y37         MUXF7 (Prop_muxf7_S_O)       0.292    15.820 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/unalign_prot_reg[3]_i_9/O
                         net (fo=2, routed)           0.964    16.785    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/attrsd[0]
    SLICE_X31Y36         LUT5 (Prop_lut5_I1_O)        0.325    17.110 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/unalign_prot[3]_i_4/O
                         net (fo=1, routed)           0.575    17.685    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/d_outer_cacheable
    SLICE_X31Y34         LUT5 (Prop_lut5_I2_O)        0.326    18.011 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/unalign_prot[3]_i_1/O
                         net (fo=1, routed)           0.577    18.587    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/aligned_priv_reg_0[1]
    SLICE_X28Y30         LUT6 (Prop_lut6_I4_O)        0.124    18.711 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/str_stat_ex[1]_i_3/O
                         net (fo=8, routed)           0.186    18.897    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X28Y30         LUT4 (Prop_lut4_I3_O)        0.124    19.021 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_17/O
                         net (fo=6, routed)           0.589    19.610    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_st_imm_nonbuf_ex
    SLICE_X30Y28         LUT2 (Prop_lut2_I1_O)        0.124    19.734 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_10/O
                         net (fo=6, routed)           0.455    20.189    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_lsu_ctl_ex_reg[13]_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I1_O)        0.124    20.313 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_14/O
                         net (fo=1, routed)           0.423    20.736    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_14_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I3_O)        0.124    20.860 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_8/O
                         net (fo=1, routed)           0.404    21.264    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_8_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124    21.388 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_3/O
                         net (fo=2, routed)           0.300    21.688    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lsu_stall_ex
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.124    21.812 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/etm_cancel_i_4/O
                         net (fo=4, routed)           0.464    22.276    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_invoke_reg[0]
    SLICE_X26Y29         LUT2 (Prop_lut2_I1_O)        0.124    22.400 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___70_i_5/O
                         net (fo=2, routed)           0.657    23.056    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___70_i_5_n_0
    SLICE_X22Y29         LUT3 (Prop_lut3_I2_O)        0.124    23.180 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___70_i_1/O
                         net (fo=3, routed)           0.290    23.471    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec_n_134
    SLICE_X22Y29         LUT2 (Prop_lut2_I0_O)        0.124    23.595 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___70/O
                         net (fo=4, routed)           0.447    24.042    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_cond_code_ex_reg[0]
    SLICE_X21Y29         LUT6 (Prop_lut6_I0_O)        0.124    24.166 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_pc_ctl1_ex[1]_i_3/O
                         net (fo=2, routed)           0.161    24.327    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_invoke_reg_2
    SLICE_X21Y29         LUT2 (Prop_lut2_I0_O)        0.124    24.451 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=153, routed)         0.693    25.144    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_alu_ctl_ex_reg[1]
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124    25.268 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_itfold_ex_i_1/O
                         net (fo=12, routed)          0.584    25.852    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_it_valid_ex_reg
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.124    25.976 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[0]_i_1/O
                         net (fo=11, routed)          0.527    26.502    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_fault_trk_reg_0
    SLICE_X27Y23         LUT2 (Prop_lut2_I0_O)        0.124    26.626 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___16_i_2/O
                         net (fo=10, routed)          0.508    27.134    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___16_i_2_n_0
    SLICE_X27Y21         LUT3 (Prop_lut3_I1_O)        0.124    27.258 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_rd_ptr[4]_i_2/O
                         net (fo=3, routed)           0.166    27.424    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_buf_rd_ptr_reg[4]_5
    SLICE_X27Y21         LUT5 (Prop_lut5_I4_O)        0.124    27.548 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/i___21_i_2/O
                         net (fo=9, routed)           0.537    28.085    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[16]_5
    SLICE_X26Y21         LUT4 (Prop_lut4_I3_O)        0.124    28.209 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_13/O
                         net (fo=32, routed)          0.813    29.022    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_13_n_0
    SLICE_X28Y17         LUT6 (Prop_lut6_I3_O)        0.124    29.146 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[26]_i_4/O
                         net (fo=1, routed)           0.492    29.638    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[26]_i_4_n_0
    SLICE_X28Y17         LUT5 (Prop_lut5_I4_O)        0.124    29.762 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[26]_i_3/O
                         net (fo=1, routed)           0.305    30.067    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[26]_i_3_n_0
    SLICE_X28Y19         LUT6 (Prop_lut6_I2_O)        0.124    30.191 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[26]_i_2/O
                         net (fo=1, routed)           0.495    30.686    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[26]_i_2_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    30.810 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[26]_i_1/O
                         net (fo=1, routed)           0.000    30.810    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[26]_i_1_n_0
    SLICE_X30Y20         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.491    24.884    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X30Y20         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[26]/C
                         clock pessimism              0.391    25.275    
                         clock uncertainty           -0.035    25.239    
    SLICE_X30Y20         FDCE (Setup_fdce_C_D)        0.079    25.318    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[26]
  -------------------------------------------------------------------
                         required time                         25.318    
                         arrival time                         -30.810    
  -------------------------------------------------------------------
                         slack                                 -5.491    

Slack (VIOLATED) :        -5.491ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        25.432ns  (logic 5.832ns (22.931%)  route 19.600ns (77.069%))
  Logic Levels:           41  (LUT2=10 LUT3=8 LUT4=5 LUT5=8 LUT6=10)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 24.889 - 20.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.664     5.333    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X28Y20         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.518     5.851 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[15]/Q
                         net (fo=51, routed)          0.702     6.552    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[15]
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.124     6.676 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___59__0_i_4/O
                         net (fo=7, routed)           0.442     7.118    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___59__0_i_4_n_0
    SLICE_X31Y20         LUT3 (Prop_lut3_I2_O)        0.124     7.242 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[0]_i_2/O
                         net (fo=49, routed)          0.915     8.157    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/u_cm3_dpu_dec/sel_32_lsu_reg_de
    SLICE_X32Y19         LUT2 (Prop_lut2_I1_O)        0.124     8.281 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex[3]_i_2/O
                         net (fo=16, routed)          0.888     9.169    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex[3]_i_2_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I4_O)        0.150     9.319 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_alu_ctl_ex[10]_i_3/O
                         net (fo=18, routed)          0.872    10.191    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_alu_ctl_ex[10]_i_3_n_0
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.328    10.519 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___67_i_1/O
                         net (fo=17, routed)          0.620    11.139    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[11]_3
    SLICE_X32Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.263 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_alu_ctl_ex[18]_i_6/O
                         net (fo=19, routed)          0.731    11.994    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_alu_ctl_ex[18]_i_6_n_0
    SLICE_X28Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.118 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___61_i_19/O
                         net (fo=4, routed)           0.331    12.449    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___61_i_19_n_0
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124    12.573 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___61_i_10/O
                         net (fo=3, routed)           0.321    12.894    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/u_cm3_dpu_dec/instr_32_mla_de
    SLICE_X30Y24         LUT4 (Prop_lut4_I2_O)        0.124    13.018 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/mul_mla_track_ex_i_12/O
                         net (fo=1, routed)           0.162    13.180    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/mul_mla_track_ex_i_12_n_0
    SLICE_X30Y24         LUT5 (Prop_lut5_I0_O)        0.124    13.304 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/mul_mla_track_ex_i_9/O
                         net (fo=1, routed)           0.547    13.851    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/mul_mla_track_ex_i_9_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.975 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/mul_mla_track_ex_i_6/O
                         net (fo=1, routed)           0.149    14.124    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_mla_track_ex_reg_2
    SLICE_X29Y24         LUT3 (Prop_lut3_I1_O)        0.124    14.248 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_mla_track_ex_i_5/O
                         net (fo=2, routed)           0.298    14.546    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_mla_track_ex_i_5_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.670 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_rf_wr_d_en_ex_i_11/O
                         net (fo=1, routed)           0.151    14.822    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_rf_wr_d_en_ex_i_11_n_0
    SLICE_X31Y24         LUT5 (Prop_lut5_I3_O)        0.124    14.946 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_rf_wr_d_en_ex_i_4/O
                         net (fo=5, routed)           0.196    15.142    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_stall_ex
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.124    15.266 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/i___70_i_23/O
                         net (fo=5, routed)           0.519    15.785    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/alu_will_wr_rf_ex
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.124    15.909 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_25/O
                         net (fo=2, routed)           0.669    16.578    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_25_n_0
    SLICE_X33Y23         LUT4 (Prop_lut4_I0_O)        0.124    16.702 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_21/O
                         net (fo=1, routed)           0.590    17.292    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_21_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I4_O)        0.124    17.416 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_14/O
                         net (fo=1, routed)           0.617    18.034    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_14_n_0
    SLICE_X32Y25         LUT3 (Prop_lut3_I0_O)        0.124    18.158 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___70_i_10/O
                         net (fo=2, routed)           0.175    18.333    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/it_skid_ex[0]_i_3
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124    18.457 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/it_skid_ex[0]_i_9/O
                         net (fo=1, routed)           0.453    18.910    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/it_skid_ex_reg[0]_1
    SLICE_X31Y26         LUT5 (Prop_lut5_I4_O)        0.124    19.034 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/it_skid_ex[0]_i_3/O
                         net (fo=3, routed)           0.606    19.640    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_ls_allow_pline_de
    SLICE_X30Y28         LUT2 (Prop_lut2_I0_O)        0.124    19.764 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_10/O
                         net (fo=6, routed)           0.455    20.219    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_lsu_ctl_ex_reg[13]_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I1_O)        0.124    20.343 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_14/O
                         net (fo=1, routed)           0.423    20.765    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_14_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I3_O)        0.124    20.889 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_8/O
                         net (fo=1, routed)           0.404    21.294    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_8_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124    21.418 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_3/O
                         net (fo=2, routed)           0.300    21.718    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lsu_stall_ex
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.124    21.842 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/etm_cancel_i_4/O
                         net (fo=4, routed)           0.464    22.305    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_invoke_reg[0]
    SLICE_X26Y29         LUT2 (Prop_lut2_I1_O)        0.124    22.429 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___70_i_5/O
                         net (fo=2, routed)           0.657    23.086    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___70_i_5_n_0
    SLICE_X22Y29         LUT3 (Prop_lut3_I2_O)        0.124    23.210 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___70_i_1/O
                         net (fo=3, routed)           0.290    23.500    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec_n_134
    SLICE_X22Y29         LUT2 (Prop_lut2_I0_O)        0.124    23.624 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___70/O
                         net (fo=4, routed)           0.447    24.071    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_cond_code_ex_reg[0]
    SLICE_X21Y29         LUT6 (Prop_lut6_I0_O)        0.124    24.195 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_pc_ctl1_ex[1]_i_3/O
                         net (fo=2, routed)           0.161    24.356    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_invoke_reg_2
    SLICE_X21Y29         LUT2 (Prop_lut2_I0_O)        0.124    24.480 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=153, routed)         0.693    25.173    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_alu_ctl_ex_reg[1]
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124    25.297 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_itfold_ex_i_1/O
                         net (fo=12, routed)          0.584    25.881    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_it_valid_ex_reg
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.124    26.005 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[0]_i_1/O
                         net (fo=11, routed)          0.527    26.532    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_fault_trk_reg_0
    SLICE_X27Y23         LUT2 (Prop_lut2_I0_O)        0.124    26.656 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___16_i_2/O
                         net (fo=10, routed)          0.508    27.164    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___16_i_2_n_0
    SLICE_X27Y21         LUT3 (Prop_lut3_I1_O)        0.124    27.288 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_rd_ptr[4]_i_2/O
                         net (fo=3, routed)           0.166    27.453    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_buf_rd_ptr_reg[4]_5
    SLICE_X27Y21         LUT5 (Prop_lut5_I4_O)        0.124    27.577 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/i___21_i_2/O
                         net (fo=9, routed)           0.756    28.334    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch_n_128
    SLICE_X27Y18         LUT2 (Prop_lut2_I1_O)        0.124    28.458 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___21/O
                         net (fo=32, routed)          0.659    29.117    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_7_1
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.124    29.241 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[19]_i_5/O
                         net (fo=1, routed)           0.711    29.952    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[19]_i_5_n_0
    SLICE_X26Y14         LUT6 (Prop_lut6_I5_O)        0.124    30.076 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[19]_i_4/O
                         net (fo=1, routed)           0.280    30.356    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[19]_i_4_n_0
    SLICE_X26Y14         LUT6 (Prop_lut6_I2_O)        0.124    30.480 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[19]_i_3/O
                         net (fo=1, routed)           0.162    30.641    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[19]_i_3_n_0
    SLICE_X26Y14         LUT5 (Prop_lut5_I0_O)        0.124    30.765 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[19]_i_1/O
                         net (fo=1, routed)           0.000    30.765    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[19]_i_1_n_0
    SLICE_X26Y14         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.497    24.890    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X26Y14         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]/C
                         clock pessimism              0.391    25.281    
                         clock uncertainty           -0.035    25.245    
    SLICE_X26Y14         FDCE (Setup_fdce_C_D)        0.029    25.274    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]
  -------------------------------------------------------------------
                         required time                         25.274    
                         arrival time                         -30.765    
  -------------------------------------------------------------------
                         slack                                 -5.491    

Slack (VIOLATED) :        -5.489ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        25.426ns  (logic 5.865ns (23.067%)  route 19.561ns (76.933%))
  Logic Levels:           37  (LUT2=8 LUT3=4 LUT4=4 LUT5=12 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 24.885 - 20.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.667     5.336    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X23Y36         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDCE (Prop_fdce_C_Q)         0.456     5.792 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/Q
                         net (fo=9, routed)           0.461     6.252    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_tail_reg_1
    SLICE_X22Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.376 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/i___75_i_2/O
                         net (fo=8, routed)           0.800     7.177    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_fmask_reg
    SLICE_X27Y35         LUT2 (Prop_lut2_I1_O)        0.124     7.301 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/hfsr_min[2]_i_5/O
                         net (fo=10, routed)          0.626     7.927    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/fpb_matched_proti[3]_i_2
    SLICE_X28Y35         LUT3 (Prop_lut3_I0_O)        0.124     8.051 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/unalign_prot[3]_i_7/O
                         net (fo=13, routed)          0.470     8.520    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/fpb_matched_proti[3]_i_299_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I0_O)        0.124     8.644 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/i___277_i_49/O
                         net (fo=29, routed)          0.764     9.408    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_maskgen/region_comp_en
    SLICE_X30Y34         LUT5 (Prop_lut5_I1_O)        0.150     9.558 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_maskgen/i_/i___277_i_133/O
                         net (fo=6, routed)           0.837    10.395    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/region_mask[24]
    SLICE_X30Y35         LUT5 (Prop_lut5_I2_O)        0.348    10.743 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_164/O
                         net (fo=1, routed)           0.493    11.237    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_164_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.361 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_134/O
                         net (fo=1, routed)           0.313    11.674    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_134_n_0
    SLICE_X30Y36         LUT4 (Prop_lut4_I2_O)        0.124    11.798 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_86/O
                         net (fo=2, routed)           0.850    12.647    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/sr_sel[1]
    SLICE_X32Y36         LUT6 (Prop_lut6_I2_O)        0.124    12.771 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_50/O
                         net (fo=1, routed)           0.799    13.571    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_50_n_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124    13.695 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_22/O
                         net (fo=7, routed)           0.715    14.410    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/rgn_dhit_7
    SLICE_X33Y37         LUT6 (Prop_lut6_I5_O)        0.124    14.534 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/i___277_i_9/O
                         net (fo=7, routed)           0.341    14.875    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/str_stat_ex[1]_i_4
    SLICE_X33Y38         LUT5 (Prop_lut5_I4_O)        0.124    14.999 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/str_stat_ex[1]_i_10/O
                         net (fo=7, routed)           0.530    15.528    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/p_2_in
    SLICE_X32Y37         MUXF7 (Prop_muxf7_S_O)       0.292    15.820 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/unalign_prot_reg[3]_i_9/O
                         net (fo=2, routed)           0.964    16.785    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/attrsd[0]
    SLICE_X31Y36         LUT5 (Prop_lut5_I1_O)        0.325    17.110 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/unalign_prot[3]_i_4/O
                         net (fo=1, routed)           0.575    17.685    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/d_outer_cacheable
    SLICE_X31Y34         LUT5 (Prop_lut5_I2_O)        0.326    18.011 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/unalign_prot[3]_i_1/O
                         net (fo=1, routed)           0.577    18.587    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/aligned_priv_reg_0[1]
    SLICE_X28Y30         LUT6 (Prop_lut6_I4_O)        0.124    18.711 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/str_stat_ex[1]_i_3/O
                         net (fo=8, routed)           0.186    18.897    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X28Y30         LUT4 (Prop_lut4_I3_O)        0.124    19.021 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_17/O
                         net (fo=6, routed)           0.589    19.610    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_st_imm_nonbuf_ex
    SLICE_X30Y28         LUT2 (Prop_lut2_I1_O)        0.124    19.734 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_10/O
                         net (fo=6, routed)           0.455    20.189    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_lsu_ctl_ex_reg[13]_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I1_O)        0.124    20.313 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_14/O
                         net (fo=1, routed)           0.423    20.736    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_14_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I3_O)        0.124    20.860 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_8/O
                         net (fo=1, routed)           0.404    21.264    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_8_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124    21.388 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_3/O
                         net (fo=2, routed)           0.300    21.688    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lsu_stall_ex
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.124    21.812 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/etm_cancel_i_4/O
                         net (fo=4, routed)           0.464    22.276    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_invoke_reg[0]
    SLICE_X26Y29         LUT2 (Prop_lut2_I1_O)        0.124    22.400 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___70_i_5/O
                         net (fo=2, routed)           0.657    23.056    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___70_i_5_n_0
    SLICE_X22Y29         LUT3 (Prop_lut3_I2_O)        0.124    23.180 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___70_i_1/O
                         net (fo=3, routed)           0.290    23.471    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec_n_134
    SLICE_X22Y29         LUT2 (Prop_lut2_I0_O)        0.124    23.595 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___70/O
                         net (fo=4, routed)           0.447    24.042    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_cond_code_ex_reg[0]
    SLICE_X21Y29         LUT6 (Prop_lut6_I0_O)        0.124    24.166 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_pc_ctl1_ex[1]_i_3/O
                         net (fo=2, routed)           0.161    24.327    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_invoke_reg_2
    SLICE_X21Y29         LUT2 (Prop_lut2_I0_O)        0.124    24.451 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=153, routed)         0.693    25.144    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_alu_ctl_ex_reg[1]
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124    25.268 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_itfold_ex_i_1/O
                         net (fo=12, routed)          0.584    25.852    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_it_valid_ex_reg
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.124    25.976 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[0]_i_1/O
                         net (fo=11, routed)          0.527    26.502    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_fault_trk_reg_0
    SLICE_X27Y23         LUT2 (Prop_lut2_I0_O)        0.124    26.626 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___16_i_2/O
                         net (fo=10, routed)          0.508    27.134    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___16_i_2_n_0
    SLICE_X27Y21         LUT3 (Prop_lut3_I1_O)        0.124    27.258 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_rd_ptr[4]_i_2/O
                         net (fo=3, routed)           0.166    27.424    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_buf_rd_ptr_reg[4]_5
    SLICE_X27Y21         LUT5 (Prop_lut5_I4_O)        0.124    27.548 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/i___21_i_2/O
                         net (fo=9, routed)           0.530    28.078    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_buf_rd_ptr_reg[4]_1
    SLICE_X26Y21         LUT2 (Prop_lut2_I0_O)        0.124    28.202 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/instr_de[31]_i_6/O
                         net (fo=33, routed)          0.901    29.103    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[16]_4
    SLICE_X26Y18         LUT5 (Prop_lut5_I0_O)        0.124    29.227 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[5]_i_4/O
                         net (fo=1, routed)           0.307    29.534    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[5]_i_4_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I5_O)        0.124    29.658 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[5]_i_3/O
                         net (fo=1, routed)           0.426    30.084    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[5]_i_3_n_0
    SLICE_X30Y18         LUT5 (Prop_lut5_I4_O)        0.124    30.208 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[5]_i_2/O
                         net (fo=1, routed)           0.430    30.638    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[5]_i_2_n_0
    SLICE_X29Y18         LUT5 (Prop_lut5_I0_O)        0.124    30.762 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[5]_i_1/O
                         net (fo=1, routed)           0.000    30.762    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[5]
    SLICE_X29Y18         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.492    24.885    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X29Y18         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[5]/C
                         clock pessimism              0.391    25.276    
                         clock uncertainty           -0.035    25.240    
    SLICE_X29Y18         FDCE (Setup_fdce_C_D)        0.032    25.272    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[5]
  -------------------------------------------------------------------
                         required time                         25.272    
                         arrival time                         -30.762    
  -------------------------------------------------------------------
                         slack                                 -5.489    

Slack (VIOLATED) :        -5.472ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        25.460ns  (logic 5.865ns (23.036%)  route 19.595ns (76.964%))
  Logic Levels:           37  (LUT2=8 LUT3=4 LUT4=4 LUT5=12 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.667     5.336    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X23Y36         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDCE (Prop_fdce_C_Q)         0.456     5.792 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/Q
                         net (fo=9, routed)           0.461     6.252    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_tail_reg_1
    SLICE_X22Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.376 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/i___75_i_2/O
                         net (fo=8, routed)           0.800     7.177    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_fmask_reg
    SLICE_X27Y35         LUT2 (Prop_lut2_I1_O)        0.124     7.301 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/hfsr_min[2]_i_5/O
                         net (fo=10, routed)          0.626     7.927    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/fpb_matched_proti[3]_i_2
    SLICE_X28Y35         LUT3 (Prop_lut3_I0_O)        0.124     8.051 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/unalign_prot[3]_i_7/O
                         net (fo=13, routed)          0.470     8.520    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/fpb_matched_proti[3]_i_299_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I0_O)        0.124     8.644 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/i___277_i_49/O
                         net (fo=29, routed)          0.764     9.408    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_maskgen/region_comp_en
    SLICE_X30Y34         LUT5 (Prop_lut5_I1_O)        0.150     9.558 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_maskgen/i_/i___277_i_133/O
                         net (fo=6, routed)           0.837    10.395    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/region_mask[24]
    SLICE_X30Y35         LUT5 (Prop_lut5_I2_O)        0.348    10.743 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_164/O
                         net (fo=1, routed)           0.493    11.237    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_164_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.361 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_134/O
                         net (fo=1, routed)           0.313    11.674    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_134_n_0
    SLICE_X30Y36         LUT4 (Prop_lut4_I2_O)        0.124    11.798 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_86/O
                         net (fo=2, routed)           0.850    12.647    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/sr_sel[1]
    SLICE_X32Y36         LUT6 (Prop_lut6_I2_O)        0.124    12.771 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_50/O
                         net (fo=1, routed)           0.799    13.571    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_50_n_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124    13.695 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___277_i_22/O
                         net (fo=7, routed)           0.715    14.410    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/rgn_dhit_7
    SLICE_X33Y37         LUT6 (Prop_lut6_I5_O)        0.124    14.534 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/i___277_i_9/O
                         net (fo=7, routed)           0.341    14.875    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/str_stat_ex[1]_i_4
    SLICE_X33Y38         LUT5 (Prop_lut5_I4_O)        0.124    14.999 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/str_stat_ex[1]_i_10/O
                         net (fo=7, routed)           0.530    15.528    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/p_2_in
    SLICE_X32Y37         MUXF7 (Prop_muxf7_S_O)       0.292    15.820 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/unalign_prot_reg[3]_i_9/O
                         net (fo=2, routed)           0.964    16.785    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/attrsd[0]
    SLICE_X31Y36         LUT5 (Prop_lut5_I1_O)        0.325    17.110 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/unalign_prot[3]_i_4/O
                         net (fo=1, routed)           0.575    17.685    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/d_outer_cacheable
    SLICE_X31Y34         LUT5 (Prop_lut5_I2_O)        0.326    18.011 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/unalign_prot[3]_i_1/O
                         net (fo=1, routed)           0.577    18.587    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/aligned_priv_reg_0[1]
    SLICE_X28Y30         LUT6 (Prop_lut6_I4_O)        0.124    18.711 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/str_stat_ex[1]_i_3/O
                         net (fo=8, routed)           0.186    18.897    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X28Y30         LUT4 (Prop_lut4_I3_O)        0.124    19.021 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_17/O
                         net (fo=6, routed)           0.589    19.610    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_st_imm_nonbuf_ex
    SLICE_X30Y28         LUT2 (Prop_lut2_I1_O)        0.124    19.734 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_10/O
                         net (fo=6, routed)           0.455    20.189    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_lsu_ctl_ex_reg[13]_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I1_O)        0.124    20.313 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_14/O
                         net (fo=1, routed)           0.423    20.736    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_14_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I3_O)        0.124    20.860 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_8/O
                         net (fo=1, routed)           0.404    21.264    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_8_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124    21.388 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_3/O
                         net (fo=2, routed)           0.300    21.688    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lsu_stall_ex
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.124    21.812 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/etm_cancel_i_4/O
                         net (fo=4, routed)           0.464    22.276    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_invoke_reg[0]
    SLICE_X26Y29         LUT2 (Prop_lut2_I1_O)        0.124    22.400 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___70_i_5/O
                         net (fo=2, routed)           0.657    23.056    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___70_i_5_n_0
    SLICE_X22Y29         LUT3 (Prop_lut3_I2_O)        0.124    23.180 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___70_i_1/O
                         net (fo=3, routed)           0.290    23.471    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec_n_134
    SLICE_X22Y29         LUT2 (Prop_lut2_I0_O)        0.124    23.595 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___70/O
                         net (fo=4, routed)           0.447    24.042    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_cond_code_ex_reg[0]
    SLICE_X21Y29         LUT6 (Prop_lut6_I0_O)        0.124    24.166 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_pc_ctl1_ex[1]_i_3/O
                         net (fo=2, routed)           0.161    24.327    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_invoke_reg_2
    SLICE_X21Y29         LUT2 (Prop_lut2_I0_O)        0.124    24.451 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=153, routed)         0.693    25.144    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_alu_ctl_ex_reg[1]
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124    25.268 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_itfold_ex_i_1/O
                         net (fo=12, routed)          0.584    25.852    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_it_valid_ex_reg
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.124    25.976 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[0]_i_1/O
                         net (fo=11, routed)          0.527    26.502    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_fault_trk_reg_0
    SLICE_X27Y23         LUT2 (Prop_lut2_I0_O)        0.124    26.626 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___16_i_2/O
                         net (fo=10, routed)          0.508    27.134    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___16_i_2_n_0
    SLICE_X27Y21         LUT3 (Prop_lut3_I1_O)        0.124    27.258 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_rd_ptr[4]_i_2/O
                         net (fo=3, routed)           0.166    27.424    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_buf_rd_ptr_reg[4]_5
    SLICE_X27Y21         LUT5 (Prop_lut5_I4_O)        0.124    27.548 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/i___21_i_2/O
                         net (fo=9, routed)           0.756    28.304    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch_n_128
    SLICE_X27Y18         LUT2 (Prop_lut2_I1_O)        0.124    28.428 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___21/O
                         net (fo=32, routed)          0.708    29.136    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_7_1
    SLICE_X27Y13         LUT5 (Prop_lut5_I3_O)        0.124    29.260 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[2]_i_4/O
                         net (fo=1, routed)           0.542    29.802    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[2]_i_4_n_0
    SLICE_X27Y15         LUT6 (Prop_lut6_I5_O)        0.124    29.926 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[2]_i_3/O
                         net (fo=1, routed)           0.319    30.245    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[2]_i_3_n_0
    SLICE_X28Y15         LUT5 (Prop_lut5_I4_O)        0.124    30.369 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[2]_i_2/O
                         net (fo=1, routed)           0.303    30.672    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[2]_i_2_n_0
    SLICE_X28Y16         LUT5 (Prop_lut5_I0_O)        0.124    30.796 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[2]_i_1/O
                         net (fo=1, routed)           0.000    30.796    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[2]
    SLICE_X28Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.495    24.888    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X28Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[2]/C
                         clock pessimism              0.391    25.279    
                         clock uncertainty           -0.035    25.243    
    SLICE_X28Y16         FDCE (Setup_fdce_C_D)        0.081    25.324    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[2]
  -------------------------------------------------------------------
                         required time                         25.324    
                         arrival time                         -30.796    
  -------------------------------------------------------------------
                         slack                                 -5.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.557     1.469    cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y60         FDRE                                         r  cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/Q
                         net (fo=1, routed)           0.110     1.720    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X30Y59         SRLC32E                                      r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.827     1.986    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y59         SRLC32E                                      r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.500     1.486    
    SLICE_X30Y59         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.669    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.554     1.466    cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X25Y61         FDRE                                         r  cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y61         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.056     1.663    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X24Y61         SRLC32E                                      r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.823     1.982    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X24Y61         SRLC32E                                      r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.503     1.479    
    SLICE_X24Y61         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.596    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.230ns (49.951%)  route 0.230ns (50.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.552     1.464    cm3_core_i/CORTEXM3_AXI_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X21Y63         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y63         FDCE (Prop_fdce_C_Q)         0.128     1.592 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[8]/Q
                         net (fo=4, routed)           0.230     1.823    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_araddr[8]
    SLICE_X24Y67         LUT3 (Prop_lut3_I0_O)        0.102     1.925 r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.925    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0
    SLICE_X24Y67         FDRE                                         r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.817     1.976    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X24Y67         FDRE                                         r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[8]/C
                         clock pessimism             -0.252     1.725    
    SLICE_X24Y67         FDRE (Hold_fdre_C_D)         0.131     1.856    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.054%)  route 0.240ns (62.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.550     1.462    cm3_core_i/CORTEXM3_AXI_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X22Y67         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y67         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[19]/Q
                         net (fo=4, routed)           0.240     1.843    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awaddr[19]
    SLICE_X18Y68         FDRE                                         r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.819     1.978    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X18Y68         FDRE                                         r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[19]/C
                         clock pessimism             -0.252     1.727    
    SLICE_X18Y68         FDRE (Hold_fdre_C_D)         0.046     1.773    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.608%)  route 0.272ns (59.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.549     1.461    cm3_core_i/CORTEXM3_AXI_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X22Y68         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y68         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[25]/Q
                         net (fo=4, routed)           0.272     1.874    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_araddr[25]
    SLICE_X20Y69         LUT3 (Prop_lut3_I0_O)        0.045     1.919 r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[25]_i_1__0/O
                         net (fo=1, routed)           0.000     1.919    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[25]_i_1__0_n_0
    SLICE_X20Y69         FDRE                                         r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.817     1.976    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X20Y69         FDRE                                         r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]/C
                         clock pessimism             -0.252     1.725    
    SLICE_X20Y69         FDRE (Hold_fdre_C_D)         0.121     1.846    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.552     1.464    cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X24Y65         FDRE                                         r  cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y65         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.110     1.738    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X24Y64         SRLC32E                                      r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.820     1.979    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X24Y64         SRLC32E                                      r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.500     1.479    
    SLICE_X24Y64         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.662    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ASIZE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.395%)  route 0.257ns (64.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.554     1.466    cm3_core_i/CORTEXM3_AXI_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X21Y61         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ASIZE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y61         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ASIZE_reg[0]/Q
                         net (fo=4, routed)           0.257     1.865    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awsize[0]
    SLICE_X23Y64         FDRE                                         r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.820     1.979    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X23Y64         FDRE                                         r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]/C
                         clock pessimism             -0.252     1.728    
    SLICE_X23Y64         FDRE (Hold_fdre_C_D)         0.047     1.775    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.557     1.469    cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y60         FDRE                                         r  cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.119     1.717    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X30Y60         SRLC32E                                      r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.826     1.985    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y60         SRLC32E                                      r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.503     1.482    
    SLICE_X30Y60         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.611    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.185ns (38.731%)  route 0.293ns (61.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.551     1.463    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X21Y66         FDRE                                         r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y66         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[2]/Q
                         net (fo=1, routed)           0.293     1.897    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[2]
    SLICE_X22Y66         LUT3 (Prop_lut3_I2_O)        0.044     1.941 r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.941    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[2]_i_1__0_n_0
    SLICE_X22Y66         FDRE                                         r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.818     1.977    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X22Y66         FDRE                                         r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[2]/C
                         clock pessimism             -0.252     1.726    
    SLICE_X22Y66         FDRE (Hold_fdre_C_D)         0.107     1.833    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_htrans/d_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_htrans/q_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.586     1.498    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_htrans/HCLK
    SLICE_X37Y53         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_htrans/d_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_htrans/d_sync1_reg/Q
                         net (fo=1, routed)           0.056     1.695    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_htrans/d_sync1_reg_n_0
    SLICE_X37Y53         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_htrans/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.856     2.015    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_htrans/HCLK
    SLICE_X37Y53         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_htrans/q_reg/C
                         clock pessimism             -0.517     1.498    
    SLICE_X37Y53         FDCE (Hold_fdce_C_D)         0.075     1.573    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_htrans/q_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y10  cm3_core_i/CORTEXM3_AXI_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y10  cm3_core_i/CORTEXM3_AXI_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_1_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y3   cm3_core_i/CORTEXM3_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y3   cm3_core_i/CORTEXM3_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y3   cm3_core_i/CORTEXM3_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y3   cm3_core_i/CORTEXM3_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y13  cm3_core_i/CORTEXM3_AXI_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y13  cm3_core_i/CORTEXM3_AXI_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_2_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y6   cm3_core_i/CORTEXM3_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y6   cm3_core_i/CORTEXM3_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_3/CLKBWRCLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y62  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X24Y61  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X24Y61  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X24Y61  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X24Y61  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y62  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y62  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y62  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y59  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y59  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X24Y64  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X24Y64  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X24Y64  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X24Y62  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X24Y64  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X24Y62  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X24Y62  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X24Y62  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y68  cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y66  cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SWCLK
  To Clock:  SWCLK

Setup :            0  Failing Endpoints,  Worst Slack       86.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             86.960ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.664ns  (logic 2.408ns (19.014%)  route 10.256ns (80.986%))
  Logic Levels:           12  (LUT2=3 LUT3=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 104.881 - 100.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.738     5.407    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X37Y61         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.456     5.863 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/Q
                         net (fo=4, routed)           0.645     6.508    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg__0[2]
    SLICE_X37Y61         LUT2 (Prop_lut2_I1_O)        0.124     6.632 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_4/O
                         net (fo=2, routed)           0.514     7.145    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_4_n_0
    SLICE_X36Y61         LUT4 (Prop_lut4_I0_O)        0.124     7.269 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_4/O
                         net (fo=25, routed)          0.892     8.161    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_4_n_0
    SLICE_X41Y61         LUT2 (Prop_lut2_I1_O)        0.150     8.311 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_3/O
                         net (fo=41, routed)          1.479     9.790    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DbgClkEn
    SLICE_X39Y57         LUT3 (Prop_lut3_I0_O)        0.354    10.144 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufReq_i_2/O
                         net (fo=5, routed)           0.802    10.946    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufReq_i_2_n_0
    SLICE_X42Y56         LUT5 (Prop_lut5_I1_O)        0.332    11.278 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_2/O
                         net (fo=4, routed)           0.815    12.093    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_2_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.124    12.217 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_4/O
                         net (fo=1, routed)           0.469    12.686    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_4_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124    12.810 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3/O
                         net (fo=2, routed)           0.684    13.494    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.124    13.618 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4/O
                         net (fo=3, routed)           0.502    14.120    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.124    14.244 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3/O
                         net (fo=4, routed)           0.620    14.863    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.987 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=3, routed)           0.837    15.825    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X37Y56         LUT4 (Prop_lut4_I0_O)        0.124    15.949 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.327    17.276    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.124    17.400 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.671    18.071    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X35Y57         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.489   104.881    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X35Y57         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]/C
                         clock pessimism              0.391   105.272    
                         clock uncertainty           -0.035   105.237    
    SLICE_X35Y57         FDCE (Setup_fdce_C_CE)      -0.205   105.032    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]
  -------------------------------------------------------------------
                         required time                        105.032    
                         arrival time                         -18.071    
  -------------------------------------------------------------------
                         slack                                 86.960    

Slack (MET) :             86.960ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.664ns  (logic 2.408ns (19.014%)  route 10.256ns (80.986%))
  Logic Levels:           12  (LUT2=3 LUT3=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 104.881 - 100.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.738     5.407    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X37Y61         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.456     5.863 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/Q
                         net (fo=4, routed)           0.645     6.508    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg__0[2]
    SLICE_X37Y61         LUT2 (Prop_lut2_I1_O)        0.124     6.632 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_4/O
                         net (fo=2, routed)           0.514     7.145    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_4_n_0
    SLICE_X36Y61         LUT4 (Prop_lut4_I0_O)        0.124     7.269 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_4/O
                         net (fo=25, routed)          0.892     8.161    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_4_n_0
    SLICE_X41Y61         LUT2 (Prop_lut2_I1_O)        0.150     8.311 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_3/O
                         net (fo=41, routed)          1.479     9.790    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DbgClkEn
    SLICE_X39Y57         LUT3 (Prop_lut3_I0_O)        0.354    10.144 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufReq_i_2/O
                         net (fo=5, routed)           0.802    10.946    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufReq_i_2_n_0
    SLICE_X42Y56         LUT5 (Prop_lut5_I1_O)        0.332    11.278 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_2/O
                         net (fo=4, routed)           0.815    12.093    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_2_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.124    12.217 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_4/O
                         net (fo=1, routed)           0.469    12.686    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_4_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124    12.810 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3/O
                         net (fo=2, routed)           0.684    13.494    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.124    13.618 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4/O
                         net (fo=3, routed)           0.502    14.120    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.124    14.244 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3/O
                         net (fo=4, routed)           0.620    14.863    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.987 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=3, routed)           0.837    15.825    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X37Y56         LUT4 (Prop_lut4_I0_O)        0.124    15.949 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.327    17.276    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.124    17.400 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.671    18.071    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X35Y57         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.489   104.881    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X35Y57         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[2]/C
                         clock pessimism              0.391   105.272    
                         clock uncertainty           -0.035   105.237    
    SLICE_X35Y57         FDCE (Setup_fdce_C_CE)      -0.205   105.032    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[2]
  -------------------------------------------------------------------
                         required time                        105.032    
                         arrival time                         -18.071    
  -------------------------------------------------------------------
                         slack                                 86.960    

Slack (MET) :             86.960ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.664ns  (logic 2.408ns (19.014%)  route 10.256ns (80.986%))
  Logic Levels:           12  (LUT2=3 LUT3=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 104.881 - 100.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.738     5.407    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X37Y61         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.456     5.863 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/Q
                         net (fo=4, routed)           0.645     6.508    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg__0[2]
    SLICE_X37Y61         LUT2 (Prop_lut2_I1_O)        0.124     6.632 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_4/O
                         net (fo=2, routed)           0.514     7.145    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_4_n_0
    SLICE_X36Y61         LUT4 (Prop_lut4_I0_O)        0.124     7.269 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_4/O
                         net (fo=25, routed)          0.892     8.161    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_4_n_0
    SLICE_X41Y61         LUT2 (Prop_lut2_I1_O)        0.150     8.311 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_3/O
                         net (fo=41, routed)          1.479     9.790    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DbgClkEn
    SLICE_X39Y57         LUT3 (Prop_lut3_I0_O)        0.354    10.144 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufReq_i_2/O
                         net (fo=5, routed)           0.802    10.946    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufReq_i_2_n_0
    SLICE_X42Y56         LUT5 (Prop_lut5_I1_O)        0.332    11.278 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_2/O
                         net (fo=4, routed)           0.815    12.093    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_2_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.124    12.217 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_4/O
                         net (fo=1, routed)           0.469    12.686    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_4_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124    12.810 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3/O
                         net (fo=2, routed)           0.684    13.494    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.124    13.618 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4/O
                         net (fo=3, routed)           0.502    14.120    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.124    14.244 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3/O
                         net (fo=4, routed)           0.620    14.863    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.987 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=3, routed)           0.837    15.825    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X37Y56         LUT4 (Prop_lut4_I0_O)        0.124    15.949 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.327    17.276    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.124    17.400 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.671    18.071    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X35Y57         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.489   104.881    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X35Y57         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[3]/C
                         clock pessimism              0.391   105.272    
                         clock uncertainty           -0.035   105.237    
    SLICE_X35Y57         FDCE (Setup_fdce_C_CE)      -0.205   105.032    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[3]
  -------------------------------------------------------------------
                         required time                        105.032    
                         arrival time                         -18.071    
  -------------------------------------------------------------------
                         slack                                 86.960    

Slack (MET) :             87.084ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.538ns  (logic 2.408ns (19.205%)  route 10.130ns (80.795%))
  Logic Levels:           12  (LUT2=3 LUT3=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 104.879 - 100.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.738     5.407    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X37Y61         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.456     5.863 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/Q
                         net (fo=4, routed)           0.645     6.508    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg__0[2]
    SLICE_X37Y61         LUT2 (Prop_lut2_I1_O)        0.124     6.632 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_4/O
                         net (fo=2, routed)           0.514     7.145    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_4_n_0
    SLICE_X36Y61         LUT4 (Prop_lut4_I0_O)        0.124     7.269 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_4/O
                         net (fo=25, routed)          0.892     8.161    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_4_n_0
    SLICE_X41Y61         LUT2 (Prop_lut2_I1_O)        0.150     8.311 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_3/O
                         net (fo=41, routed)          1.479     9.790    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DbgClkEn
    SLICE_X39Y57         LUT3 (Prop_lut3_I0_O)        0.354    10.144 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufReq_i_2/O
                         net (fo=5, routed)           0.802    10.946    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufReq_i_2_n_0
    SLICE_X42Y56         LUT5 (Prop_lut5_I1_O)        0.332    11.278 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_2/O
                         net (fo=4, routed)           0.815    12.093    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_2_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.124    12.217 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_4/O
                         net (fo=1, routed)           0.469    12.686    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_4_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124    12.810 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3/O
                         net (fo=2, routed)           0.684    13.494    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.124    13.618 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4/O
                         net (fo=3, routed)           0.502    14.120    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.124    14.244 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3/O
                         net (fo=4, routed)           0.620    14.863    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.987 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=3, routed)           0.837    15.825    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X37Y56         LUT4 (Prop_lut4_I0_O)        0.124    15.949 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.327    17.276    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.124    17.400 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.546    17.946    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X33Y61         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.487   104.879    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y61         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]/C
                         clock pessimism              0.391   105.270    
                         clock uncertainty           -0.035   105.235    
    SLICE_X33Y61         FDCE (Setup_fdce_C_CE)      -0.205   105.030    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]
  -------------------------------------------------------------------
                         required time                        105.030    
                         arrival time                         -17.946    
  -------------------------------------------------------------------
                         slack                                 87.084    

Slack (MET) :             87.084ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.538ns  (logic 2.408ns (19.205%)  route 10.130ns (80.795%))
  Logic Levels:           12  (LUT2=3 LUT3=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 104.879 - 100.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.738     5.407    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X37Y61         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.456     5.863 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/Q
                         net (fo=4, routed)           0.645     6.508    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg__0[2]
    SLICE_X37Y61         LUT2 (Prop_lut2_I1_O)        0.124     6.632 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_4/O
                         net (fo=2, routed)           0.514     7.145    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_4_n_0
    SLICE_X36Y61         LUT4 (Prop_lut4_I0_O)        0.124     7.269 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_4/O
                         net (fo=25, routed)          0.892     8.161    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_4_n_0
    SLICE_X41Y61         LUT2 (Prop_lut2_I1_O)        0.150     8.311 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_3/O
                         net (fo=41, routed)          1.479     9.790    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DbgClkEn
    SLICE_X39Y57         LUT3 (Prop_lut3_I0_O)        0.354    10.144 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufReq_i_2/O
                         net (fo=5, routed)           0.802    10.946    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufReq_i_2_n_0
    SLICE_X42Y56         LUT5 (Prop_lut5_I1_O)        0.332    11.278 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_2/O
                         net (fo=4, routed)           0.815    12.093    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_2_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.124    12.217 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_4/O
                         net (fo=1, routed)           0.469    12.686    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_4_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124    12.810 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3/O
                         net (fo=2, routed)           0.684    13.494    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.124    13.618 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4/O
                         net (fo=3, routed)           0.502    14.120    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.124    14.244 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3/O
                         net (fo=4, routed)           0.620    14.863    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.987 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=3, routed)           0.837    15.825    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X37Y56         LUT4 (Prop_lut4_I0_O)        0.124    15.949 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.327    17.276    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.124    17.400 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.546    17.946    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X33Y61         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.487   104.879    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y61         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[9]/C
                         clock pessimism              0.391   105.270    
                         clock uncertainty           -0.035   105.235    
    SLICE_X33Y61         FDCE (Setup_fdce_C_CE)      -0.205   105.030    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[9]
  -------------------------------------------------------------------
                         required time                        105.030    
                         arrival time                         -17.946    
  -------------------------------------------------------------------
                         slack                                 87.084    

Slack (MET) :             87.102ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.521ns  (logic 2.408ns (19.231%)  route 10.113ns (80.769%))
  Logic Levels:           12  (LUT2=3 LUT3=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 104.880 - 100.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.738     5.407    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X37Y61         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.456     5.863 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/Q
                         net (fo=4, routed)           0.645     6.508    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg__0[2]
    SLICE_X37Y61         LUT2 (Prop_lut2_I1_O)        0.124     6.632 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_4/O
                         net (fo=2, routed)           0.514     7.145    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_4_n_0
    SLICE_X36Y61         LUT4 (Prop_lut4_I0_O)        0.124     7.269 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_4/O
                         net (fo=25, routed)          0.892     8.161    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_4_n_0
    SLICE_X41Y61         LUT2 (Prop_lut2_I1_O)        0.150     8.311 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_3/O
                         net (fo=41, routed)          1.479     9.790    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DbgClkEn
    SLICE_X39Y57         LUT3 (Prop_lut3_I0_O)        0.354    10.144 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufReq_i_2/O
                         net (fo=5, routed)           0.802    10.946    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufReq_i_2_n_0
    SLICE_X42Y56         LUT5 (Prop_lut5_I1_O)        0.332    11.278 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_2/O
                         net (fo=4, routed)           0.815    12.093    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_2_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.124    12.217 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_4/O
                         net (fo=1, routed)           0.469    12.686    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_4_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124    12.810 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3/O
                         net (fo=2, routed)           0.684    13.494    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.124    13.618 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4/O
                         net (fo=3, routed)           0.502    14.120    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.124    14.244 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3/O
                         net (fo=4, routed)           0.620    14.863    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.987 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=3, routed)           0.837    15.825    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X37Y56         LUT4 (Prop_lut4_I0_O)        0.124    15.949 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.327    17.276    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.124    17.400 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.528    17.928    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X35Y59         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.488   104.880    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X35Y59         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/C
                         clock pessimism              0.391   105.271    
                         clock uncertainty           -0.035   105.236    
    SLICE_X35Y59         FDCE (Setup_fdce_C_CE)      -0.205   105.031    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]
  -------------------------------------------------------------------
                         required time                        105.031    
                         arrival time                         -17.928    
  -------------------------------------------------------------------
                         slack                                 87.102    

Slack (MET) :             87.108ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.552ns  (logic 2.408ns (19.185%)  route 10.144ns (80.815%))
  Logic Levels:           12  (LUT2=3 LUT3=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 104.880 - 100.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.738     5.407    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X37Y61         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.456     5.863 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/Q
                         net (fo=4, routed)           0.645     6.508    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg__0[2]
    SLICE_X37Y61         LUT2 (Prop_lut2_I1_O)        0.124     6.632 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_4/O
                         net (fo=2, routed)           0.514     7.145    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_4_n_0
    SLICE_X36Y61         LUT4 (Prop_lut4_I0_O)        0.124     7.269 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_4/O
                         net (fo=25, routed)          0.892     8.161    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_4_n_0
    SLICE_X41Y61         LUT2 (Prop_lut2_I1_O)        0.150     8.311 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_3/O
                         net (fo=41, routed)          1.479     9.790    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DbgClkEn
    SLICE_X39Y57         LUT3 (Prop_lut3_I0_O)        0.354    10.144 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufReq_i_2/O
                         net (fo=5, routed)           0.802    10.946    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufReq_i_2_n_0
    SLICE_X42Y56         LUT5 (Prop_lut5_I1_O)        0.332    11.278 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_2/O
                         net (fo=4, routed)           0.815    12.093    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_2_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.124    12.217 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_4/O
                         net (fo=1, routed)           0.469    12.686    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_4_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124    12.810 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3/O
                         net (fo=2, routed)           0.684    13.494    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.124    13.618 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4/O
                         net (fo=3, routed)           0.502    14.120    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.124    14.244 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3/O
                         net (fo=4, routed)           0.620    14.863    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.987 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=3, routed)           0.837    15.825    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X37Y56         LUT4 (Prop_lut4_I0_O)        0.124    15.949 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.327    17.276    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.124    17.400 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.559    17.959    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X32Y59         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.488   104.880    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X32Y59         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/C
                         clock pessimism              0.391   105.271    
                         clock uncertainty           -0.035   105.236    
    SLICE_X32Y59         FDCE (Setup_fdce_C_CE)      -0.169   105.067    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]
  -------------------------------------------------------------------
                         required time                        105.067    
                         arrival time                         -17.959    
  -------------------------------------------------------------------
                         slack                                 87.108    

Slack (MET) :             87.108ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.552ns  (logic 2.408ns (19.185%)  route 10.144ns (80.815%))
  Logic Levels:           12  (LUT2=3 LUT3=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 104.880 - 100.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.738     5.407    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X37Y61         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.456     5.863 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/Q
                         net (fo=4, routed)           0.645     6.508    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg__0[2]
    SLICE_X37Y61         LUT2 (Prop_lut2_I1_O)        0.124     6.632 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_4/O
                         net (fo=2, routed)           0.514     7.145    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_4_n_0
    SLICE_X36Y61         LUT4 (Prop_lut4_I0_O)        0.124     7.269 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_4/O
                         net (fo=25, routed)          0.892     8.161    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_4_n_0
    SLICE_X41Y61         LUT2 (Prop_lut2_I1_O)        0.150     8.311 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_3/O
                         net (fo=41, routed)          1.479     9.790    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DbgClkEn
    SLICE_X39Y57         LUT3 (Prop_lut3_I0_O)        0.354    10.144 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufReq_i_2/O
                         net (fo=5, routed)           0.802    10.946    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufReq_i_2_n_0
    SLICE_X42Y56         LUT5 (Prop_lut5_I1_O)        0.332    11.278 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_2/O
                         net (fo=4, routed)           0.815    12.093    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_2_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.124    12.217 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_4/O
                         net (fo=1, routed)           0.469    12.686    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_4_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124    12.810 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3/O
                         net (fo=2, routed)           0.684    13.494    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.124    13.618 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4/O
                         net (fo=3, routed)           0.502    14.120    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.124    14.244 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3/O
                         net (fo=4, routed)           0.620    14.863    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.987 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=3, routed)           0.837    15.825    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X37Y56         LUT4 (Prop_lut4_I0_O)        0.124    15.949 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.327    17.276    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.124    17.400 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.559    17.959    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X32Y59         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.488   104.880    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X32Y59         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]/C
                         clock pessimism              0.391   105.271    
                         clock uncertainty           -0.035   105.236    
    SLICE_X32Y59         FDCE (Setup_fdce_C_CE)      -0.169   105.067    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]
  -------------------------------------------------------------------
                         required time                        105.067    
                         arrival time                         -17.959    
  -------------------------------------------------------------------
                         slack                                 87.108    

Slack (MET) :             87.134ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.489ns  (logic 2.408ns (19.281%)  route 10.081ns (80.719%))
  Logic Levels:           12  (LUT2=3 LUT3=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 104.880 - 100.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.738     5.407    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X37Y61         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.456     5.863 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/Q
                         net (fo=4, routed)           0.645     6.508    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg__0[2]
    SLICE_X37Y61         LUT2 (Prop_lut2_I1_O)        0.124     6.632 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_4/O
                         net (fo=2, routed)           0.514     7.145    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_4_n_0
    SLICE_X36Y61         LUT4 (Prop_lut4_I0_O)        0.124     7.269 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_4/O
                         net (fo=25, routed)          0.892     8.161    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_4_n_0
    SLICE_X41Y61         LUT2 (Prop_lut2_I1_O)        0.150     8.311 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_3/O
                         net (fo=41, routed)          1.479     9.790    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DbgClkEn
    SLICE_X39Y57         LUT3 (Prop_lut3_I0_O)        0.354    10.144 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufReq_i_2/O
                         net (fo=5, routed)           0.802    10.946    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufReq_i_2_n_0
    SLICE_X42Y56         LUT5 (Prop_lut5_I1_O)        0.332    11.278 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_2/O
                         net (fo=4, routed)           0.815    12.093    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_2_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.124    12.217 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_4/O
                         net (fo=1, routed)           0.469    12.686    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_4_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124    12.810 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3/O
                         net (fo=2, routed)           0.684    13.494    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.124    13.618 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4/O
                         net (fo=3, routed)           0.502    14.120    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.124    14.244 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3/O
                         net (fo=4, routed)           0.620    14.863    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.987 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=3, routed)           0.837    15.825    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X37Y56         LUT4 (Prop_lut4_I0_O)        0.124    15.949 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.327    17.276    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.124    17.400 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.496    17.896    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X33Y60         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.488   104.880    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y60         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]/C
                         clock pessimism              0.391   105.271    
                         clock uncertainty           -0.035   105.236    
    SLICE_X33Y60         FDCE (Setup_fdce_C_CE)      -0.205   105.031    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]
  -------------------------------------------------------------------
                         required time                        105.031    
                         arrival time                         -17.896    
  -------------------------------------------------------------------
                         slack                                 87.134    

Slack (MET) :             87.134ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.489ns  (logic 2.408ns (19.281%)  route 10.081ns (80.719%))
  Logic Levels:           12  (LUT2=3 LUT3=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 104.880 - 100.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.738     5.407    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X37Y61         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.456     5.863 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/Q
                         net (fo=4, routed)           0.645     6.508    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg__0[2]
    SLICE_X37Y61         LUT2 (Prop_lut2_I1_O)        0.124     6.632 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_4/O
                         net (fo=2, routed)           0.514     7.145    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_4_n_0
    SLICE_X36Y61         LUT4 (Prop_lut4_I0_O)        0.124     7.269 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_4/O
                         net (fo=25, routed)          0.892     8.161    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_4_n_0
    SLICE_X41Y61         LUT2 (Prop_lut2_I1_O)        0.150     8.311 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_3/O
                         net (fo=41, routed)          1.479     9.790    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DbgClkEn
    SLICE_X39Y57         LUT3 (Prop_lut3_I0_O)        0.354    10.144 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufReq_i_2/O
                         net (fo=5, routed)           0.802    10.946    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufReq_i_2_n_0
    SLICE_X42Y56         LUT5 (Prop_lut5_I1_O)        0.332    11.278 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_2/O
                         net (fo=4, routed)           0.815    12.093    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_2_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.124    12.217 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_4/O
                         net (fo=1, routed)           0.469    12.686    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_4_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124    12.810 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3/O
                         net (fo=2, routed)           0.684    13.494    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.124    13.618 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4/O
                         net (fo=3, routed)           0.502    14.120    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.124    14.244 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3/O
                         net (fo=4, routed)           0.620    14.863    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.987 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=3, routed)           0.837    15.825    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X37Y56         LUT4 (Prop_lut4_I0_O)        0.124    15.949 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.327    17.276    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.124    17.400 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.496    17.896    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X33Y60         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.488   104.880    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y60         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]/C
                         clock pessimism              0.391   105.271    
                         clock uncertainty           -0.035   105.236    
    SLICE_X33Y60         FDCE (Setup_fdce_C_CE)      -0.205   105.031    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]
  -------------------------------------------------------------------
                         required time                        105.031    
                         arrival time                         -17.896    
  -------------------------------------------------------------------
                         slack                                 87.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.588     1.501    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X37Y56         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDCE (Prop_fdce_C_Q)         0.141     1.642 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg/Q
                         net (fo=2, routed)           0.128     1.770    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/SCSysPwrUpReq
    SLICE_X40Y56         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.860     2.020    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/SWCLKTCK
    SLICE_X40Y56         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/C
                         clock pessimism             -0.481     1.539    
    SLICE_X40Y56         FDCE (Hold_fdce_C_D)         0.071     1.610    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.208%)  route 0.134ns (41.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.589     1.502    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X41Y59         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[8]/Q
                         net (fo=8, routed)           0.134     1.776    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg_n_0_[8]
    SLICE_X38Y58         LUT6 (Prop_lut6_I3_O)        0.045     1.821 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[11]_i_1/O
                         net (fo=1, routed)           0.000     1.821    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[11]_i_1_n_0
    SLICE_X38Y58         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.857     2.017    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X38Y58         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[11]/C
                         clock pessimism             -0.481     1.536    
    SLICE_X38Y58         FDCE (Hold_fdce_C_D)         0.121     1.657    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.738%)  route 0.074ns (26.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.588     1.501    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X38Y56         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.164     1.665 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[1]/Q
                         net (fo=4, routed)           0.074     1.739    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/p_0_in[0]
    SLICE_X39Y56         LUT6 (Prop_lut6_I4_O)        0.045     1.784 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_1/O
                         net (fo=1, routed)           0.000     1.784    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_1_n_0
    SLICE_X39Y56         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.858     2.018    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X39Y56         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_reg/C
                         clock pessimism             -0.504     1.514    
    SLICE_X39Y56         FDCE (Hold_fdce_C_D)         0.092     1.606    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/sync2_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.588     1.501    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/SWCLKTCK
    SLICE_X39Y55         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.128     1.629 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_reg/Q
                         net (fo=1, routed)           0.054     1.683    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_reg_n_0
    SLICE_X39Y55         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.858     2.018    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/SWCLKTCK
    SLICE_X39Y55         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/sync2_reg_reg/C
                         clock pessimism             -0.517     1.501    
    SLICE_X39Y55         FDCE (Hold_fdce_C_D)        -0.008     1.493    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.129%)  route 0.140ns (49.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.587     1.500    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X36Y58         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[8]/Q
                         net (fo=4, routed)           0.140     1.781    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/p_0_in[7]
    SLICE_X36Y56         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.858     2.018    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X36Y56         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[8]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X36Y56         FDCE (Hold_fdce_C_D)         0.071     1.588    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.261%)  route 0.129ns (47.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.588     1.501    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/SWCLKTCK
    SLICE_X39Y55         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.141     1.642 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_reg/Q
                         net (fo=2, routed)           0.129     1.770    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/CDBGPWRUPREQ
    SLICE_X39Y55         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.858     2.018    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/SWCLKTCK
    SLICE_X39Y55         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_reg/C
                         clock pessimism             -0.517     1.501    
    SLICE_X39Y55         FDCE (Hold_fdce_C_D)         0.075     1.576    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/sync2_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.128ns (67.800%)  route 0.061ns (32.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.590     1.503    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/SWCLKTCK
    SLICE_X40Y56         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.128     1.631 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_reg/Q
                         net (fo=1, routed)           0.061     1.691    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_reg_n_0
    SLICE_X40Y56         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.860     2.020    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/SWCLKTCK
    SLICE_X40Y56         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/sync2_reg_reg/C
                         clock pessimism             -0.517     1.503    
    SLICE_X40Y56         FDCE (Hold_fdce_C_D)        -0.007     1.496    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.088%)  route 0.124ns (39.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.561     1.474    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y56         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[17]/Q
                         net (fo=3, routed)           0.124     1.738    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg_n_0_[17]
    SLICE_X33Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.783 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[16]_i_1/O
                         net (fo=1, routed)           0.000     1.783    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftRegD[16]
    SLICE_X33Y58         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.829     1.989    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y58         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[16]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X33Y58         FDRE (Hold_fdre_C_D)         0.091     1.580    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uSyncBusAck/sync2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufAck_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.728%)  route 0.148ns (44.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.588     1.501    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uSyncBusAck/SWCLKTCK
    SLICE_X39Y55         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uSyncBusAck/sync2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.141     1.642 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uSyncBusAck/sync2_reg_reg/Q
                         net (fo=7, routed)           0.148     1.789    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/BusackT
    SLICE_X40Y54         LUT4 (Prop_lut4_I1_O)        0.045     1.834 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufAck_i_1/O
                         net (fo=1, routed)           0.000     1.834    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufAck_i_1_n_0
    SLICE_X40Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufAck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.860     2.020    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufAck_reg/C
                         clock pessimism             -0.481     1.539    
    SLICE_X40Y54         FDCE (Hold_fdce_C_D)         0.092     1.631    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufAck_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferMode_cdc_check_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.578%)  route 0.131ns (44.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.588     1.501    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X38Y56         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[3]/Q
                         net (fo=4, routed)           0.131     1.796    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/p_0_in[2]
    SLICE_X37Y56         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferMode_cdc_check_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.858     2.018    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X37Y56         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferMode_cdc_check_reg[1]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X37Y56         FDCE (Hold_fdce_C_D)         0.075     1.592    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferMode_cdc_check_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SWCLK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { SWCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  SWCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X42Y54   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X42Y54   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X41Y54   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X40Y54   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X39Y55   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X40Y56   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X35Y54   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X35Y54   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X35Y54   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X37Y60   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X41Y61   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[18]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X36Y60   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y60   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y60   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[4]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X37Y59   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/PrescalerReg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y59   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y59   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X39Y55   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y54   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X42Y54   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X42Y54   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X41Y54   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X40Y54   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X40Y56   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X40Y55   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X40Y55   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X40Y55   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X32Y54   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X40Y54   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapAbort_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  SWCLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        7.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.437ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        11.902ns  (logic 1.634ns (13.729%)  route 10.268ns (86.271%))
  Logic Levels:           9  (LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 24.876 - 20.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.663     5.332    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X34Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     5.850 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/Q
                         net (fo=4, routed)           0.706     6.556    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SBusaddr[24]
    SLICE_X35Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.680 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_en_reg_i_3/O
                         net (fo=1, routed)           0.517     7.197    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_en_reg_i_3_n_0
    SLICE_X34Y54         LUT4 (Prop_lut4_I3_O)        0.124     7.321 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_en_reg_i_2/O
                         net (fo=44, routed)          2.216     9.536    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_sel_core
    SLICE_X25Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.660 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Rdbuff_cdc_check[18]_i_1/O
                         net (fo=2, routed)           1.058    10.718    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[31]_1[18]
    SLICE_X29Y57         LUT4 (Prop_lut4_I2_O)        0.124    10.842 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Buscmpi_cdc_check_i_20/O
                         net (fo=1, routed)           0.877    11.719    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Buscmpi_cdc_check_i_20_n_0
    SLICE_X29Y57         LUT6 (Prop_lut6_I5_O)        0.124    11.843 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Buscmpi_cdc_check_i_15/O
                         net (fo=1, routed)           0.800    12.643    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2_0
    SLICE_X30Y57         LUT5 (Prop_lut5_I1_O)        0.124    12.767 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_7/O
                         net (fo=1, routed)           0.921    13.687    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_7_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.811 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=2, routed)           1.309    15.120    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2_n_0
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.124    15.244 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_3/O
                         net (fo=3, routed)           0.824    16.068    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]_1
    SLICE_X36Y54         LUT5 (Prop_lut5_I2_O)        0.124    16.192 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          1.043    17.234    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X34Y61         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.484    24.876    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X34Y61         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[10]/C
                         clock pessimism              0.000    24.876    
                         clock uncertainty           -0.035    24.840    
    SLICE_X34Y61         FDCE (Setup_fdce_C_CE)      -0.169    24.671    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[10]
  -------------------------------------------------------------------
                         required time                         24.671    
                         arrival time                         -17.234    
  -------------------------------------------------------------------
                         slack                                  7.437    

Slack (MET) :             7.437ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        11.902ns  (logic 1.634ns (13.729%)  route 10.268ns (86.271%))
  Logic Levels:           9  (LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 24.876 - 20.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.663     5.332    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X34Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     5.850 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/Q
                         net (fo=4, routed)           0.706     6.556    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SBusaddr[24]
    SLICE_X35Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.680 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_en_reg_i_3/O
                         net (fo=1, routed)           0.517     7.197    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_en_reg_i_3_n_0
    SLICE_X34Y54         LUT4 (Prop_lut4_I3_O)        0.124     7.321 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_en_reg_i_2/O
                         net (fo=44, routed)          2.216     9.536    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_sel_core
    SLICE_X25Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.660 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Rdbuff_cdc_check[18]_i_1/O
                         net (fo=2, routed)           1.058    10.718    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[31]_1[18]
    SLICE_X29Y57         LUT4 (Prop_lut4_I2_O)        0.124    10.842 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Buscmpi_cdc_check_i_20/O
                         net (fo=1, routed)           0.877    11.719    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Buscmpi_cdc_check_i_20_n_0
    SLICE_X29Y57         LUT6 (Prop_lut6_I5_O)        0.124    11.843 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Buscmpi_cdc_check_i_15/O
                         net (fo=1, routed)           0.800    12.643    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2_0
    SLICE_X30Y57         LUT5 (Prop_lut5_I1_O)        0.124    12.767 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_7/O
                         net (fo=1, routed)           0.921    13.687    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_7_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.811 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=2, routed)           1.309    15.120    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2_n_0
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.124    15.244 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_3/O
                         net (fo=3, routed)           0.824    16.068    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]_1
    SLICE_X36Y54         LUT5 (Prop_lut5_I2_O)        0.124    16.192 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          1.043    17.234    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X34Y61         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.484    24.876    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X34Y61         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[9]/C
                         clock pessimism              0.000    24.876    
                         clock uncertainty           -0.035    24.840    
    SLICE_X34Y61         FDCE (Setup_fdce_C_CE)      -0.169    24.671    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[9]
  -------------------------------------------------------------------
                         required time                         24.671    
                         arrival time                         -17.234    
  -------------------------------------------------------------------
                         slack                                  7.437    

Slack (MET) :             7.438ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.104ns  (logic 1.758ns (14.524%)  route 10.346ns (85.476%))
  Logic Levels:           10  (LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 24.878 - 20.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.663     5.332    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X34Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     5.850 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/Q
                         net (fo=4, routed)           0.706     6.556    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SBusaddr[24]
    SLICE_X35Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.680 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_en_reg_i_3/O
                         net (fo=1, routed)           0.517     7.197    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_en_reg_i_3_n_0
    SLICE_X34Y54         LUT4 (Prop_lut4_I3_O)        0.124     7.321 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_en_reg_i_2/O
                         net (fo=44, routed)          2.216     9.536    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_sel_core
    SLICE_X25Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.660 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Rdbuff_cdc_check[18]_i_1/O
                         net (fo=2, routed)           1.058    10.718    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[31]_1[18]
    SLICE_X29Y57         LUT4 (Prop_lut4_I2_O)        0.124    10.842 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Buscmpi_cdc_check_i_20/O
                         net (fo=1, routed)           0.877    11.719    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Buscmpi_cdc_check_i_20_n_0
    SLICE_X29Y57         LUT6 (Prop_lut6_I5_O)        0.124    11.843 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Buscmpi_cdc_check_i_15/O
                         net (fo=1, routed)           0.800    12.643    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2_0
    SLICE_X30Y57         LUT5 (Prop_lut5_I1_O)        0.124    12.767 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_7/O
                         net (fo=1, routed)           0.921    13.687    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_7_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.811 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=2, routed)           1.309    15.120    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2_n_0
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.124    15.244 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_3/O
                         net (fo=3, routed)           0.593    15.837    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferMode_cdc_check_reg[1]_0
    SLICE_X36Y54         LUT5 (Prop_lut5_I0_O)        0.124    15.961 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_5/O
                         net (fo=12, routed)          1.351    17.312    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]_0
    SLICE_X35Y58         LUT4 (Prop_lut4_I2_O)        0.124    17.436 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[4]_i_1/O
                         net (fo=1, routed)           0.000    17.436    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntD[4]
    SLICE_X35Y58         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.486    24.878    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X35Y58         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[4]/C
                         clock pessimism              0.000    24.878    
                         clock uncertainty           -0.035    24.842    
    SLICE_X35Y58         FDCE (Setup_fdce_C_D)        0.032    24.874    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[4]
  -------------------------------------------------------------------
                         required time                         24.874    
                         arrival time                         -17.436    
  -------------------------------------------------------------------
                         slack                                  7.438    

Slack (MET) :             7.439ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.102ns  (logic 1.758ns (14.527%)  route 10.344ns (85.473%))
  Logic Levels:           10  (LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 24.878 - 20.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.663     5.332    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X34Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     5.850 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/Q
                         net (fo=4, routed)           0.706     6.556    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SBusaddr[24]
    SLICE_X35Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.680 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_en_reg_i_3/O
                         net (fo=1, routed)           0.517     7.197    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_en_reg_i_3_n_0
    SLICE_X34Y54         LUT4 (Prop_lut4_I3_O)        0.124     7.321 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_en_reg_i_2/O
                         net (fo=44, routed)          2.216     9.536    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_sel_core
    SLICE_X25Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.660 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Rdbuff_cdc_check[18]_i_1/O
                         net (fo=2, routed)           1.058    10.718    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[31]_1[18]
    SLICE_X29Y57         LUT4 (Prop_lut4_I2_O)        0.124    10.842 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Buscmpi_cdc_check_i_20/O
                         net (fo=1, routed)           0.877    11.719    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Buscmpi_cdc_check_i_20_n_0
    SLICE_X29Y57         LUT6 (Prop_lut6_I5_O)        0.124    11.843 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Buscmpi_cdc_check_i_15/O
                         net (fo=1, routed)           0.800    12.643    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2_0
    SLICE_X30Y57         LUT5 (Prop_lut5_I1_O)        0.124    12.767 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_7/O
                         net (fo=1, routed)           0.921    13.687    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_7_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.811 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=2, routed)           1.309    15.120    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2_n_0
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.124    15.244 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_3/O
                         net (fo=3, routed)           0.593    15.837    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferMode_cdc_check_reg[1]_0
    SLICE_X36Y54         LUT5 (Prop_lut5_I0_O)        0.124    15.961 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_5/O
                         net (fo=12, routed)          1.349    17.310    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]_0
    SLICE_X35Y58         LUT4 (Prop_lut4_I2_O)        0.124    17.434 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[3]_i_1/O
                         net (fo=1, routed)           0.000    17.434    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntD[3]
    SLICE_X35Y58         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.486    24.878    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X35Y58         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[3]/C
                         clock pessimism              0.000    24.878    
                         clock uncertainty           -0.035    24.842    
    SLICE_X35Y58         FDCE (Setup_fdce_C_D)        0.031    24.873    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[3]
  -------------------------------------------------------------------
                         required time                         24.873    
                         arrival time                         -17.434    
  -------------------------------------------------------------------
                         slack                                  7.439    

Slack (MET) :             7.540ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        11.764ns  (logic 1.634ns (13.890%)  route 10.130ns (86.110%))
  Logic Levels:           9  (LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 24.877 - 20.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.663     5.332    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X34Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     5.850 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/Q
                         net (fo=4, routed)           0.706     6.556    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SBusaddr[24]
    SLICE_X35Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.680 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_en_reg_i_3/O
                         net (fo=1, routed)           0.517     7.197    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_en_reg_i_3_n_0
    SLICE_X34Y54         LUT4 (Prop_lut4_I3_O)        0.124     7.321 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_en_reg_i_2/O
                         net (fo=44, routed)          2.216     9.536    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_sel_core
    SLICE_X25Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.660 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Rdbuff_cdc_check[18]_i_1/O
                         net (fo=2, routed)           1.058    10.718    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[31]_1[18]
    SLICE_X29Y57         LUT4 (Prop_lut4_I2_O)        0.124    10.842 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Buscmpi_cdc_check_i_20/O
                         net (fo=1, routed)           0.877    11.719    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Buscmpi_cdc_check_i_20_n_0
    SLICE_X29Y57         LUT6 (Prop_lut6_I5_O)        0.124    11.843 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Buscmpi_cdc_check_i_15/O
                         net (fo=1, routed)           0.800    12.643    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2_0
    SLICE_X30Y57         LUT5 (Prop_lut5_I1_O)        0.124    12.767 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_7/O
                         net (fo=1, routed)           0.921    13.687    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_7_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.811 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=2, routed)           1.309    15.120    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2_n_0
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.124    15.244 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_3/O
                         net (fo=3, routed)           0.824    16.068    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]_1
    SLICE_X36Y54         LUT5 (Prop_lut5_I2_O)        0.124    16.192 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.905    17.096    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X33Y59         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.485    24.877    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X33Y59         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/C
                         clock pessimism              0.000    24.877    
                         clock uncertainty           -0.035    24.841    
    SLICE_X33Y59         FDCE (Setup_fdce_C_CE)      -0.205    24.636    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]
  -------------------------------------------------------------------
                         required time                         24.636    
                         arrival time                         -17.096    
  -------------------------------------------------------------------
                         slack                                  7.540    

Slack (MET) :             7.540ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        11.764ns  (logic 1.634ns (13.890%)  route 10.130ns (86.110%))
  Logic Levels:           9  (LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 24.877 - 20.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.663     5.332    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X34Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     5.850 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/Q
                         net (fo=4, routed)           0.706     6.556    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SBusaddr[24]
    SLICE_X35Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.680 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_en_reg_i_3/O
                         net (fo=1, routed)           0.517     7.197    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_en_reg_i_3_n_0
    SLICE_X34Y54         LUT4 (Prop_lut4_I3_O)        0.124     7.321 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_en_reg_i_2/O
                         net (fo=44, routed)          2.216     9.536    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_sel_core
    SLICE_X25Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.660 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Rdbuff_cdc_check[18]_i_1/O
                         net (fo=2, routed)           1.058    10.718    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[31]_1[18]
    SLICE_X29Y57         LUT4 (Prop_lut4_I2_O)        0.124    10.842 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Buscmpi_cdc_check_i_20/O
                         net (fo=1, routed)           0.877    11.719    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Buscmpi_cdc_check_i_20_n_0
    SLICE_X29Y57         LUT6 (Prop_lut6_I5_O)        0.124    11.843 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Buscmpi_cdc_check_i_15/O
                         net (fo=1, routed)           0.800    12.643    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2_0
    SLICE_X30Y57         LUT5 (Prop_lut5_I1_O)        0.124    12.767 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_7/O
                         net (fo=1, routed)           0.921    13.687    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_7_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.811 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=2, routed)           1.309    15.120    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2_n_0
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.124    15.244 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_3/O
                         net (fo=3, routed)           0.824    16.068    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]_1
    SLICE_X36Y54         LUT5 (Prop_lut5_I2_O)        0.124    16.192 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.905    17.096    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X33Y59         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.485    24.877    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X33Y59         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[8]/C
                         clock pessimism              0.000    24.877    
                         clock uncertainty           -0.035    24.841    
    SLICE_X33Y59         FDCE (Setup_fdce_C_CE)      -0.205    24.636    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[8]
  -------------------------------------------------------------------
                         required time                         24.636    
                         arrival time                         -17.096    
  -------------------------------------------------------------------
                         slack                                  7.540    

Slack (MET) :             7.543ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        11.761ns  (logic 1.634ns (13.893%)  route 10.127ns (86.107%))
  Logic Levels:           9  (LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 24.877 - 20.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.663     5.332    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X34Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     5.850 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/Q
                         net (fo=4, routed)           0.706     6.556    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SBusaddr[24]
    SLICE_X35Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.680 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_en_reg_i_3/O
                         net (fo=1, routed)           0.517     7.197    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_en_reg_i_3_n_0
    SLICE_X34Y54         LUT4 (Prop_lut4_I3_O)        0.124     7.321 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_en_reg_i_2/O
                         net (fo=44, routed)          2.216     9.536    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_sel_core
    SLICE_X25Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.660 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Rdbuff_cdc_check[18]_i_1/O
                         net (fo=2, routed)           1.058    10.718    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[31]_1[18]
    SLICE_X29Y57         LUT4 (Prop_lut4_I2_O)        0.124    10.842 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Buscmpi_cdc_check_i_20/O
                         net (fo=1, routed)           0.877    11.719    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Buscmpi_cdc_check_i_20_n_0
    SLICE_X29Y57         LUT6 (Prop_lut6_I5_O)        0.124    11.843 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Buscmpi_cdc_check_i_15/O
                         net (fo=1, routed)           0.800    12.643    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2_0
    SLICE_X30Y57         LUT5 (Prop_lut5_I1_O)        0.124    12.767 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_7/O
                         net (fo=1, routed)           0.921    13.687    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_7_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.811 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=2, routed)           1.309    15.120    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2_n_0
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.124    15.244 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_3/O
                         net (fo=3, routed)           0.824    16.068    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]_1
    SLICE_X36Y54         LUT5 (Prop_lut5_I2_O)        0.124    16.192 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.902    17.093    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X35Y60         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.485    24.877    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X35Y60         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/C
                         clock pessimism              0.000    24.877    
                         clock uncertainty           -0.035    24.841    
    SLICE_X35Y60         FDCE (Setup_fdce_C_CE)      -0.205    24.636    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]
  -------------------------------------------------------------------
                         required time                         24.636    
                         arrival time                         -17.093    
  -------------------------------------------------------------------
                         slack                                  7.543    

Slack (MET) :             7.543ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        11.761ns  (logic 1.634ns (13.893%)  route 10.127ns (86.107%))
  Logic Levels:           9  (LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 24.877 - 20.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.663     5.332    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X34Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     5.850 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/Q
                         net (fo=4, routed)           0.706     6.556    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SBusaddr[24]
    SLICE_X35Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.680 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_en_reg_i_3/O
                         net (fo=1, routed)           0.517     7.197    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_en_reg_i_3_n_0
    SLICE_X34Y54         LUT4 (Prop_lut4_I3_O)        0.124     7.321 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_en_reg_i_2/O
                         net (fo=44, routed)          2.216     9.536    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_sel_core
    SLICE_X25Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.660 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Rdbuff_cdc_check[18]_i_1/O
                         net (fo=2, routed)           1.058    10.718    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[31]_1[18]
    SLICE_X29Y57         LUT4 (Prop_lut4_I2_O)        0.124    10.842 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Buscmpi_cdc_check_i_20/O
                         net (fo=1, routed)           0.877    11.719    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Buscmpi_cdc_check_i_20_n_0
    SLICE_X29Y57         LUT6 (Prop_lut6_I5_O)        0.124    11.843 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Buscmpi_cdc_check_i_15/O
                         net (fo=1, routed)           0.800    12.643    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2_0
    SLICE_X30Y57         LUT5 (Prop_lut5_I1_O)        0.124    12.767 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_7/O
                         net (fo=1, routed)           0.921    13.687    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_7_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.811 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=2, routed)           1.309    15.120    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2_n_0
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.124    15.244 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_3/O
                         net (fo=3, routed)           0.824    16.068    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]_1
    SLICE_X36Y54         LUT5 (Prop_lut5_I2_O)        0.124    16.192 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.902    17.093    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X35Y60         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.485    24.877    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X35Y60         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]/C
                         clock pessimism              0.000    24.877    
                         clock uncertainty           -0.035    24.841    
    SLICE_X35Y60         FDCE (Setup_fdce_C_CE)      -0.205    24.636    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]
  -------------------------------------------------------------------
                         required time                         24.636    
                         arrival time                         -17.093    
  -------------------------------------------------------------------
                         slack                                  7.543    

Slack (MET) :             7.543ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        11.761ns  (logic 1.634ns (13.893%)  route 10.127ns (86.107%))
  Logic Levels:           9  (LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 24.877 - 20.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.663     5.332    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X34Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     5.850 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/Q
                         net (fo=4, routed)           0.706     6.556    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SBusaddr[24]
    SLICE_X35Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.680 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_en_reg_i_3/O
                         net (fo=1, routed)           0.517     7.197    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_en_reg_i_3_n_0
    SLICE_X34Y54         LUT4 (Prop_lut4_I3_O)        0.124     7.321 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_en_reg_i_2/O
                         net (fo=44, routed)          2.216     9.536    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_sel_core
    SLICE_X25Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.660 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Rdbuff_cdc_check[18]_i_1/O
                         net (fo=2, routed)           1.058    10.718    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[31]_1[18]
    SLICE_X29Y57         LUT4 (Prop_lut4_I2_O)        0.124    10.842 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Buscmpi_cdc_check_i_20/O
                         net (fo=1, routed)           0.877    11.719    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Buscmpi_cdc_check_i_20_n_0
    SLICE_X29Y57         LUT6 (Prop_lut6_I5_O)        0.124    11.843 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Buscmpi_cdc_check_i_15/O
                         net (fo=1, routed)           0.800    12.643    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2_0
    SLICE_X30Y57         LUT5 (Prop_lut5_I1_O)        0.124    12.767 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_7/O
                         net (fo=1, routed)           0.921    13.687    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_7_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.811 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=2, routed)           1.309    15.120    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2_n_0
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.124    15.244 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_3/O
                         net (fo=3, routed)           0.824    16.068    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]_1
    SLICE_X36Y54         LUT5 (Prop_lut5_I2_O)        0.124    16.192 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.902    17.093    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X35Y60         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.485    24.877    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X35Y60         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[5]/C
                         clock pessimism              0.000    24.877    
                         clock uncertainty           -0.035    24.841    
    SLICE_X35Y60         FDCE (Setup_fdce_C_CE)      -0.205    24.636    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[5]
  -------------------------------------------------------------------
                         required time                         24.636    
                         arrival time                         -17.093    
  -------------------------------------------------------------------
                         slack                                  7.543    

Slack (MET) :             7.543ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        11.761ns  (logic 1.634ns (13.893%)  route 10.127ns (86.107%))
  Logic Levels:           9  (LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 24.877 - 20.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.663     5.332    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X34Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     5.850 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/Q
                         net (fo=4, routed)           0.706     6.556    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SBusaddr[24]
    SLICE_X35Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.680 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_en_reg_i_3/O
                         net (fo=1, routed)           0.517     7.197    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_en_reg_i_3_n_0
    SLICE_X34Y54         LUT4 (Prop_lut4_I3_O)        0.124     7.321 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_en_reg_i_2/O
                         net (fo=44, routed)          2.216     9.536    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_sel_core
    SLICE_X25Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.660 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Rdbuff_cdc_check[18]_i_1/O
                         net (fo=2, routed)           1.058    10.718    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[31]_1[18]
    SLICE_X29Y57         LUT4 (Prop_lut4_I2_O)        0.124    10.842 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Buscmpi_cdc_check_i_20/O
                         net (fo=1, routed)           0.877    11.719    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Buscmpi_cdc_check_i_20_n_0
    SLICE_X29Y57         LUT6 (Prop_lut6_I5_O)        0.124    11.843 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/Buscmpi_cdc_check_i_15/O
                         net (fo=1, routed)           0.800    12.643    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2_0
    SLICE_X30Y57         LUT5 (Prop_lut5_I1_O)        0.124    12.767 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_7/O
                         net (fo=1, routed)           0.921    13.687    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_7_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.811 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=2, routed)           1.309    15.120    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2_n_0
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.124    15.244 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_3/O
                         net (fo=3, routed)           0.824    16.068    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]_1
    SLICE_X36Y54         LUT5 (Prop_lut5_I2_O)        0.124    16.192 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.902    17.093    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X35Y60         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.485    24.877    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X35Y60         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/C
                         clock pessimism              0.000    24.877    
                         clock uncertainty           -0.035    24.841    
    SLICE_X35Y60         FDCE (Setup_fdce_C_CE)      -0.205    24.636    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]
  -------------------------------------------------------------------
                         required time                         24.636    
                         arrival time                         -17.093    
  -------------------------------------------------------------------
                         slack                                  7.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.798%)  route 0.508ns (73.202%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.561     1.474    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X31Y56         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[13]/Q
                         net (fo=2, routed)           0.195     1.810    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg_reg[31][13]
    SLICE_X28Y56         LUT2 (Prop_lut2_I1_O)        0.045     1.855 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[13]_i_1/O
                         net (fo=2, routed)           0.313     2.168    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/D[13]
    SLICE_X25Y56         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.825     1.984    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X25Y56         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[13]/C
                         clock pessimism              0.000     1.984    
                         clock uncertainty            0.035     2.020    
    SLICE_X25Y56         FDRE (Hold_fdre_C_D)         0.070     2.090    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.227ns (32.830%)  route 0.464ns (67.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.561     1.474    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X31Y56         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDCE (Prop_fdce_C_Q)         0.128     1.602 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[17]/Q
                         net (fo=2, routed)           0.199     1.801    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg_reg[31][17]
    SLICE_X28Y57         LUT2 (Prop_lut2_I1_O)        0.099     1.900 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[17]_i_1/O
                         net (fo=2, routed)           0.265     2.165    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/D[17]
    SLICE_X24Y56         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.825     1.984    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X24Y56         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[17]/C
                         clock pessimism              0.000     1.984    
                         clock uncertainty            0.035     2.020    
    SLICE_X24Y56         FDRE (Hold_fdre_C_D)         0.059     2.079    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.186ns (27.752%)  route 0.484ns (72.248%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.561     1.474    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X29Y55         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[28]/Q
                         net (fo=2, routed)           0.208     1.822    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg_reg[31][28]
    SLICE_X27Y55         LUT2 (Prop_lut2_I1_O)        0.045     1.867 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[28]_i_1/O
                         net (fo=2, routed)           0.276     2.144    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/D[28]
    SLICE_X25Y55         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.825     1.984    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X25Y55         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[28]/C
                         clock pessimism              0.000     1.984    
                         clock uncertainty            0.035     2.020    
    SLICE_X25Y55         FDRE (Hold_fdre_C_D)         0.005     2.025    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.334%)  route 0.548ns (74.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.588     1.501    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X36Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDCE (Prop_fdce_C_Q)         0.141     1.642 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[3]/Q
                         net (fo=1, routed)           0.162     1.803    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/SBusaddr[5]
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.848 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[7]_i_1/O
                         net (fo=6, routed)           0.387     2.235    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[7]_0[5]
    SLICE_X32Y53         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.828     1.987    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X32Y53         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[7]/C
                         clock pessimism              0.000     1.987    
                         clock uncertainty            0.035     2.023    
    SLICE_X32Y53         FDCE (Hold_fdce_C_D)         0.063     2.086    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.189ns (27.783%)  route 0.491ns (72.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.560     1.473    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X29Y57         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[20]/Q
                         net (fo=2, routed)           0.157     1.771    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg_reg[31][20]
    SLICE_X28Y57         LUT2 (Prop_lut2_I1_O)        0.048     1.819 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[20]_i_1/O
                         net (fo=2, routed)           0.334     2.153    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/D[20]
    SLICE_X24Y56         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.825     1.984    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X24Y56         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[20]/C
                         clock pessimism              0.000     1.984    
                         clock uncertainty            0.035     2.020    
    SLICE_X24Y56         FDRE (Hold_fdre_C_D)        -0.021     1.999    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.186ns (23.233%)  route 0.615ns (76.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.561     1.474    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X29Y55         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[27]/Q
                         net (fo=2, routed)           0.615     2.229    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg_reg[31][27]
    SLICE_X27Y55         LUT2 (Prop_lut2_I1_O)        0.045     2.274 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[27]_i_1/O
                         net (fo=2, routed)           0.000     2.274    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/D[27]
    SLICE_X27Y55         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.828     1.987    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X27Y55         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[27]/C
                         clock pessimism              0.000     1.987    
                         clock uncertainty            0.035     2.023    
    SLICE_X27Y55         FDRE (Hold_fdre_C_D)         0.092     2.115    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.190ns (26.698%)  route 0.522ns (73.302%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.560     1.473    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X29Y58         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[22]/Q
                         net (fo=2, routed)           0.206     1.820    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg_reg[31][22]
    SLICE_X28Y57         LUT2 (Prop_lut2_I1_O)        0.049     1.869 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[22]_i_1/O
                         net (fo=2, routed)           0.315     2.184    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/D[22]
    SLICE_X24Y56         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.825     1.984    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X24Y56         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[22]/C
                         clock pessimism              0.000     1.984    
                         clock uncertainty            0.035     2.020    
    SLICE_X24Y56         FDRE (Hold_fdre_C_D)        -0.005     2.015    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.302ns (35.388%)  route 0.551ns (64.612%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.561     1.474    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X35Y55         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[6]/Q
                         net (fo=2, routed)           0.334     1.949    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg_reg[31][6]
    SLICE_X32Y55         LUT2 (Prop_lut2_I1_O)        0.043     1.992 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[6]_i_2/O
                         net (fo=2, routed)           0.217     2.209    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_wdata_swj[6]
    SLICE_X28Y54         LUT3 (Prop_lut3_I0_O)        0.118     2.327 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.327    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/D[6]
    SLICE_X28Y54         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.828     1.987    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X28Y54         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[6]/C
                         clock pessimism              0.000     1.987    
                         clock uncertainty            0.035     2.023    
    SLICE_X28Y54         FDRE (Hold_fdre_C_D)         0.121     2.144    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.212ns (29.858%)  route 0.498ns (70.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.560     1.473    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X28Y57         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[16]/Q
                         net (fo=2, routed)           0.188     1.825    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg_reg[31][16]
    SLICE_X28Y56         LUT2 (Prop_lut2_I1_O)        0.048     1.873 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[16]_i_1/O
                         net (fo=2, routed)           0.310     2.183    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/D[16]
    SLICE_X25Y55         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.825     1.984    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X25Y55         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[16]/C
                         clock pessimism              0.000     1.984    
                         clock uncertainty            0.035     2.020    
    SLICE_X25Y55         FDRE (Hold_fdre_C_D)        -0.028     1.992    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.221%)  route 0.651ns (77.779%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.559     1.472    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y60         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]/Q
                         net (fo=3, routed)           0.651     2.264    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[9]_0[0]
    SLICE_X35Y60         LUT4 (Prop_lut4_I1_O)        0.045     2.309 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[0]_i_1/O
                         net (fo=1, routed)           0.000     2.309    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntD[0]
    SLICE_X35Y60         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.827     1.986    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X35Y60         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/C
                         clock pessimism              0.000     1.986    
                         clock uncertainty            0.035     2.022    
    SLICE_X35Y60         FDCE (Hold_fdce_C_D)         0.092     2.114    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  SWCLK

Setup :            0  Failing Endpoints,  Worst Slack       10.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.874ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SWCLK rise@100.000ns - CLK rise@80.000ns)
  Data Path Delay:        8.360ns  (logic 1.552ns (18.565%)  route 6.808ns (81.435%))
  Logic Levels:           7  (LUT2=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 104.881 - 100.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 85.407 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       80.000    80.000 r  
    K17                                               0.000    80.000 r  CLK (IN)
                         net (fo=0)                   0.000    80.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    81.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    83.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.738    85.407    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X36Y55         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.456    85.863 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=2, routed)           1.477    87.339    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X37Y56         LUT4 (Prop_lut4_I3_O)        0.124    87.463 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.587    88.051    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X39Y57         LUT4 (Prop_lut4_I0_O)        0.150    88.201 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=1, routed)           0.786    88.987    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I1_O)        0.326    89.313 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4/O
                         net (fo=3, routed)           0.502    89.815    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.124    89.939 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3/O
                         net (fo=4, routed)           0.620    90.559    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.124    90.683 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=3, routed)           0.837    91.520    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X37Y56         LUT4 (Prop_lut4_I0_O)        0.124    91.644 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.327    92.971    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.124    93.095 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.671    93.767    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X35Y57         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.489   104.881    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X35Y57         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]/C
                         clock pessimism              0.000   104.881    
                         clock uncertainty           -0.035   104.846    
    SLICE_X35Y57         FDCE (Setup_fdce_C_CE)      -0.205   104.641    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]
  -------------------------------------------------------------------
                         required time                        104.641    
                         arrival time                         -93.767    
  -------------------------------------------------------------------
                         slack                                 10.874    

Slack (MET) :             10.874ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SWCLK rise@100.000ns - CLK rise@80.000ns)
  Data Path Delay:        8.360ns  (logic 1.552ns (18.565%)  route 6.808ns (81.435%))
  Logic Levels:           7  (LUT2=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 104.881 - 100.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 85.407 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       80.000    80.000 r  
    K17                                               0.000    80.000 r  CLK (IN)
                         net (fo=0)                   0.000    80.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    81.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    83.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.738    85.407    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X36Y55         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.456    85.863 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=2, routed)           1.477    87.339    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X37Y56         LUT4 (Prop_lut4_I3_O)        0.124    87.463 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.587    88.051    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X39Y57         LUT4 (Prop_lut4_I0_O)        0.150    88.201 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=1, routed)           0.786    88.987    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I1_O)        0.326    89.313 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4/O
                         net (fo=3, routed)           0.502    89.815    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.124    89.939 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3/O
                         net (fo=4, routed)           0.620    90.559    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.124    90.683 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=3, routed)           0.837    91.520    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X37Y56         LUT4 (Prop_lut4_I0_O)        0.124    91.644 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.327    92.971    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.124    93.095 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.671    93.767    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X35Y57         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.489   104.881    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X35Y57         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[2]/C
                         clock pessimism              0.000   104.881    
                         clock uncertainty           -0.035   104.846    
    SLICE_X35Y57         FDCE (Setup_fdce_C_CE)      -0.205   104.641    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[2]
  -------------------------------------------------------------------
                         required time                        104.641    
                         arrival time                         -93.767    
  -------------------------------------------------------------------
                         slack                                 10.874    

Slack (MET) :             10.874ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SWCLK rise@100.000ns - CLK rise@80.000ns)
  Data Path Delay:        8.360ns  (logic 1.552ns (18.565%)  route 6.808ns (81.435%))
  Logic Levels:           7  (LUT2=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 104.881 - 100.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 85.407 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       80.000    80.000 r  
    K17                                               0.000    80.000 r  CLK (IN)
                         net (fo=0)                   0.000    80.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    81.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    83.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.738    85.407    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X36Y55         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.456    85.863 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=2, routed)           1.477    87.339    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X37Y56         LUT4 (Prop_lut4_I3_O)        0.124    87.463 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.587    88.051    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X39Y57         LUT4 (Prop_lut4_I0_O)        0.150    88.201 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=1, routed)           0.786    88.987    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I1_O)        0.326    89.313 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4/O
                         net (fo=3, routed)           0.502    89.815    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.124    89.939 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3/O
                         net (fo=4, routed)           0.620    90.559    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.124    90.683 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=3, routed)           0.837    91.520    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X37Y56         LUT4 (Prop_lut4_I0_O)        0.124    91.644 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.327    92.971    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.124    93.095 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.671    93.767    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X35Y57         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.489   104.881    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X35Y57         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[3]/C
                         clock pessimism              0.000   104.881    
                         clock uncertainty           -0.035   104.846    
    SLICE_X35Y57         FDCE (Setup_fdce_C_CE)      -0.205   104.641    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[3]
  -------------------------------------------------------------------
                         required time                        104.641    
                         arrival time                         -93.767    
  -------------------------------------------------------------------
                         slack                                 10.874    

Slack (MET) :             10.998ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SWCLK rise@100.000ns - CLK rise@80.000ns)
  Data Path Delay:        8.234ns  (logic 1.552ns (18.848%)  route 6.682ns (81.152%))
  Logic Levels:           7  (LUT2=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 104.879 - 100.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 85.407 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       80.000    80.000 r  
    K17                                               0.000    80.000 r  CLK (IN)
                         net (fo=0)                   0.000    80.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    81.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    83.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.738    85.407    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X36Y55         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.456    85.863 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=2, routed)           1.477    87.339    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X37Y56         LUT4 (Prop_lut4_I3_O)        0.124    87.463 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.587    88.051    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X39Y57         LUT4 (Prop_lut4_I0_O)        0.150    88.201 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=1, routed)           0.786    88.987    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I1_O)        0.326    89.313 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4/O
                         net (fo=3, routed)           0.502    89.815    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.124    89.939 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3/O
                         net (fo=4, routed)           0.620    90.559    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.124    90.683 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=3, routed)           0.837    91.520    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X37Y56         LUT4 (Prop_lut4_I0_O)        0.124    91.644 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.327    92.971    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.124    93.095 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.546    93.641    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X33Y61         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.487   104.879    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y61         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]/C
                         clock pessimism              0.000   104.879    
                         clock uncertainty           -0.035   104.844    
    SLICE_X33Y61         FDCE (Setup_fdce_C_CE)      -0.205   104.639    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]
  -------------------------------------------------------------------
                         required time                        104.639    
                         arrival time                         -93.641    
  -------------------------------------------------------------------
                         slack                                 10.998    

Slack (MET) :             10.998ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SWCLK rise@100.000ns - CLK rise@80.000ns)
  Data Path Delay:        8.234ns  (logic 1.552ns (18.848%)  route 6.682ns (81.152%))
  Logic Levels:           7  (LUT2=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 104.879 - 100.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 85.407 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       80.000    80.000 r  
    K17                                               0.000    80.000 r  CLK (IN)
                         net (fo=0)                   0.000    80.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    81.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    83.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.738    85.407    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X36Y55         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.456    85.863 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=2, routed)           1.477    87.339    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X37Y56         LUT4 (Prop_lut4_I3_O)        0.124    87.463 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.587    88.051    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X39Y57         LUT4 (Prop_lut4_I0_O)        0.150    88.201 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=1, routed)           0.786    88.987    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I1_O)        0.326    89.313 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4/O
                         net (fo=3, routed)           0.502    89.815    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.124    89.939 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3/O
                         net (fo=4, routed)           0.620    90.559    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.124    90.683 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=3, routed)           0.837    91.520    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X37Y56         LUT4 (Prop_lut4_I0_O)        0.124    91.644 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.327    92.971    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.124    93.095 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.546    93.641    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X33Y61         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.487   104.879    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y61         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[9]/C
                         clock pessimism              0.000   104.879    
                         clock uncertainty           -0.035   104.844    
    SLICE_X33Y61         FDCE (Setup_fdce_C_CE)      -0.205   104.639    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[9]
  -------------------------------------------------------------------
                         required time                        104.639    
                         arrival time                         -93.641    
  -------------------------------------------------------------------
                         slack                                 10.998    

Slack (MET) :             11.016ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SWCLK rise@100.000ns - CLK rise@80.000ns)
  Data Path Delay:        8.217ns  (logic 1.552ns (18.888%)  route 6.665ns (81.112%))
  Logic Levels:           7  (LUT2=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 104.880 - 100.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 85.407 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       80.000    80.000 r  
    K17                                               0.000    80.000 r  CLK (IN)
                         net (fo=0)                   0.000    80.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    81.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    83.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.738    85.407    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X36Y55         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.456    85.863 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=2, routed)           1.477    87.339    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X37Y56         LUT4 (Prop_lut4_I3_O)        0.124    87.463 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.587    88.051    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X39Y57         LUT4 (Prop_lut4_I0_O)        0.150    88.201 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=1, routed)           0.786    88.987    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I1_O)        0.326    89.313 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4/O
                         net (fo=3, routed)           0.502    89.815    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.124    89.939 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3/O
                         net (fo=4, routed)           0.620    90.559    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.124    90.683 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=3, routed)           0.837    91.520    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X37Y56         LUT4 (Prop_lut4_I0_O)        0.124    91.644 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.327    92.971    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.124    93.095 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.528    93.624    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X35Y59         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.488   104.880    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X35Y59         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/C
                         clock pessimism              0.000   104.880    
                         clock uncertainty           -0.035   104.845    
    SLICE_X35Y59         FDCE (Setup_fdce_C_CE)      -0.205   104.640    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]
  -------------------------------------------------------------------
                         required time                        104.640    
                         arrival time                         -93.624    
  -------------------------------------------------------------------
                         slack                                 11.016    

Slack (MET) :             11.022ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SWCLK rise@100.000ns - CLK rise@80.000ns)
  Data Path Delay:        8.247ns  (logic 1.552ns (18.818%)  route 6.695ns (81.182%))
  Logic Levels:           7  (LUT2=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 104.880 - 100.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 85.407 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       80.000    80.000 r  
    K17                                               0.000    80.000 r  CLK (IN)
                         net (fo=0)                   0.000    80.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    81.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    83.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.738    85.407    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X36Y55         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.456    85.863 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=2, routed)           1.477    87.339    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X37Y56         LUT4 (Prop_lut4_I3_O)        0.124    87.463 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.587    88.051    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X39Y57         LUT4 (Prop_lut4_I0_O)        0.150    88.201 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=1, routed)           0.786    88.987    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I1_O)        0.326    89.313 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4/O
                         net (fo=3, routed)           0.502    89.815    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.124    89.939 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3/O
                         net (fo=4, routed)           0.620    90.559    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.124    90.683 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=3, routed)           0.837    91.520    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X37Y56         LUT4 (Prop_lut4_I0_O)        0.124    91.644 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.327    92.971    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.124    93.095 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.559    93.654    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X32Y59         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.488   104.880    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X32Y59         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/C
                         clock pessimism              0.000   104.880    
                         clock uncertainty           -0.035   104.845    
    SLICE_X32Y59         FDCE (Setup_fdce_C_CE)      -0.169   104.676    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]
  -------------------------------------------------------------------
                         required time                        104.676    
                         arrival time                         -93.654    
  -------------------------------------------------------------------
                         slack                                 11.022    

Slack (MET) :             11.022ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SWCLK rise@100.000ns - CLK rise@80.000ns)
  Data Path Delay:        8.247ns  (logic 1.552ns (18.818%)  route 6.695ns (81.182%))
  Logic Levels:           7  (LUT2=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 104.880 - 100.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 85.407 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       80.000    80.000 r  
    K17                                               0.000    80.000 r  CLK (IN)
                         net (fo=0)                   0.000    80.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    81.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    83.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.738    85.407    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X36Y55         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.456    85.863 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=2, routed)           1.477    87.339    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X37Y56         LUT4 (Prop_lut4_I3_O)        0.124    87.463 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.587    88.051    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X39Y57         LUT4 (Prop_lut4_I0_O)        0.150    88.201 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=1, routed)           0.786    88.987    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I1_O)        0.326    89.313 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4/O
                         net (fo=3, routed)           0.502    89.815    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.124    89.939 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3/O
                         net (fo=4, routed)           0.620    90.559    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.124    90.683 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=3, routed)           0.837    91.520    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X37Y56         LUT4 (Prop_lut4_I0_O)        0.124    91.644 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.327    92.971    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.124    93.095 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.559    93.654    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X32Y59         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.488   104.880    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X32Y59         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]/C
                         clock pessimism              0.000   104.880    
                         clock uncertainty           -0.035   104.845    
    SLICE_X32Y59         FDCE (Setup_fdce_C_CE)      -0.169   104.676    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]
  -------------------------------------------------------------------
                         required time                        104.676    
                         arrival time                         -93.654    
  -------------------------------------------------------------------
                         slack                                 11.022    

Slack (MET) :             11.048ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SWCLK rise@100.000ns - CLK rise@80.000ns)
  Data Path Delay:        8.185ns  (logic 1.552ns (18.962%)  route 6.633ns (81.038%))
  Logic Levels:           7  (LUT2=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 104.880 - 100.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 85.407 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       80.000    80.000 r  
    K17                                               0.000    80.000 r  CLK (IN)
                         net (fo=0)                   0.000    80.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    81.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    83.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.738    85.407    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X36Y55         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.456    85.863 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=2, routed)           1.477    87.339    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X37Y56         LUT4 (Prop_lut4_I3_O)        0.124    87.463 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.587    88.051    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X39Y57         LUT4 (Prop_lut4_I0_O)        0.150    88.201 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=1, routed)           0.786    88.987    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I1_O)        0.326    89.313 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4/O
                         net (fo=3, routed)           0.502    89.815    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.124    89.939 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3/O
                         net (fo=4, routed)           0.620    90.559    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.124    90.683 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=3, routed)           0.837    91.520    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X37Y56         LUT4 (Prop_lut4_I0_O)        0.124    91.644 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.327    92.971    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.124    93.095 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.496    93.592    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X33Y60         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.488   104.880    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y60         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]/C
                         clock pessimism              0.000   104.880    
                         clock uncertainty           -0.035   104.845    
    SLICE_X33Y60         FDCE (Setup_fdce_C_CE)      -0.205   104.640    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]
  -------------------------------------------------------------------
                         required time                        104.640    
                         arrival time                         -93.592    
  -------------------------------------------------------------------
                         slack                                 11.048    

Slack (MET) :             11.048ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SWCLK rise@100.000ns - CLK rise@80.000ns)
  Data Path Delay:        8.185ns  (logic 1.552ns (18.962%)  route 6.633ns (81.038%))
  Logic Levels:           7  (LUT2=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 104.880 - 100.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 85.407 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       80.000    80.000 r  
    K17                                               0.000    80.000 r  CLK (IN)
                         net (fo=0)                   0.000    80.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    81.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    83.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.738    85.407    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X36Y55         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.456    85.863 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=2, routed)           1.477    87.339    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X37Y56         LUT4 (Prop_lut4_I3_O)        0.124    87.463 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.587    88.051    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X39Y57         LUT4 (Prop_lut4_I0_O)        0.150    88.201 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=1, routed)           0.786    88.987    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I1_O)        0.326    89.313 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4/O
                         net (fo=3, routed)           0.502    89.815    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.124    89.939 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3/O
                         net (fo=4, routed)           0.620    90.559    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_3_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.124    90.683 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=3, routed)           0.837    91.520    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X37Y56         LUT4 (Prop_lut4_I0_O)        0.124    91.644 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.327    92.971    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.124    93.095 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.496    93.592    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X33Y60         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.488   104.880    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y60         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]/C
                         clock pessimism              0.000   104.880    
                         clock uncertainty           -0.035   104.845    
    SLICE_X33Y60         FDCE (Setup_fdce_C_CE)      -0.205   104.640    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]
  -------------------------------------------------------------------
                         required time                        104.640    
                         arrival time                         -93.592    
  -------------------------------------------------------------------
                         slack                                 11.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.209ns (24.930%)  route 0.629ns (75.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.559     1.471    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X32Y56         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[14]/Q
                         net (fo=2, routed)           0.629     2.265    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[31]_0[14]
    SLICE_X34Y56         LUT6 (Prop_lut6_I0_O)        0.045     2.310 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.310    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftRegD[14]
    SLICE_X34Y56         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.831     1.991    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X34Y56         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[14]/C
                         clock pessimism              0.000     1.991    
                         clock uncertainty            0.035     2.026    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)         0.120     2.146    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.539%)  route 0.639ns (77.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.558     1.470    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X35Y58         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[2]/Q
                         net (fo=4, routed)           0.639     2.251    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]_1[2]
    SLICE_X35Y57         LUT4 (Prop_lut4_I3_O)        0.045     2.296 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[2]_i_1/O
                         net (fo=1, routed)           0.000     2.296    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntD[2]
    SLICE_X35Y57         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.830     1.990    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X35Y57         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[2]/C
                         clock pessimism              0.000     1.990    
                         clock uncertainty            0.035     2.025    
    SLICE_X35Y57         FDCE (Hold_fdce_C_D)         0.092     2.117    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.164ns (19.689%)  route 0.669ns (80.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.558     1.470    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X34Y58         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[4]/Q
                         net (fo=2, routed)           0.669     2.303    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[31]_0[4]
    SLICE_X37Y57         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.857     2.017    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X37Y57         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[4]/C
                         clock pessimism              0.000     2.017    
                         clock uncertainty            0.035     2.052    
    SLICE_X37Y57         FDCE (Hold_fdce_C_D)         0.070     2.122    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.673%)  route 0.672ns (78.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.558     1.470    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X33Y59         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/Q
                         net (fo=4, routed)           0.672     2.284    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]_1[6]
    SLICE_X32Y59         LUT4 (Prop_lut4_I3_O)        0.045     2.329 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[6]_i_1/O
                         net (fo=1, routed)           0.000     2.329    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntD[6]
    SLICE_X32Y59         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.829     1.989    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X32Y59         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/C
                         clock pessimism              0.000     1.989    
                         clock uncertainty            0.035     2.024    
    SLICE_X32Y59         FDCE (Hold_fdce_C_D)         0.120     2.144    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.164ns (20.020%)  route 0.655ns (79.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.559     1.471    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X32Y56         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[13]/Q
                         net (fo=2, routed)           0.655     2.290    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[31]_0[13]
    SLICE_X32Y57         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.829     1.989    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X32Y57         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[13]/C
                         clock pessimism              0.000     1.989    
                         clock uncertainty            0.035     2.024    
    SLICE_X32Y57         FDCE (Hold_fdce_C_D)         0.076     2.100    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.186ns (22.050%)  route 0.658ns (77.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.558     1.470    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X35Y58         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[1]/Q
                         net (fo=4, routed)           0.658     2.269    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]_1[1]
    SLICE_X35Y57         LUT4 (Prop_lut4_I3_O)        0.045     2.314 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[1]_i_1/O
                         net (fo=1, routed)           0.000     2.314    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntD[1]
    SLICE_X35Y57         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.830     1.990    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X35Y57         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]/C
                         clock pessimism              0.000     1.990    
                         clock uncertainty            0.035     2.025    
    SLICE_X35Y57         FDCE (Hold_fdce_C_D)         0.091     2.116    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.148ns (19.611%)  route 0.607ns (80.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.558     1.470    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X30Y58         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDCE (Prop_fdce_C_Q)         0.148     1.618 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[22]/Q
                         net (fo=2, routed)           0.607     2.225    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[31]_0[22]
    SLICE_X32Y60         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.828     1.988    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X32Y60         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[22]/C
                         clock pessimism              0.000     1.988    
                         clock uncertainty            0.035     2.023    
    SLICE_X32Y60         FDCE (Hold_fdce_C_D)        -0.001     2.022    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.128ns (16.080%)  route 0.668ns (83.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.559     1.471    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X33Y55         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDCE (Prop_fdce_C_Q)         0.128     1.599 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[7]/Q
                         net (fo=2, routed)           0.668     2.267    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[31]_0[7]
    SLICE_X36Y59         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.857     2.017    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X36Y59         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[7]/C
                         clock pessimism              0.000     2.017    
                         clock uncertainty            0.035     2.052    
    SLICE_X36Y59         FDCE (Hold_fdce_C_D)         0.012     2.064    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.164ns (19.372%)  route 0.683ns (80.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.559     1.471    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X32Y56         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[14]/Q
                         net (fo=2, routed)           0.683     2.318    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[31]_0[14]
    SLICE_X34Y57         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.830     1.990    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X34Y57         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[14]/C
                         clock pessimism              0.000     1.990    
                         clock uncertainty            0.035     2.025    
    SLICE_X34Y57         FDCE (Hold_fdce_C_D)         0.089     2.114    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.164ns (19.702%)  route 0.668ns (80.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.559     1.471    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X32Y56         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[12]/Q
                         net (fo=2, routed)           0.668     2.304    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[31]_0[12]
    SLICE_X32Y57         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.829     1.989    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X32Y57         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[12]/C
                         clock pessimism              0.000     1.989    
                         clock uncertainty            0.035     2.024    
    SLICE_X32Y57         FDCE (Hold_fdce_C_D)         0.075     2.099    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack       11.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.081ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[16]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.314ns  (logic 0.642ns (7.722%)  route 7.672ns (92.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.660     5.329    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X20Y51         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          2.171     8.017    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X8Y50          LUT3 (Prop_lut3_I1_O)        0.124     8.141 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/instr_de[19]_i_2/O
                         net (fo=118, routed)         5.502    13.643    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_address_reg[4]_0
    SLICE_X26Y16         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.495    24.888    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X26Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[16]/C
                         clock pessimism              0.277    25.164    
                         clock uncertainty           -0.035    25.129    
    SLICE_X26Y16         FDCE (Recov_fdce_C_CLR)     -0.405    24.724    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[16]
  -------------------------------------------------------------------
                         required time                         24.724    
                         arrival time                         -13.643    
  -------------------------------------------------------------------
                         slack                                 11.081    

Slack (MET) :             11.081ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[17]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.314ns  (logic 0.642ns (7.722%)  route 7.672ns (92.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.660     5.329    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X20Y51         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          2.171     8.017    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X8Y50          LUT3 (Prop_lut3_I1_O)        0.124     8.141 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/instr_de[19]_i_2/O
                         net (fo=118, routed)         5.502    13.643    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_address_reg[4]_0
    SLICE_X26Y16         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.495    24.888    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X26Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[17]/C
                         clock pessimism              0.277    25.164    
                         clock uncertainty           -0.035    25.129    
    SLICE_X26Y16         FDCE (Recov_fdce_C_CLR)     -0.405    24.724    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[17]
  -------------------------------------------------------------------
                         required time                         24.724    
                         arrival time                         -13.643    
  -------------------------------------------------------------------
                         slack                                 11.081    

Slack (MET) :             11.081ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[18]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.314ns  (logic 0.642ns (7.722%)  route 7.672ns (92.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.660     5.329    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X20Y51         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          2.171     8.017    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X8Y50          LUT3 (Prop_lut3_I1_O)        0.124     8.141 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/instr_de[19]_i_2/O
                         net (fo=118, routed)         5.502    13.643    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_address_reg[4]_0
    SLICE_X26Y16         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.495    24.888    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X26Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[18]/C
                         clock pessimism              0.277    25.164    
                         clock uncertainty           -0.035    25.129    
    SLICE_X26Y16         FDCE (Recov_fdce_C_CLR)     -0.405    24.724    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[18]
  -------------------------------------------------------------------
                         required time                         24.724    
                         arrival time                         -13.643    
  -------------------------------------------------------------------
                         slack                                 11.081    

Slack (MET) :             11.098ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/sp_fix_ex_reg[4]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.369ns  (logic 0.642ns (7.671%)  route 7.727ns (92.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 24.959 - 20.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.660     5.329    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X20Y51         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          2.171     8.017    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X8Y50          LUT3 (Prop_lut3_I1_O)        0.124     8.141 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/instr_de[19]_i_2/O
                         net (fo=118, routed)         5.556    13.698    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dbg_wr_isr_reg_0
    SLICE_X40Y28         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/sp_fix_ex_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.567    24.960    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X40Y28         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/sp_fix_ex_reg[4]/C
                         clock pessimism              0.277    25.236    
                         clock uncertainty           -0.035    25.201    
    SLICE_X40Y28         FDCE (Recov_fdce_C_CLR)     -0.405    24.796    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/sp_fix_ex_reg[4]
  -------------------------------------------------------------------
                         required time                         24.796    
                         arrival time                         -13.698    
  -------------------------------------------------------------------
                         slack                                 11.098    

Slack (MET) :             11.098ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/sp_fix_ex_reg[5]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.369ns  (logic 0.642ns (7.671%)  route 7.727ns (92.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 24.959 - 20.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.660     5.329    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X20Y51         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          2.171     8.017    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X8Y50          LUT3 (Prop_lut3_I1_O)        0.124     8.141 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/instr_de[19]_i_2/O
                         net (fo=118, routed)         5.556    13.698    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dbg_wr_isr_reg_0
    SLICE_X40Y28         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/sp_fix_ex_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.567    24.960    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X40Y28         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/sp_fix_ex_reg[5]/C
                         clock pessimism              0.277    25.236    
                         clock uncertainty           -0.035    25.201    
    SLICE_X40Y28         FDCE (Recov_fdce_C_CLR)     -0.405    24.796    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/sp_fix_ex_reg[5]
  -------------------------------------------------------------------
                         required time                         24.796    
                         arrival time                         -13.698    
  -------------------------------------------------------------------
                         slack                                 11.098    

Slack (MET) :             11.146ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/base_addr_reg[28]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.254ns  (logic 0.642ns (7.778%)  route 7.612ns (92.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 24.892 - 20.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.660     5.329    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X20Y51         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          2.171     8.017    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X8Y50          LUT3 (Prop_lut3_I1_O)        0.124     8.141 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/instr_de[19]_i_2/O
                         net (fo=118, routed)         5.441    13.583    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/base_addr_reg[30]_0
    SLICE_X27Y39         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/base_addr_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.500    24.893    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/HCLK
    SLICE_X27Y39         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/base_addr_reg[28]/C
                         clock pessimism              0.277    25.169    
                         clock uncertainty           -0.035    25.134    
    SLICE_X27Y39         FDCE (Recov_fdce_C_CLR)     -0.405    24.729    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/base_addr_reg[28]
  -------------------------------------------------------------------
                         required time                         24.729    
                         arrival time                         -13.583    
  -------------------------------------------------------------------
                         slack                                 11.146    

Slack (MET) :             11.146ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/base_addr_reg[30]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.254ns  (logic 0.642ns (7.778%)  route 7.612ns (92.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 24.892 - 20.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.660     5.329    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X20Y51         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          2.171     8.017    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X8Y50          LUT3 (Prop_lut3_I1_O)        0.124     8.141 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/instr_de[19]_i_2/O
                         net (fo=118, routed)         5.441    13.583    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/base_addr_reg[30]_0
    SLICE_X27Y39         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/base_addr_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.500    24.893    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/HCLK
    SLICE_X27Y39         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/base_addr_reg[30]/C
                         clock pessimism              0.277    25.169    
                         clock uncertainty           -0.035    25.134    
    SLICE_X27Y39         FDCE (Recov_fdce_C_CLR)     -0.405    24.729    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/base_addr_reg[30]
  -------------------------------------------------------------------
                         required time                         24.729    
                         arrival time                         -13.583    
  -------------------------------------------------------------------
                         slack                                 11.146    

Slack (MET) :             11.183ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/sp_fix_ex_reg[0]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.282ns  (logic 0.642ns (7.752%)  route 7.640ns (92.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 24.958 - 20.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.660     5.329    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X20Y51         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          2.171     8.017    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X8Y50          LUT3 (Prop_lut3_I1_O)        0.124     8.141 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/instr_de[19]_i_2/O
                         net (fo=118, routed)         5.469    13.611    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dbg_wr_isr_reg_0
    SLICE_X40Y27         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/sp_fix_ex_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.565    24.958    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X40Y27         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/sp_fix_ex_reg[0]/C
                         clock pessimism              0.277    25.234    
                         clock uncertainty           -0.035    25.199    
    SLICE_X40Y27         FDCE (Recov_fdce_C_CLR)     -0.405    24.794    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/sp_fix_ex_reg[0]
  -------------------------------------------------------------------
                         required time                         24.794    
                         arrival time                         -13.611    
  -------------------------------------------------------------------
                         slack                                 11.183    

Slack (MET) :             11.242ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_ctrl_reg[0]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.146ns  (logic 0.642ns (7.881%)  route 7.504ns (92.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 24.881 - 20.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.660     5.329    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X20Y51         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          2.179     8.025    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X8Y50          LUT3 (Prop_lut3_I1_O)        0.124     8.149 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/fe_buf_status[2]_i_3/O
                         net (fo=118, routed)         5.325    13.475    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_ctrl_reg[0]_0
    SLICE_X26Y22         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_ctrl_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.488    24.881    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X26Y22         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_ctrl_reg[0]/C
                         clock pessimism              0.277    25.157    
                         clock uncertainty           -0.035    25.122    
    SLICE_X26Y22         FDCE (Recov_fdce_C_CLR)     -0.405    24.717    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         24.717    
                         arrival time                         -13.475    
  -------------------------------------------------------------------
                         slack                                 11.242    

Slack (MET) :             11.319ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[8]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.076ns  (logic 0.642ns (7.949%)  route 7.434ns (92.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.660     5.329    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X20Y51         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          2.171     8.017    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X8Y50          LUT3 (Prop_lut3_I1_O)        0.124     8.141 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/instr_de[19]_i_2/O
                         net (fo=118, routed)         5.263    13.405    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_address_reg[4]_0
    SLICE_X29Y16         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.495    24.888    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X29Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[8]/C
                         clock pessimism              0.277    25.164    
                         clock uncertainty           -0.035    25.129    
    SLICE_X29Y16         FDCE (Recov_fdce_C_CLR)     -0.405    24.724    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[8]
  -------------------------------------------------------------------
                         required time                         24.724    
                         arrival time                         -13.405    
  -------------------------------------------------------------------
                         slack                                 11.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/base_addr_reg[28]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.209ns (25.400%)  route 0.614ns (74.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.557     1.469    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X20Y51         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          0.432     2.065    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X21Y46         LUT3 (Prop_lut3_I1_O)        0.045     2.110 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[15]_i_2__0/O
                         net (fo=118, routed)         0.182     2.292    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/base_addr_reg[31]_1
    SLICE_X23Y42         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/base_addr_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.829     1.988    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/HCLK
    SLICE_X23Y42         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/base_addr_reg[28]/C
                         clock pessimism             -0.247     1.742    
    SLICE_X23Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.650    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/base_addr_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/base_addr_reg[29]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.209ns (25.400%)  route 0.614ns (74.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.557     1.469    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X20Y51         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          0.432     2.065    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X21Y46         LUT3 (Prop_lut3_I1_O)        0.045     2.110 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[15]_i_2__0/O
                         net (fo=118, routed)         0.182     2.292    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/base_addr_reg[31]_1
    SLICE_X23Y42         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/base_addr_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.829     1.988    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/HCLK
    SLICE_X23Y42         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/base_addr_reg[29]/C
                         clock pessimism             -0.247     1.742    
    SLICE_X23Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.650    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/base_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[2]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.209ns (24.313%)  route 0.651ns (75.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.557     1.469    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X20Y51         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          0.445     2.078    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X15Y45         LUT3 (Prop_lut3_I1_O)        0.045     2.123 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/addr_adder_in2_ex[31]_i_3/O
                         net (fo=118, routed)         0.206     2.329    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/attr_reg_enable_reg_0
    SLICE_X15Y48         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.834     1.993    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/HCLK
    SLICE_X15Y48         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[2]/C
                         clock pessimism             -0.247     1.747    
    SLICE_X15Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.655    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.209ns (24.313%)  route 0.651ns (75.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.557     1.469    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X20Y51         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          0.445     2.078    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X15Y45         LUT3 (Prop_lut3_I1_O)        0.045     2.123 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/addr_adder_in2_ex[31]_i_3/O
                         net (fo=118, routed)         0.206     2.329    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/attr_reg_enable_reg_0
    SLICE_X15Y48         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.834     1.993    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/HCLK
    SLICE_X15Y48         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[3]/C
                         clock pessimism             -0.247     1.747    
    SLICE_X15Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.655    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[4]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.209ns (24.313%)  route 0.651ns (75.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.557     1.469    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X20Y51         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          0.445     2.078    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X15Y45         LUT3 (Prop_lut3_I1_O)        0.045     2.123 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/addr_adder_in2_ex[31]_i_3/O
                         net (fo=118, routed)         0.206     2.329    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/attr_reg_enable_reg_0
    SLICE_X15Y48         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.834     1.993    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/HCLK
    SLICE_X15Y48         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[4]/C
                         clock pessimism             -0.247     1.747    
    SLICE_X15Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.655    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.209ns (24.313%)  route 0.651ns (75.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.557     1.469    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X20Y51         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          0.445     2.078    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X15Y45         LUT3 (Prop_lut3_I1_O)        0.045     2.123 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/addr_adder_in2_ex[31]_i_3/O
                         net (fo=118, routed)         0.206     2.329    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/attr_reg_enable_reg_0
    SLICE_X15Y48         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.834     1.993    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/HCLK
    SLICE_X15Y48         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]/C
                         clock pessimism             -0.247     1.747    
    SLICE_X15Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.655    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.209ns (24.191%)  route 0.655ns (75.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.557     1.469    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X20Y51         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          0.445     2.078    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X15Y45         LUT3 (Prop_lut3_I1_O)        0.045     2.123 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/addr_adder_in2_ex[31]_i_3/O
                         net (fo=118, routed)         0.210     2.333    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/attr_reg_enable_reg_0
    SLICE_X14Y48         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.834     1.993    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/HCLK
    SLICE_X14Y48         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]/C
                         clock pessimism             -0.247     1.747    
    SLICE_X14Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.655    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.209ns (24.191%)  route 0.655ns (75.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.557     1.469    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X20Y51         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          0.445     2.078    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X15Y45         LUT3 (Prop_lut3_I1_O)        0.045     2.123 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/addr_adder_in2_ex[31]_i_3/O
                         net (fo=118, routed)         0.210     2.333    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/attr_reg_enable_reg_0
    SLICE_X14Y48         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.834     1.993    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/HCLK
    SLICE_X14Y48         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[3]/C
                         clock pessimism             -0.247     1.747    
    SLICE_X14Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.655    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_state_reg[0]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.209ns (23.837%)  route 0.668ns (76.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.557     1.469    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X20Y51         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          0.433     2.066    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X21Y46         LUT3 (Prop_lut3_I1_O)        0.045     2.111 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=117, routed)         0.235     2.346    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dcore_fpb_pend_reg_0
    SLICE_X18Y46         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.833     1.992    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/HCLK
    SLICE_X18Y46         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_state_reg[0]/C
                         clock pessimism             -0.247     1.746    
    SLICE_X18Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.654    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_state_reg[1]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.209ns (23.837%)  route 0.668ns (76.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.557     1.469    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X20Y51         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          0.433     2.066    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X21Y46         LUT3 (Prop_lut3_I1_O)        0.045     2.111 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=117, routed)         0.235     2.346    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dcore_fpb_pend_reg_0
    SLICE_X18Y46         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.833     1.992    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/HCLK
    SLICE_X18Y46         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_state_reg[1]/C
                         clock pessimism             -0.247     1.746    
    SLICE_X18Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.654    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.692    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK
  To Clock:  SWCLK

Setup :            0  Failing Endpoints,  Worst Slack       17.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.382ns  (required time - arrival time)
  Source:                 cm3_core_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SWCLK rise@100.000ns - CLK rise@80.000ns)
  Data Path Delay:        1.646ns  (logic 0.419ns (25.459%)  route 1.227ns (74.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 104.958 - 100.000 ) 
    Source Clock Delay      (SCD):    5.401ns = ( 85.401 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       80.000    80.000 r  
    K17                                               0.000    80.000 r  CLK (IN)
                         net (fo=0)                   0.000    80.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    81.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    83.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.732    85.401    cm3_core_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y66         FDRE                                         r  cm3_core_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.419    85.820 f  cm3_core_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=115, routed)         1.227    87.047    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg_0
    SLICE_X42Y54         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.566   104.958    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X42Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/C
                         clock pessimism              0.000   104.958    
                         clock uncertainty           -0.035   104.923    
    SLICE_X42Y54         FDCE (Recov_fdce_C_CLR)     -0.494   104.429    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg
  -------------------------------------------------------------------
                         required time                        104.429    
                         arrival time                         -87.047    
  -------------------------------------------------------------------
                         slack                                 17.382    

Slack (MET) :             17.382ns  (required time - arrival time)
  Source:                 cm3_core_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SWCLK rise@100.000ns - CLK rise@80.000ns)
  Data Path Delay:        1.646ns  (logic 0.419ns (25.459%)  route 1.227ns (74.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 104.958 - 100.000 ) 
    Source Clock Delay      (SCD):    5.401ns = ( 85.401 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       80.000    80.000 r  
    K17                                               0.000    80.000 r  CLK (IN)
                         net (fo=0)                   0.000    80.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    81.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    83.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        1.732    85.401    cm3_core_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y66         FDRE                                         r  cm3_core_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.419    85.820 f  cm3_core_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=115, routed)         1.227    87.047    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg_0
    SLICE_X42Y54         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.566   104.958    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X42Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                         clock pessimism              0.000   104.958    
                         clock uncertainty           -0.035   104.923    
    SLICE_X42Y54         FDCE (Recov_fdce_C_CLR)     -0.494   104.429    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg
  -------------------------------------------------------------------
                         required time                        104.429    
                         arrival time                         -87.047    
  -------------------------------------------------------------------
                         slack                                 17.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 cm3_core_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.128ns (18.720%)  route 0.556ns (81.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.583     1.495    cm3_core_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y66         FDRE                                         r  cm3_core_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.128     1.623 f  cm3_core_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=115, routed)         0.556     2.179    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg_0
    SLICE_X42Y54         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.860     2.020    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X42Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/C
                         clock pessimism              0.000     2.020    
                         clock uncertainty            0.035     2.055    
    SLICE_X42Y54         FDCE (Remov_fdce_C_CLR)     -0.120     1.935    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 cm3_core_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.128ns (18.720%)  route 0.556ns (81.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3999, routed)        0.583     1.495    cm3_core_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y66         FDRE                                         r  cm3_core_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.128     1.623 f  cm3_core_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=115, routed)         0.556     2.179    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg_0
    SLICE_X42Y54         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.860     2.020    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X42Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                         clock pessimism              0.000     2.020    
                         clock uncertainty            0.035     2.055    
    SLICE_X42Y54         FDCE (Remov_fdce_C_CLR)     -0.120     1.935    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.244    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SWCLK
  To Clock:  SWCLK

Setup :            0  Failing Endpoints,  Worst Slack       94.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.695ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.538ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[12]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 0.642ns (13.152%)  route 4.239ns (86.848%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 104.881 - 100.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.743     5.412    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X42Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.930 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.661     6.591    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.715 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         3.578    10.293    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X31Y56         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.489   104.881    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X31Y56         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[12]/C
                         clock pessimism              0.391   105.272    
                         clock uncertainty           -0.035   105.237    
    SLICE_X31Y56         FDCE (Recov_fdce_C_CLR)     -0.405   104.832    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[12]
  -------------------------------------------------------------------
                         required time                        104.832    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                 94.538    

Slack (MET) :             94.538ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[13]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 0.642ns (13.152%)  route 4.239ns (86.848%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 104.881 - 100.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.743     5.412    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X42Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.930 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.661     6.591    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.715 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         3.578    10.293    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X31Y56         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.489   104.881    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X31Y56         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[13]/C
                         clock pessimism              0.391   105.272    
                         clock uncertainty           -0.035   105.237    
    SLICE_X31Y56         FDCE (Recov_fdce_C_CLR)     -0.405   104.832    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[13]
  -------------------------------------------------------------------
                         required time                        104.832    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                 94.538    

Slack (MET) :             94.538ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[14]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 0.642ns (13.152%)  route 4.239ns (86.848%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 104.881 - 100.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.743     5.412    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X42Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.930 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.661     6.591    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.715 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         3.578    10.293    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X31Y56         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.489   104.881    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X31Y56         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[14]/C
                         clock pessimism              0.391   105.272    
                         clock uncertainty           -0.035   105.237    
    SLICE_X31Y56         FDCE (Recov_fdce_C_CLR)     -0.405   104.832    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[14]
  -------------------------------------------------------------------
                         required time                        104.832    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                 94.538    

Slack (MET) :             94.538ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[15]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 0.642ns (13.152%)  route 4.239ns (86.848%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 104.881 - 100.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.743     5.412    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X42Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.930 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.661     6.591    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.715 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         3.578    10.293    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X31Y56         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.489   104.881    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X31Y56         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[15]/C
                         clock pessimism              0.391   105.272    
                         clock uncertainty           -0.035   105.237    
    SLICE_X31Y56         FDCE (Recov_fdce_C_CLR)     -0.405   104.832    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[15]
  -------------------------------------------------------------------
                         required time                        104.832    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                 94.538    

Slack (MET) :             94.538ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[17]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 0.642ns (13.152%)  route 4.239ns (86.848%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 104.881 - 100.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.743     5.412    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X42Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.930 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.661     6.591    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.715 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         3.578    10.293    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X31Y56         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.489   104.881    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X31Y56         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[17]/C
                         clock pessimism              0.391   105.272    
                         clock uncertainty           -0.035   105.237    
    SLICE_X31Y56         FDCE (Recov_fdce_C_CLR)     -0.405   104.832    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[17]
  -------------------------------------------------------------------
                         required time                        104.832    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                 94.538    

Slack (MET) :             94.538ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[9]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 0.642ns (13.152%)  route 4.239ns (86.848%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 104.881 - 100.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.743     5.412    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X42Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.930 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.661     6.591    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.715 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         3.578    10.293    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X31Y56         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.489   104.881    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X31Y56         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[9]/C
                         clock pessimism              0.391   105.272    
                         clock uncertainty           -0.035   105.237    
    SLICE_X31Y56         FDCE (Recov_fdce_C_CLR)     -0.405   104.832    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[9]
  -------------------------------------------------------------------
                         required time                        104.832    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                 94.538    

Slack (MET) :             94.823ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[18]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 0.642ns (13.636%)  route 4.066ns (86.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 104.955 - 100.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.743     5.412    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X42Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.930 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.661     6.591    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.715 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         3.405    10.120    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X41Y61         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.563   104.955    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X41Y61         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[18]/C
                         clock pessimism              0.429   105.384    
                         clock uncertainty           -0.035   105.349    
    SLICE_X41Y61         FDCE (Recov_fdce_C_CLR)     -0.405   104.944    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[18]
  -------------------------------------------------------------------
                         required time                        104.944    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                 94.823    

Slack (MET) :             95.058ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.642ns (14.477%)  route 3.793ns (85.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 104.954 - 100.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.743     5.412    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X42Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.930 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.661     6.591    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.715 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         3.132     9.847    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X36Y61         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.562   104.954    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X36Y61         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/C
                         clock pessimism              0.391   105.345    
                         clock uncertainty           -0.035   105.310    
    SLICE_X36Y61         FDCE (Recov_fdce_C_CLR)     -0.405   104.905    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]
  -------------------------------------------------------------------
                         required time                        104.905    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                 95.058    

Slack (MET) :             95.058ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[5]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.642ns (14.477%)  route 3.793ns (85.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 104.954 - 100.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.743     5.412    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X42Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.930 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.661     6.591    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.715 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         3.132     9.847    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X36Y61         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.562   104.954    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X36Y61         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[5]/C
                         clock pessimism              0.391   105.345    
                         clock uncertainty           -0.035   105.310    
    SLICE_X36Y61         FDCE (Recov_fdce_C_CLR)     -0.405   104.905    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[5]
  -------------------------------------------------------------------
                         required time                        104.905    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                 95.058    

Slack (MET) :             95.062ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[0]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.642ns (14.491%)  route 3.788ns (85.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 104.954 - 100.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.743     5.412    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X42Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.930 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.661     6.591    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.715 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         3.127     9.842    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X37Y61         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.562   104.954    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X37Y61         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[0]/C
                         clock pessimism              0.391   105.345    
                         clock uncertainty           -0.035   105.310    
    SLICE_X37Y61         FDCE (Recov_fdce_C_CLR)     -0.405   104.905    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[0]
  -------------------------------------------------------------------
                         required time                        104.905    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                 95.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.209ns (33.778%)  route 0.410ns (66.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.590     1.503    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X42Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.223     1.890    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.935 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         0.187     2.121    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg_0
    SLICE_X41Y54         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.860     2.020    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/SWCLKTCK
    SLICE_X41Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/C
                         clock pessimism             -0.501     1.519    
    SLICE_X41Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.427    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_reg/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.209ns (33.778%)  route 0.410ns (66.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.590     1.503    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X42Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.223     1.890    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.935 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         0.187     2.121    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X41Y54         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.860     2.020    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X41Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_reg/C
                         clock pessimism             -0.501     1.519    
    SLICE_X41Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.427    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_reg
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.209ns (33.542%)  route 0.414ns (66.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.590     1.503    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X42Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.223     1.890    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.935 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         0.191     2.126    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg_0
    SLICE_X40Y54         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.860     2.020    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/SWCLKTCK
    SLICE_X40Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg/C
                         clock pessimism             -0.501     1.519    
    SLICE_X40Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.427    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapAbort_reg/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.209ns (33.542%)  route 0.414ns (66.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.590     1.503    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X42Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.223     1.890    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.935 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         0.191     2.126    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X40Y54         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapAbort_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.860     2.020    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapAbort_reg/C
                         clock pessimism             -0.501     1.519    
    SLICE_X40Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.427    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapAbort_reg
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufAck_reg/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.209ns (33.542%)  route 0.414ns (66.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.590     1.503    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X42Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.223     1.890    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.935 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         0.191     2.126    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X40Y54         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufAck_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.860     2.020    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufAck_reg/C
                         clock pessimism             -0.501     1.519    
    SLICE_X40Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.427    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufAck_reg
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.209ns (33.542%)  route 0.414ns (66.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.590     1.503    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X42Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.223     1.890    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.935 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         0.191     2.126    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X40Y54         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.860     2.020    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/C
                         clock pessimism             -0.501     1.519    
    SLICE_X40Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.427    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapBank_reg/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.209ns (24.741%)  route 0.636ns (75.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.590     1.503    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X42Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.223     1.890    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.935 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         0.413     2.347    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X41Y55         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapBank_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.860     2.020    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X41Y55         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapBank_reg/C
                         clock pessimism             -0.501     1.519    
    SLICE_X41Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.427    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapBank_reg
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufReq_reg/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.209ns (24.741%)  route 0.636ns (75.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.590     1.503    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X42Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.223     1.890    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.935 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         0.413     2.347    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X41Y55         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufReq_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.860     2.020    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X41Y55         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufReq_reg/C
                         clock pessimism             -0.501     1.519    
    SLICE_X41Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.427    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WBufReq_reg
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_reg/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.209ns (24.614%)  route 0.640ns (75.386%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.590     1.503    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X42Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.223     1.890    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.935 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         0.417     2.352    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X40Y55         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.860     2.020    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y55         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_reg/C
                         clock pessimism             -0.501     1.519    
    SLICE_X40Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.427    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_reg
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[0]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.209ns (24.614%)  route 0.640ns (75.386%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.590     1.503    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X42Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.223     1.890    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.935 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         0.417     2.352    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X40Y55         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.860     2.020    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y55         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[0]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X40Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.427    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.925    





