<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1615" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1615{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1615{left:526px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_1615{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1615{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1615{left:96px;bottom:996px;letter-spacing:0.12px;word-spacing:-0.64px;}
#t6_1615{left:96px;bottom:974px;letter-spacing:0.15px;word-spacing:0.01px;}
#t7_1615{left:96px;bottom:953px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t8_1615{left:96px;bottom:918px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t9_1615{left:124px;bottom:889px;letter-spacing:-0.14px;}
#ta_1615{left:196px;bottom:889px;letter-spacing:-0.08px;}
#tb_1615{left:228px;bottom:889px;}
#tc_1615{left:238px;bottom:889px;letter-spacing:-0.07px;}
#td_1615{left:96px;bottom:856px;letter-spacing:0.05px;word-spacing:-0.58px;}
#te_1615{left:96px;bottom:835px;letter-spacing:0.07px;word-spacing:-0.39px;}
#tf_1615{left:96px;bottom:814px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tg_1615{left:96px;bottom:779px;letter-spacing:0.13px;word-spacing:-0.45px;}
#th_1615{left:219px;bottom:779px;letter-spacing:0.12px;}
#ti_1615{left:249px;bottom:779px;letter-spacing:0.08px;word-spacing:-0.41px;}
#tj_1615{left:96px;bottom:743px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tk_1615{left:250px;bottom:743px;letter-spacing:-0.22px;}
#tl_1615{left:272px;bottom:743px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tm_1615{left:96px;bottom:708px;letter-spacing:0.57px;word-spacing:-0.06px;}
#tn_1615{left:600px;bottom:708px;letter-spacing:0.66px;}
#to_1615{left:628px;bottom:708px;letter-spacing:0.56px;word-spacing:0.04px;}
#tp_1615{left:96px;bottom:687px;letter-spacing:0.13px;word-spacing:-0.11px;}
#tq_1615{left:96px;bottom:665px;letter-spacing:0.11px;}
#tr_1615{left:124px;bottom:638px;letter-spacing:0.14px;}
#ts_1615{left:124px;bottom:620px;letter-spacing:0.16px;}
#tt_1615{left:124px;bottom:602px;letter-spacing:0.16px;}
#tu_1615{left:96px;bottom:566px;letter-spacing:0.17px;word-spacing:-0.01px;}
#tv_1615{left:526px;bottom:566px;letter-spacing:0.25px;}
#tw_1615{left:564px;bottom:566px;letter-spacing:0.18px;word-spacing:0.02px;}
#tx_1615{left:96px;bottom:545px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ty_1615{left:365px;bottom:545px;letter-spacing:0.2px;}
#tz_1615{left:391px;bottom:545px;letter-spacing:0.13px;}
#t10_1615{left:96px;bottom:510px;letter-spacing:0.35px;word-spacing:-0.07px;}
#t11_1615{left:96px;bottom:488px;letter-spacing:0.16px;word-spacing:-0.45px;}
#t12_1615{left:96px;bottom:453px;letter-spacing:0.56px;word-spacing:0.01px;}
#t13_1615{left:96px;bottom:432px;letter-spacing:0.45px;word-spacing:-0.01px;}
#t14_1615{left:96px;bottom:410px;letter-spacing:0.13px;word-spacing:-0.37px;}
#t15_1615{left:96px;bottom:236px;letter-spacing:0.16px;word-spacing:-0.05px;}
#t16_1615{left:96px;bottom:201px;letter-spacing:0.61px;word-spacing:-0.02px;}
#t17_1615{left:96px;bottom:180px;letter-spacing:0.06px;word-spacing:-0.45px;}
#t18_1615{left:96px;bottom:1022px;letter-spacing:0.29px;}
#t19_1615{left:455px;bottom:1022px;letter-spacing:0.17px;word-spacing:0.05px;}
#t1a_1615{left:245px;bottom:366px;letter-spacing:0.18px;}
#t1b_1615{left:619px;bottom:366px;letter-spacing:0.15px;}
#t1c_1615{left:477px;bottom:333px;letter-spacing:0.2px;}
#t1d_1615{left:525px;bottom:333px;letter-spacing:0.14px;}
#t1e_1615{left:666px;bottom:333px;letter-spacing:-0.06px;}
#t1f_1615{left:773px;bottom:333px;letter-spacing:0.16px;}
#t1g_1615{left:101px;bottom:305px;letter-spacing:0.15px;}
#t1h_1615{left:167px;bottom:305px;letter-spacing:0.13px;}
#t1i_1615{left:206px;bottom:305px;}
#t1j_1615{left:215px;bottom:305px;letter-spacing:0.15px;}
#t1k_1615{left:473px;bottom:305px;letter-spacing:0.1px;}
#t1l_1615{left:522px;bottom:305px;letter-spacing:0.17px;}
#t1m_1615{left:553px;bottom:305px;letter-spacing:0.13px;}
#t1n_1615{left:658px;bottom:305px;letter-spacing:0.13px;}
#t1o_1615{left:700px;bottom:305px;letter-spacing:0.12px;}
#t1p_1615{left:769px;bottom:305px;letter-spacing:0.1px;word-spacing:0.08px;}
#t1q_1615{left:101px;bottom:278px;letter-spacing:0.15px;}
#t1r_1615{left:167px;bottom:278px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t1s_1615{left:473px;bottom:278px;letter-spacing:0.1px;}
#t1t_1615{left:522px;bottom:278px;letter-spacing:0.17px;}
#t1u_1615{left:553px;bottom:278px;letter-spacing:0.13px;}
#t1v_1615{left:658px;bottom:278px;letter-spacing:0.13px;}
#t1w_1615{left:700px;bottom:278px;letter-spacing:0.12px;}
#t1x_1615{left:769px;bottom:278px;letter-spacing:0.1px;word-spacing:0.08px;}
#t1y_1615{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1615{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1615{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_1615{font-size:17px;font-family:Arial_61s;color:#000;}
.s4_1615{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s5_1615{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s6_1615{font-size:18px;font-family:'Courier New', Courier, monospa;color:#000;}
.s7_1615{font-size:15px;font-family:'Courier New', Courier, monospa;color:#000;}
.s8_1615{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s9_1615{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.sa_1615{font-size:15px;font-family:Arial-Bold_61q;color:#000;}
.sb_1615{font-size:15px;font-family:Arial_61s;color:#000;}
.sc_1615{font-size:15px;font-family:Arial-Italic_62c;color:#000;}
.sd_1615{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1615" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1615Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1615" style="-webkit-user-select: none;"><object width="935" height="1210" data="1615/1615.svg" type="image/svg+xml" id="pdf1615" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1615" class="t s1_1615">348 </span><span id="t2_1615" class="t s1_1615">General-Purpose Instruction Reference </span>
<span id="t3_1615" class="t s1_1615">AMD64 Technology </span><span id="t4_1615" class="t s1_1615">24594—Rev. 3.35—June 2023 </span>
<span id="t5_1615" class="t s2_1615">Finds the least significant zero bit in the source operand, clears all bits below that bit to 0, sets all other </span>
<span id="t6_1615" class="t s2_1615">bits to 1 (including the found bit) and writes the result to the destination. If the least significant bit of </span>
<span id="t7_1615" class="t s2_1615">the source operand is 0, the destination is written with all ones. </span>
<span id="t8_1615" class="t s2_1615">This instruction has two operands: </span>
<span id="t9_1615" class="t s3_1615">T1MSKC </span><span id="ta_1615" class="t s4_1615">dest</span><span id="tb_1615" class="t s3_1615">, </span><span id="tc_1615" class="t s4_1615">src </span>
<span id="td_1615" class="t s2_1615">In 64-bit mode, the operand size is determined by the value of XOP.W. If XOP.W is 1, the operand size </span>
<span id="te_1615" class="t s2_1615">is 64-bit; if XOP.W is 0, the operand size is 32-bit. In 32-bit mode, XOP.W is ignored. 16-bit operands </span>
<span id="tf_1615" class="t s2_1615">are not supported. </span>
<span id="tg_1615" class="t s2_1615">The destination (</span><span id="th_1615" class="t s5_1615">dest</span><span id="ti_1615" class="t s2_1615">) is a general purpose register. </span>
<span id="tj_1615" class="t s2_1615">The source operand (</span><span id="tk_1615" class="t s5_1615">src</span><span id="tl_1615" class="t s2_1615">) is a general purpose register or a memory operand. </span>
<span id="tm_1615" class="t s2_1615">The T1MSKC instruction effectively performs a bit-wise logical </span><span id="tn_1615" class="t s6_1615">or </span><span id="to_1615" class="t s2_1615">of the inverse of the source </span>
<span id="tp_1615" class="t s2_1615">operand and the result of incrementing the source operand by 1 and stores the result to the destination </span>
<span id="tq_1615" class="t s2_1615">register: </span>
<span id="tr_1615" class="t s7_1615">addtmpsrc </span>
<span id="ts_1615" class="t s7_1615">nottmpsrc </span>
<span id="tt_1615" class="t s7_1615">ordesttmptmp </span>
<span id="tu_1615" class="t s2_1615">The value of the carry flag of rFLAGs is generated by the </span><span id="tv_1615" class="t s6_1615">add </span><span id="tw_1615" class="t s2_1615">pseudo-instruction and the remaining </span>
<span id="tx_1615" class="t s2_1615">arithmetic flags are generated by the </span><span id="ty_1615" class="t s6_1615">or </span><span id="tz_1615" class="t s2_1615">pseudo-instruction. </span>
<span id="t10_1615" class="t s2_1615">The T1MSKC instruction is a TBM instruction. Support for this instruction is indicated by CPUID </span>
<span id="t11_1615" class="t s2_1615">Fn8000_0001_ECX[TBM] = 1. </span>
<span id="t12_1615" class="t s2_1615">For more information on using the CPUID instruction, see the instruction reference page for the </span>
<span id="t13_1615" class="t s2_1615">CPUID instruction on page 165. For a description of all feature flags related to instruction subset </span>
<span id="t14_1615" class="t s2_1615">support, see Appendix D, “Instruction Subsets and CPUID Feature Flags,” on page 591. </span>
<span id="t15_1615" class="t s8_1615">Related Instructions </span>
<span id="t16_1615" class="t s2_1615">ANDN, BEXTR, BLCFILL, BLCI, BLCIC, BLCMSK, BLCS, BLSFILL, BLSI, BLSIC, BLSR, </span>
<span id="t17_1615" class="t s2_1615">BLSMSK, BSF, BSR, LZCNT, POPCNT, TZMSK, TZCNT </span>
<span id="t18_1615" class="t s9_1615">T1MSKC </span><span id="t19_1615" class="t s9_1615">Inverse Mask From Trailing Ones </span>
<span id="t1a_1615" class="t sa_1615">Mnemonic </span><span id="t1b_1615" class="t sa_1615">Encoding </span>
<span id="t1c_1615" class="t sa_1615">XOP </span><span id="t1d_1615" class="t sa_1615">RXB.map_select </span><span id="t1e_1615" class="t sa_1615">W.vvvv.L.pp </span><span id="t1f_1615" class="t sa_1615">Opcode </span>
<span id="t1g_1615" class="t sb_1615">T1MSKC </span><span id="t1h_1615" class="t sc_1615">reg32</span><span id="t1i_1615" class="t sb_1615">, </span><span id="t1j_1615" class="t sc_1615">reg/mem32 </span><span id="t1k_1615" class="t sb_1615">8F </span><span id="t1l_1615" class="t sb_1615">RXB </span><span id="t1m_1615" class="t sb_1615">.09 </span><span id="t1n_1615" class="t sb_1615">0.dest </span><span id="t1o_1615" class="t sb_1615">.0.00 </span><span id="t1p_1615" class="t sb_1615">01 /7 </span>
<span id="t1q_1615" class="t sb_1615">T1MSKC </span><span id="t1r_1615" class="t sc_1615">reg64, reg/mem64 </span><span id="t1s_1615" class="t sb_1615">8F </span><span id="t1t_1615" class="t sb_1615">RXB </span><span id="t1u_1615" class="t sb_1615">.09 </span><span id="t1v_1615" class="t sb_1615">1.dest </span><span id="t1w_1615" class="t sb_1615">.0.00 </span><span id="t1x_1615" class="t sb_1615">01 /7 </span>
<span id="t1y_1615" class="t sd_1615">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
