###############################################################
#  Generated by:      Cadence Innovus 25.11-s102_1
#  OS:                Linux x86_64(Host ID ece-rschsrv.ece.gatech.edu)
#  Generated on:      Sat Feb 14 12:59:37 2026
#  Design:            counter_16bit
#  Command:           report_timing -max_paths 500 -nworst 1 -path_type full_clock      > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.gba.rpt]
###############################################################
Path 1: VIOLATED (-0.092 ns) Setup Check with Pin count_reg[15]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[7]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[15]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.002 (P)    0.003 (P)
            Arrival:=    0.987       -0.012

              Setup:-    0.089
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.648
       Launch Clock:=   -0.012
          Data Path:+    0.751
              Slack:=   -0.092
     Timing Path:

#-------------------------------------------------------------------------------
# Timing Point     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------
  clk              -      clk    R     (arrival)      16  0.003   0.003   -0.012  
  count_reg[7]/Q   -      CK->Q  R     DFFRX4          5  0.005   0.326    0.315  
  g77_dup/Y        -      C->Y   F     NAND3X4         1  0.067   0.069    0.384  
  g2825/Y          -      B->Y   R     NOR2X4          1  0.058   0.074    0.458  
  g173/Y           -      A->Y   F     NAND2X4         1  0.065   0.066    0.524  
  g172/Y           -      A->Y   R     CLKINVX8       12  0.049   0.084    0.608  
  g170/Y           -      A->Y   F     NAND2X4         1  0.075   0.048    0.656  
  cts_FE_RC_2_0/Y  -      A->Y   R     INVX2           1  0.031   0.039    0.695  
  cts_FE_RC_4_0/Y  -      A1->Y  F     OAI21X2         1  0.029   0.044    0.739  
  count_reg[15]/D  -      D      F     DFFRX4          1  0.035   0.000    0.739  
#-------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[15]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#------------------------------------------------------------------------------
Path 2: VIOLATED (-0.092 ns) Setup Check with Pin count_reg[11]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[7]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[11]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.002 (P)    0.003 (P)
            Arrival:=    0.987       -0.012

              Setup:-    0.084
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.653
       Launch Clock:=   -0.012
          Data Path:+    0.757
              Slack:=   -0.092
     Timing Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clk                           -      clk    R     (arrival)      16  0.003   0.003   -0.012  
  count_reg[7]/Q                -      CK->Q  R     DFFRX4          5  0.005   0.326    0.315  
  g77_dup/Y                     -      C->Y   F     NAND3X4         1  0.067   0.069    0.384  
  g2825/Y                       -      B->Y   R     NOR2X4          1  0.058   0.074    0.458  
  g173/Y                        -      A->Y   F     NAND2X4         1  0.065   0.066    0.524  
  g172/Y                        -      A->Y   R     CLKINVX8       12  0.049   0.084    0.608  
  inc_ADD_UNS_OP_g2622__5526/Y  -      A->Y   F     NAND2X2         1  0.075   0.057    0.665  
  g31/Y                         -      B->Y   R     NAND2X2         1  0.035   0.044    0.709  
  g2883/Y                       -      B->Y   F     NAND2X2         1  0.041   0.036    0.745  
  count_reg[11]/D               -      D      F     DFFRX4          1  0.023   0.000    0.745  
#--------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[11]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#------------------------------------------------------------------------------
Path 3: VIOLATED (-0.086 ns) Setup Check with Pin count_reg[14]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[7]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[14]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.002 (P)    0.003 (P)
            Arrival:=    0.988       -0.012

              Setup:-    0.085
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.652
       Launch Clock:=   -0.012
          Data Path:+    0.751
              Slack:=   -0.086
     Timing Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clk                           -      clk    R     (arrival)      16  0.003   0.003   -0.012  
  count_reg[7]/Q                -      CK->Q  R     DFFRX4          5  0.005   0.326    0.315  
  g77_dup/Y                     -      C->Y   F     NAND3X4         1  0.067   0.069    0.384  
  g2825/Y                       -      B->Y   R     NOR2X4          1  0.058   0.074    0.458  
  g173/Y                        -      A->Y   F     NAND2X4         1  0.065   0.066    0.524  
  g172/Y                        -      A->Y   R     CLKINVX8       12  0.049   0.083    0.607  
  inc_ADD_UNS_OP_g2619__6260/Y  -      A->Y   F     NAND2X2         1  0.075   0.057    0.664  
  inc_ADD_UNS_OP_g2605__5115/Y  -      B->Y   R     NAND2X2         1  0.035   0.037    0.702  
  inc_ADD_UNS_OP_g2603__1881/Y  -      B->Y   F     NAND2X1         1  0.032   0.037    0.739  
  count_reg[14]/D               -      D      F     DFFRX4          1  0.027   0.000    0.739  
#--------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002    0.988  
  count_reg[14]/CK  -      CK   R     DFFRX4         16  0.005   0.000    0.988  
#------------------------------------------------------------------------------
Path 4: VIOLATED (-0.085 ns) Setup Check with Pin count_reg[13]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[7]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[13]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.002 (P)    0.003 (P)
            Arrival:=    0.987       -0.012

              Setup:-    0.085
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.652
       Launch Clock:=   -0.012
          Data Path:+    0.748
              Slack:=   -0.085
     Timing Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clk                           -      clk    R     (arrival)      16  0.003   0.003   -0.012  
  count_reg[7]/Q                -      CK->Q  R     DFFRX4          5  0.005   0.326    0.315  
  g77_dup/Y                     -      C->Y   F     NAND3X4         1  0.067   0.069    0.384  
  g2825/Y                       -      B->Y   R     NOR2X4          1  0.058   0.074    0.458  
  g173/Y                        -      A->Y   F     NAND2X4         1  0.065   0.066    0.524  
  g172/Y                        -      A->Y   R     CLKINVX8       12  0.049   0.084    0.608  
  g15/Y                         -      A->Y   F     NAND2X2         1  0.075   0.056    0.664  
  g14/Y                         -      B->Y   R     NAND2X2         1  0.033   0.037    0.701  
  inc_ADD_UNS_OP_g2599__5122/Y  -      B->Y   F     NAND2X1         1  0.033   0.036    0.736  
  count_reg[13]/D               -      D      F     DFFRX4          1  0.025   0.000    0.736  
#--------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[13]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#------------------------------------------------------------------------------
Path 5: VIOLATED (-0.082 ns) Setup Check with Pin count_reg[12]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[7]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[12]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.002 (P)    0.003 (P)
            Arrival:=    0.987       -0.012

              Setup:-    0.084
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.653
       Launch Clock:=   -0.012
          Data Path:+    0.747
              Slack:=   -0.082
     Timing Path:

#--------------------------------------------------------------------------------
# Timing Point      Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------
  clk               -      clk    R     (arrival)      16  0.003   0.003   -0.012  
  count_reg[7]/Q    -      CK->Q  R     DFFRX4          5  0.005   0.326    0.315  
  g77_dup/Y         -      C->Y   F     NAND3X4         1  0.067   0.069    0.384  
  g2825/Y           -      B->Y   R     NOR2X4          1  0.058   0.074    0.458  
  g173/Y            -      A->Y   F     NAND2X4         1  0.065   0.066    0.524  
  g172/Y            -      A->Y   R     CLKINVX8       12  0.049   0.083    0.607  
  cts_FE_RC_31_0/Y  -      A->Y   F     NAND2X4         1  0.075   0.049    0.657  
  cts_FE_RC_30_0/Y  -      B->Y   R     NAND2X2         1  0.027   0.042    0.698  
  cts_FE_RC_29_0/Y  -      B->Y   F     NAND2X2         1  0.041   0.036    0.735  
  count_reg[12]/D   -      D      F     DFFRX4          1  0.023   0.000    0.735  
#--------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[12]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#------------------------------------------------------------------------------
Path 6: VIOLATED (-0.071 ns) Setup Check with Pin count_reg[6]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[0]/CK
              Clock: (R) core_clock
           Endpoint: (R) count_reg[6]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.003 (P)    0.003 (P)
            Arrival:=    0.988       -0.012

              Setup:-    0.100
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.639
       Launch Clock:=   -0.012
          Data Path:+    0.722
              Slack:=   -0.071
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  clk                      -      clk    R     (arrival)      16  0.003   0.003   -0.012  
  count_reg[0]/Q           -      CK->Q  R     DFFRX4          4  0.005   0.327    0.315  
  g2931/Y                  -      A->Y   F     NAND2X4         2  0.069   0.071    0.386  
  prects_FE_DBTC0_n_527/Y  -      A->Y   R     INVX4           1  0.070   0.056    0.442  
  prects_FE_RC_16_0/Y      -      C->Y   F     NAND3X4         2  0.040   0.061    0.503  
  g9/Y                     -      A->Y   R     INVX4           2  0.054   0.068    0.571  
  g8/Y                     -      B->Y   F     NAND2X4         2  0.055   0.050    0.621  
  prects_FE_RC_0_0/Y       -      A1->Y  R     OAI21X2         1  0.035   0.089    0.710  
  count_reg[6]/D           -      D      R     DFFRX4          1  0.086   0.000    0.710  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.003    0.988  
  count_reg[6]/CK  -      CK   R     DFFRX4         16  0.005   0.000    0.988  
#-----------------------------------------------------------------------------
Path 7: VIOLATED (-0.070 ns) Setup Check with Pin count_reg[8]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[7]/CK
              Clock: (R) core_clock
           Endpoint: (R) count_reg[8]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.002 (P)    0.003 (P)
            Arrival:=    0.987       -0.012

              Setup:-    0.098
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.639
       Launch Clock:=   -0.012
          Data Path:+    0.722
              Slack:=   -0.070
     Timing Path:

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  clk                  -      clk    R     (arrival)      16  0.003   0.003   -0.012  
  count_reg[7]/Q       -      CK->Q  R     DFFRX4          5  0.005   0.326    0.315  
  g77_dup/Y            -      C->Y   F     NAND3X4         1  0.067   0.069    0.384  
  g2825/Y              -      B->Y   R     NOR2X4          1  0.058   0.074    0.458  
  g173/Y               -      A->Y   F     NAND2X4         1  0.065   0.066    0.524  
  g172/Y               -      A->Y   R     CLKINVX8       12  0.049   0.084    0.608  
  prects_FE_RC_45_0/Y  -      A->Y   F     NAND2X1         1  0.075   0.058    0.666  
  cts_FE_RC_9_0/Y      -      B0->Y  R     OAI21X1         1  0.036   0.044    0.710  
  count_reg[8]/D       -      D      R     DFFRX4          1  0.080   0.000    0.710  
#-----------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[8]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#-----------------------------------------------------------------------------
Path 8: VIOLATED (-0.065 ns) Setup Check with Pin count_reg[5]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[0]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[5]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.003 (P)    0.003 (P)
            Arrival:=    0.988       -0.012

              Setup:-    0.087
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.651
       Launch Clock:=   -0.012
          Data Path:+    0.728
              Slack:=   -0.065
     Timing Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clk                           -      clk    R     (arrival)      16  0.003   0.003   -0.012  
  count_reg[0]/Q                -      CK->Q  R     DFFRX4          4  0.005   0.327    0.315  
  g2931/Y                       -      A->Y   F     NAND2X4         2  0.069   0.071    0.386  
  prects_FE_DBTC0_n_527/Y       -      A->Y   R     INVX4           1  0.070   0.056    0.442  
  prects_FE_RC_16_0/Y           -      C->Y   F     NAND3X4         2  0.040   0.061    0.503  
  g9/Y                          -      A->Y   R     INVX4           2  0.054   0.068    0.571  
  inc_ADD_UNS_OP_g2593__6783/Y  -      B->Y   F     NAND2X4         2  0.055   0.055    0.626  
  prects_FE_RC_6_0/Y            -      B->Y   R     NAND2X2         1  0.039   0.045    0.671  
  prects_FE_RC_15_0/Y           -      B0->Y  F     OAI21X2         1  0.037   0.045    0.716  
  count_reg[5]/D                -      D      F     DFFRX4          1  0.031   0.000    0.716  
#--------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.003    0.988  
  count_reg[5]/CK  -      CK   R     DFFRX4         16  0.005   0.000    0.988  
#-----------------------------------------------------------------------------
Path 9: VIOLATED (-0.061 ns) Setup Check with Pin count_reg[9]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[6]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[9]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.003 (P)    0.003 (P)
            Arrival:=    0.988       -0.012

              Setup:-    0.087
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.651
       Launch Clock:=   -0.012
          Data Path:+    0.723
              Slack:=   -0.061
     Timing Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  clk                                    -      clk    R     (arrival)      16  0.003   0.003   -0.012  
  count_reg[6]/Q                         -      CK->Q  R     DFFRX4          3  0.005   0.311    0.299  
  prects_FE_OCPC45_inc_ADD_UNS_OP_n_5/Y  -      A->Y   R     BUFX2           1  0.052   0.105    0.404  
  inc_ADD_UNS_OP_g2646__2894/Y           -      B->Y   F     NAND2X2         2  0.045   0.061    0.465  
  cts_FE_RC_8_0/Y                        -      A->Y   R     NOR2X2          1  0.050   0.076    0.541  
  cts_FE_RC_12_0/Y                       -      C->Y   F     NAND3X1         1  0.053   0.070    0.611  
  cts_FE_RC_10_0/Y                       -      B->Y   R     NAND2X1         1  0.059   0.057    0.668  
  g38/Y                                  -      A->Y   F     NAND2X1         1  0.042   0.044    0.711  
  count_reg[9]/D                         -      D      F     DFFRX4          1  0.031   0.000    0.711  
#-----------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.003    0.988  
  count_reg[9]/CK  -      CK   R     DFFRX4         16  0.005   0.000    0.988  
#-----------------------------------------------------------------------------
Path 10: VIOLATED (-0.052 ns) Setup Check with Pin count_reg[7]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[3]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[7]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.003 (P)    0.003 (P)
            Arrival:=    0.988       -0.012

              Setup:-    0.102
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.636
       Launch Clock:=   -0.012
          Data Path:+    0.699
              Slack:=   -0.052
     Timing Path:

#------------------------------------------------------------------------------
# Timing Point    Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk             -      clk    R     (arrival)      16  0.003   0.003   -0.012  
  count_reg[3]/Q  -      CK->Q  R     DFFRX4          3  0.005   0.313    0.301  
  g11/Y           -      A->Y   R     CLKAND2X2       2  0.054   0.114    0.415  
  g54/Y           -      B->Y   R     CLKAND2X2       2  0.062   0.112    0.527  
  g425/Y          -      A->Y   F     CLKINVX2        1  0.057   0.037    0.564  
  g2980/Y         -      B->Y   R     NAND2X2         1  0.024   0.038    0.602  
  g416/Y          -      B->Y   F     NAND4X2         1  0.038   0.085    0.687  
  count_reg[7]/D  -      D      F     DFFRX4          1  0.066   0.000    0.687  
#------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.003    0.988  
  count_reg[7]/CK  -      CK   R     DFFRX4         16  0.005   0.000    0.988  
#-----------------------------------------------------------------------------
Path 11: VIOLATED (-0.045 ns) Setup Check with Pin count_reg[3]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[0]/CK
              Clock: (R) core_clock
           Endpoint: (R) count_reg[3]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.003 (P)    0.003 (P)
            Arrival:=    0.988       -0.012

              Setup:-    0.086
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.652
       Launch Clock:=   -0.012
          Data Path:+    0.708
              Slack:=   -0.045
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clk                              -      clk    R     (arrival)      16  0.003   0.003   -0.012  
  count_reg[0]/Q                   -      CK->Q  R     DFFRX4          4  0.005   0.327    0.315  
  g2931/Y                          -      A->Y   F     NAND2X4         2  0.069   0.071    0.386  
  cts_prects_FE_DBTC0_n_527_dup/Y  -      A->Y   R     INVX4           4  0.070   0.077    0.463  
  inc_ADD_UNS_OP_g2626__1617/Y     -      A->Y   F     NAND2X4         3  0.060   0.061    0.524  
  inc_ADD_UNS_OP_g2604/Y           -      A->Y   R     INVX4           2  0.042   0.041    0.565  
  prects_FE_RC_29_0/Y              -      C->Y   F     NAND3X1         1  0.028   0.067    0.631  
  g95/Y                            -      A->Y   R     NAND2X2         1  0.067   0.065    0.696  
  count_reg[3]/D                   -      D      R     DFFRX4          1  0.045   0.000    0.696  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.003    0.988  
  count_reg[3]/CK  -      CK   R     DFFRX4         16  0.005   0.000    0.988  
#-----------------------------------------------------------------------------
Path 12: VIOLATED (-0.037 ns) Setup Check with Pin count_reg[4]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[0]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[4]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.003 (P)    0.003 (P)
            Arrival:=    0.988       -0.012

              Setup:-    0.093
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.645
       Launch Clock:=   -0.012
          Data Path:+    0.695
              Slack:=   -0.037
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  clk                      -      clk    R     (arrival)      16  0.003   0.003   -0.012  
  count_reg[0]/Q           -      CK->Q  R     DFFRX4          4  0.005   0.327    0.315  
  g2931/Y                  -      A->Y   F     NAND2X4         2  0.069   0.071    0.386  
  prects_FE_DBTC0_n_527/Y  -      A->Y   R     INVX4           1  0.070   0.056    0.442  
  prects_FE_RC_16_0/Y      -      C->Y   F     NAND3X4         2  0.040   0.061    0.503  
  cts_FE_RC_28_0/Y         -      A->Y   F     XNOR2X1         1  0.054   0.179    0.682  
  count_reg[4]/D           -      D      F     DFFRX4          1  0.043   0.000    0.682  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.003    0.988  
  count_reg[4]/CK  -      CK   R     DFFRX4         16  0.005   0.000    0.988  
#-----------------------------------------------------------------------------
Path 13: VIOLATED (-0.023 ns) Setup Check with Pin count_reg[10]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[7]/CK
              Clock: (R) core_clock
           Endpoint: (R) count_reg[10]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.002 (P)    0.003 (P)
            Arrival:=    0.987       -0.012

              Setup:-    0.087
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.650
       Launch Clock:=   -0.012
          Data Path:+    0.685
              Slack:=   -0.023
     Timing Path:

#--------------------------------------------------------------------------------
# Timing Point      Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------
  clk               -      clk    R     (arrival)      16  0.003   0.003   -0.012  
  count_reg[7]/Q    -      CK->Q  F     DFFRX4          5  0.005   0.288    0.276  
  cts_FE_RC_34_0/Y  -      A->Y   F     CLKAND2X2       1  0.043   0.123    0.399  
  cts_FE_RC_33_0/Y  -      A->Y   F     CLKAND2X2       2  0.024   0.127    0.526  
  cts_FE_RC_20_0/Y  -      D->Y   R     NAND4X1         1  0.033   0.049    0.575  
  cts_FE_RC_22_0/Y  -      A->Y   F     NAND2X1         1  0.057   0.053    0.627  
  cts_FE_RC_21_0/Y  -      B->Y   R     NAND2X1         1  0.033   0.046    0.673  
  count_reg[10]/D   -      D      R     DFFRX4          1  0.045   0.000    0.673  
#--------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[10]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#------------------------------------------------------------------------------
Path 14: VIOLATED (-0.002 ns) Setup Check with Pin count_reg[1]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[0]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[1]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.003 (P)    0.003 (P)
            Arrival:=    0.988       -0.012

              Setup:-    0.091
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.647
       Launch Clock:=   -0.012
          Data Path:+    0.661
              Slack:=   -0.002
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clk                              -      clk    R     (arrival)      16  0.003   0.003   -0.012  
  count_reg[0]/Q                   -      CK->Q  R     DFFRX4          4  0.005   0.327    0.315  
  g2931/Y                          -      A->Y   F     NAND2X4         2  0.069   0.071    0.386  
  cts_prects_FE_DBTC0_n_527_dup/Y  -      A->Y   R     INVX4           4  0.070   0.076    0.463  
  inc_ADD_UNS_OP_g2623__6783/Y     -      B->Y   F     CLKXOR2X1       1  0.060   0.186    0.649  
  count_reg[1]/D                   -      D      F     DFFRX4          1  0.039   0.000    0.649  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.003    0.988  
  count_reg[1]/CK  -      CK   R     DFFRX4         16  0.005   0.000    0.988  
#-----------------------------------------------------------------------------
Path 15: MET (0.010 ns) Setup Check with Pin count_reg[2]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[0]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[2]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.003 (P)    0.003 (P)
            Arrival:=    0.988       -0.012

              Setup:-    0.093
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.645
       Launch Clock:=   -0.012
          Data Path:+    0.647
              Slack:=    0.010
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clk                              -      clk    R     (arrival)      16  0.003   0.003   -0.012  
  count_reg[0]/Q                   -      CK->Q  R     DFFRX4          4  0.005   0.327    0.315  
  g2931/Y                          -      A->Y   F     NAND2X4         2  0.069   0.071    0.386  
  cts_prects_FE_DBTC0_n_527_dup/Y  -      A->Y   R     INVX4           4  0.070   0.077    0.463  
  inc_ADD_UNS_OP_g2626__1617/Y     -      A->Y   F     NAND2X4         3  0.060   0.061    0.524  
  prects_FE_RC_40_0/Y              -      B->Y   R     NAND2X1         1  0.042   0.051    0.575  
  prects_FE_RC_38_0/Y              -      B0->Y  F     OAI21X1         1  0.043   0.059    0.635  
  count_reg[2]/D                   -      D      F     DFFRX4          1  0.044   0.000    0.635  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.003    0.988  
  count_reg[2]/CK  -      CK   R     DFFRX4         16  0.005   0.000    0.988  
#-----------------------------------------------------------------------------
Path 16: MET (0.062 ns) Setup Check with Pin count_reg[0]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[0]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[0]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.003 (P)    0.003 (P)
            Arrival:=    0.988       -0.012

              Setup:-    0.093
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.645
       Launch Clock:=   -0.012
          Data Path:+    0.594
              Slack:=    0.062
     Timing Path:

#----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  clk                             -      clk    R     (arrival)      16  0.003   0.003   -0.012  
  count_reg[0]/Q                  -      CK->Q  R     DFFRX4          4  0.005   0.327    0.315  
  cts_FE_OCPC0_count_0/Y          -      A->Y   R     BUFX2           3  0.069   0.121    0.436  
  prects_FE_DBTC9_count_0__102/Y  -      A->Y   F     INVX2           1  0.058   0.029    0.466  
  g4/Y                            -      A->Y   R     NAND2X1         1  0.019   0.048    0.513  
  g5/Y                            -      B->Y   F     NAND2X1         1  0.086   0.069    0.582  
  count_reg[0]/D                  -      D      F     DFFRX4          1  0.044   0.000    0.582  
#----------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.003    0.988  
  count_reg[0]/CK  -      CK   R     DFFRX4         16  0.005   0.000    0.988  
#-----------------------------------------------------------------------------
Path 17: MET (0.179 ns) Recovery Check with Pin count_reg[13]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[13]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=    0.987        0.000

           Recovery:-   -0.034
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.771
       Launch Clock:=    0.000
          Data Path:+    0.592
              Slack:=    0.179
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.194  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.398    0.592  
  count_reg[13]/RN         -      RN     R     DFFRX4         16  0.505   0.000    0.592  
#---------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[13]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#------------------------------------------------------------------------------
Path 18: MET (0.179 ns) Recovery Check with Pin count_reg[12]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[12]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=    0.987        0.000

           Recovery:-   -0.034
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.771
       Launch Clock:=    0.000
          Data Path:+    0.592
              Slack:=    0.179
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.194  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.398    0.592  
  count_reg[12]/RN         -      RN     R     DFFRX4         16  0.505   0.000    0.592  
#---------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[12]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#------------------------------------------------------------------------------
Path 19: MET (0.179 ns) Recovery Check with Pin count_reg[7]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[7]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.003 (P)    0.000 (I)
            Arrival:=    0.988        0.000

           Recovery:-   -0.034
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.772
       Launch Clock:=    0.000
          Data Path:+    0.593
              Slack:=    0.179
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.194  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.399    0.593  
  count_reg[7]/RN          -      RN     R     DFFRX4         16  0.505   0.000    0.593  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.003    0.988  
  count_reg[7]/CK  -      CK   R     DFFRX4         16  0.005   0.000    0.988  
#-----------------------------------------------------------------------------
Path 20: MET (0.179 ns) Recovery Check with Pin count_reg[9]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[9]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.003 (P)    0.000 (I)
            Arrival:=    0.988        0.000

           Recovery:-   -0.034
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.772
       Launch Clock:=    0.000
          Data Path:+    0.593
              Slack:=    0.179
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.194  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.399    0.593  
  count_reg[9]/RN          -      RN     R     DFFRX4         16  0.505   0.000    0.593  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.003    0.988  
  count_reg[9]/CK  -      CK   R     DFFRX4         16  0.005   0.000    0.988  
#-----------------------------------------------------------------------------
Path 21: MET (0.179 ns) Recovery Check with Pin count_reg[4]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[4]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.003 (P)    0.000 (I)
            Arrival:=    0.988        0.000

           Recovery:-   -0.034
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.772
       Launch Clock:=    0.000
          Data Path:+    0.593
              Slack:=    0.179
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.194  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.399    0.593  
  count_reg[4]/RN          -      RN     R     DFFRX4         16  0.505   0.000    0.593  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.003    0.988  
  count_reg[4]/CK  -      CK   R     DFFRX4         16  0.005   0.000    0.988  
#-----------------------------------------------------------------------------
Path 22: MET (0.179 ns) Recovery Check with Pin count_reg[14]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[14]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=    0.988        0.000

           Recovery:-   -0.034
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.772
       Launch Clock:=    0.000
          Data Path:+    0.592
              Slack:=    0.179
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.194  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.398    0.592  
  count_reg[14]/RN         -      RN     R     DFFRX4         16  0.505   0.000    0.592  
#---------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002    0.988  
  count_reg[14]/CK  -      CK   R     DFFRX4         16  0.005   0.000    0.988  
#------------------------------------------------------------------------------
Path 23: MET (0.180 ns) Recovery Check with Pin count_reg[1]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[1]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.003 (P)    0.000 (I)
            Arrival:=    0.988        0.000

           Recovery:-   -0.034
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.772
       Launch Clock:=    0.000
          Data Path:+    0.593
              Slack:=    0.180
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.194  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.399    0.593  
  count_reg[1]/RN          -      RN     R     DFFRX4         16  0.505   0.000    0.593  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.003    0.988  
  count_reg[1]/CK  -      CK   R     DFFRX4         16  0.005   0.000    0.988  
#-----------------------------------------------------------------------------
Path 24: MET (0.180 ns) Recovery Check with Pin count_reg[0]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[0]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.003 (P)    0.000 (I)
            Arrival:=    0.988        0.000

           Recovery:-   -0.034
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.772
       Launch Clock:=    0.000
          Data Path:+    0.592
              Slack:=    0.180
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.194  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.398    0.592  
  count_reg[0]/RN          -      RN     R     DFFRX4         16  0.505   0.000    0.592  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.003    0.988  
  count_reg[0]/CK  -      CK   R     DFFRX4         16  0.005   0.000    0.988  
#-----------------------------------------------------------------------------
Path 25: MET (0.180 ns) Recovery Check with Pin count_reg[3]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[3]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.003 (P)    0.000 (I)
            Arrival:=    0.988        0.000

           Recovery:-   -0.034
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.772
       Launch Clock:=    0.000
          Data Path:+    0.593
              Slack:=    0.180
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.194  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.399    0.593  
  count_reg[3]/RN          -      RN     R     DFFRX4         16  0.505   0.000    0.593  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.003    0.988  
  count_reg[3]/CK  -      CK   R     DFFRX4         16  0.005   0.000    0.988  
#-----------------------------------------------------------------------------
Path 26: MET (0.180 ns) Recovery Check with Pin count_reg[10]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[10]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=    0.987        0.000

           Recovery:-   -0.034
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.771
       Launch Clock:=    0.000
          Data Path:+    0.591
              Slack:=    0.180
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.194  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.397    0.591  
  count_reg[10]/RN         -      RN     R     DFFRX4         16  0.505   0.000    0.591  
#---------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[10]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#------------------------------------------------------------------------------
Path 27: MET (0.180 ns) Recovery Check with Pin count_reg[15]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[15]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=    0.987        0.000

           Recovery:-   -0.034
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.771
       Launch Clock:=    0.000
          Data Path:+    0.591
              Slack:=    0.180
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.194  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.397    0.591  
  count_reg[15]/RN         -      RN     R     DFFRX4         16  0.505   0.000    0.591  
#---------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[15]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#------------------------------------------------------------------------------
Path 28: MET (0.181 ns) Recovery Check with Pin count_reg[2]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[2]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.003 (P)    0.000 (I)
            Arrival:=    0.988        0.000

           Recovery:-   -0.034
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.772
       Launch Clock:=    0.000
          Data Path:+    0.591
              Slack:=    0.181
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.194  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.397    0.591  
  count_reg[2]/RN          -      RN     R     DFFRX4         16  0.505   0.000    0.591  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.003    0.988  
  count_reg[2]/CK  -      CK   R     DFFRX4         16  0.005   0.000    0.988  
#-----------------------------------------------------------------------------
Path 29: MET (0.181 ns) Recovery Check with Pin count_reg[8]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[8]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=    0.987        0.000

           Recovery:-   -0.034
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.771
       Launch Clock:=    0.000
          Data Path:+    0.590
              Slack:=    0.181
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.194  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.396    0.590  
  count_reg[8]/RN          -      RN     R     DFFRX4         16  0.505   0.000    0.590  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[8]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#-----------------------------------------------------------------------------
Path 30: MET (0.181 ns) Recovery Check with Pin count_reg[11]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[11]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=    0.987        0.000

           Recovery:-   -0.034
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.771
       Launch Clock:=    0.000
          Data Path:+    0.590
              Slack:=    0.181
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.194  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.396    0.590  
  count_reg[11]/RN         -      RN     R     DFFRX4         16  0.505   0.000    0.590  
#---------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[11]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#------------------------------------------------------------------------------
Path 31: MET (0.181 ns) Recovery Check with Pin count_reg[6]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[6]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.003 (P)    0.000 (I)
            Arrival:=    0.988        0.000

           Recovery:-   -0.034
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.772
       Launch Clock:=    0.000
          Data Path:+    0.591
              Slack:=    0.181
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.194  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.397    0.591  
  count_reg[6]/RN          -      RN     R     DFFRX4         16  0.505   0.000    0.591  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.003    0.988  
  count_reg[6]/CK  -      CK   R     DFFRX4         16  0.005   0.000    0.988  
#-----------------------------------------------------------------------------
Path 32: MET (0.181 ns) Recovery Check with Pin count_reg[5]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[5]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.003 (P)    0.000 (I)
            Arrival:=    0.988        0.000

           Recovery:-   -0.034
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.772
       Launch Clock:=    0.000
          Data Path:+    0.591
              Slack:=    0.181
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.194  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.397    0.591  
  count_reg[5]/RN          -      RN     R     DFFRX4         16  0.505   0.000    0.591  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.003    0.988  
  count_reg[5]/CK  -      CK   R     DFFRX4         16  0.005   0.000    0.988  
#-----------------------------------------------------------------------------

