Newsgroups: sci.crypt
Path: msuinfo!caen!zaphod.mps.ohio-state.edu!uakari.primate.wisc.edu!ames!agate!pasteur!cory.Berkeley.EDU!johnm
From: johnm@cory.Berkeley.EDU (John D. Mitchell)
Subject: Re: Hardware implementations of DES ?
Message-ID: <1992Oct20.183127.24351@pasteur.Berkeley.EDU>
Sender: nntp@pasteur.Berkeley.EDU (NNTP Poster)
Nntp-Posting-Host: cory.berkeley.edu
Organization: University of California, at Berkeley
References: <5978@tuegate.tue.nl>
Date: Tue, 20 Oct 1992 18:31:27 GMT
Lines: 14

In article <5978@tuegate.tue.nl> bartjan@blade.stack.urc.tue.nl (Bartjan Wattel) writes:
>I'm looking for information about the implementation of DES in hardware. I
>know about the paper of Jason Gait ("Validating the correctness of hardware
>implementations of the NBS DES"), but can anybody tell me something about
>existing chips or other hardware designs. 

Hans Eberle of Digital's SRC has implemented DES in hardware for use in
future gigabit/s networks.  I believe he's written a paper about this but
I don't have a reference.

Hope this helps,
		John
		johnm@cory.Berkeley.EDU

