<dec f='codebrowser/include/hw/pci/pcie.h' l='107' type='void pcie_cap_slot_write_config(PCIDevice * dev, uint32_t addr, uint32_t val, int len)'/>
<use f='codebrowser/hw/pci-bridge/pcie_root_port.c' l='36' u='c' c='rp_write_config'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='45' u='c' c='xio3130_downstream_write_config'/>
<def f='codebrowser/hw/pci/pcie.c' l='497' ll='556' type='void pcie_cap_slot_write_config(PCIDevice * dev, uint32_t addr, uint32_t val, int len)'/>
