library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity top is
    port (s0 : in STD_LOGIC;
        s1 : in STD_LOGIC;
        s2 : in STD_LOGIC;
        s3 : in STD_LOGIC;
        b1 : in STD_LOGIC;
        b2 : in STD_LOGIC;
        d0 : out STD_LOGIC;
        d1 : out STD_LOGIC;
        d2 : out STD_LOGIC;
        d3 : out STD_LOGIC;
        d4 : out STD_LOGIC;
        d5 : out STD_LOGIC;
        d6 : out STD_LOGIC;
        d7 : out STD_LOGIC);
end entity top;

architecture behav of top is
    
begin
    
    
    
end architecture behav;
