processing_system7_0_sim_netlist.v,verilog,xil_defaultlib,../../../../zedboard.srcs/sources_1/ip/processing_system7_0/processing_system7_0_sim_netlist.v,incdir="../../../ipstatic/processing_system7_bfm_v2_0_5/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
