<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>third_party/decawave/dw1000/drivers/dw1000_regs.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">CLI and NCP Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_44f42edf5dd23d4deca0321224e9ce90.html">third_party</a></li><li class="navelem"><a class="el" href="dir_06b407332b717b2644662aab3d72541b.html">decawave</a></li><li class="navelem"><a class="el" href="dir_5c4f6482485c3a7c5dc6931dcb73150a.html">dw1000</a></li><li class="navelem"><a class="el" href="dir_d344e6bde63461ed9d95d0814ad511e5.html">drivers</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">dw1000_regs.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>DW1000 Register Definitions This file supports assembler and C development for DW1000 enabled devices.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="dw1000__version_8h_source.html">dw1000_version.h</a>&quot;</code><br />
</div>
<p><a href="dw1000__regs_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:adde0bdec35fb5f74129979b580d1b6ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#adde0bdec35fb5f74129979b580d1b6ec">DEV_ID_ID</a>&#160;&#160;&#160;0x00            /* Device ID register, includes revision info (0xDECA0130) */</td></tr>
<tr class="memdesc:adde0bdec35fb5f74129979b580d1b6ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register DEV_ID.  <a href="#adde0bdec35fb5f74129979b580d1b6ec">More...</a><br /></td></tr>
<tr class="separator:adde0bdec35fb5f74129979b580d1b6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88ba9044299b033fb9049456ef46f745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a88ba9044299b033fb9049456ef46f745">DEV_ID_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a88ba9044299b033fb9049456ef46f745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a450563eea76c5fb89c6f7fff6b6246af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a450563eea76c5fb89c6f7fff6b6246af">DEV_ID_REV_MASK</a>&#160;&#160;&#160;0x0000000FUL    /* Revision */</td></tr>
<tr class="separator:a450563eea76c5fb89c6f7fff6b6246af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2116e027f77e7268e5756cee266f7c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad2116e027f77e7268e5756cee266f7c1">DEV_ID_VER_MASK</a>&#160;&#160;&#160;0x000000F0UL    /* Version */</td></tr>
<tr class="separator:ad2116e027f77e7268e5756cee266f7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a716fe0e6c9a9bee84ff309452917203e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a716fe0e6c9a9bee84ff309452917203e">DEV_ID_MODEL_MASK</a>&#160;&#160;&#160;0x0000FF00UL    /* The MODEL identifies the device. The DW1000 is device type 0x01 */</td></tr>
<tr class="separator:a716fe0e6c9a9bee84ff309452917203e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef64e743e85739fe9496a2335277b893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aef64e743e85739fe9496a2335277b893">DEV_ID_RIDTAG_MASK</a>&#160;&#160;&#160;0xFFFF0000UL    /* Register Identification Tag 0XDECA */</td></tr>
<tr class="separator:aef64e743e85739fe9496a2335277b893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6311bbf884dcfdfbdc3574fb3f731f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a6311bbf884dcfdfbdc3574fb3f731f95">EUI_64_ID</a>&#160;&#160;&#160;0x01            /* IEEE Extended Unique Identifier (63:0) */</td></tr>
<tr class="memdesc:a6311bbf884dcfdfbdc3574fb3f731f95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register EUI_64.  <a href="#a6311bbf884dcfdfbdc3574fb3f731f95">More...</a><br /></td></tr>
<tr class="separator:a6311bbf884dcfdfbdc3574fb3f731f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4eb89f8b178d7cac9c924c7c695c35b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ac4eb89f8b178d7cac9c924c7c695c35b">EUI_64_LEN</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="separator:ac4eb89f8b178d7cac9c924c7c695c35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f8f662a31326c024f62b720671615c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a6f8f662a31326c024f62b720671615c6">PANADR_ID</a>&#160;&#160;&#160;0x03            /* PAN ID (31:16) and Short Address (15:0) */</td></tr>
<tr class="memdesc:a6f8f662a31326c024f62b720671615c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register PANADR.  <a href="#a6f8f662a31326c024f62b720671615c6">More...</a><br /></td></tr>
<tr class="separator:a6f8f662a31326c024f62b720671615c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f8999fba519747beabb10cac02e324b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a8f8999fba519747beabb10cac02e324b">PANADR_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a8f8999fba519747beabb10cac02e324b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe8700dcbedf6da698979f7999ddb359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#abe8700dcbedf6da698979f7999ddb359">PANADR_SHORT_ADDR_MASK</a>&#160;&#160;&#160;0x0000FFFFUL    /* Short Address */</td></tr>
<tr class="separator:abe8700dcbedf6da698979f7999ddb359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10703c73ec45e331f51f18baab307697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a10703c73ec45e331f51f18baab307697">PANADR_PAN_ID_MASK</a>&#160;&#160;&#160;0xFFFF00F0UL    /* PAN Identifier */</td></tr>
<tr class="separator:a10703c73ec45e331f51f18baab307697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa9e654f7d5aa738e025fc57ad53cd18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aaa9e654f7d5aa738e025fc57ad53cd18">REG_05_ID_RESERVED</a>&#160;&#160;&#160;0x05</td></tr>
<tr class="memdesc:aaa9e654f7d5aa738e025fc57ad53cd18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register 0x05.  <a href="#aaa9e654f7d5aa738e025fc57ad53cd18">More...</a><br /></td></tr>
<tr class="separator:aaa9e654f7d5aa738e025fc57ad53cd18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a555961045b2585a4f224aecb367f0f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a555961045b2585a4f224aecb367f0f6c">SYS_CFG_ID</a>&#160;&#160;&#160;0x04            /* System Configuration (31:0) */</td></tr>
<tr class="memdesc:a555961045b2585a4f224aecb367f0f6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register SYS_CFG.  <a href="#a555961045b2585a4f224aecb367f0f6c">More...</a><br /></td></tr>
<tr class="separator:a555961045b2585a4f224aecb367f0f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0d21ad8baff29fa4d4deb46a327e65f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa0d21ad8baff29fa4d4deb46a327e65f">SYS_CFG_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:aa0d21ad8baff29fa4d4deb46a327e65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08683df73319873d0600d45756cea8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a08683df73319873d0600d45756cea8e2">SYS_CFG_MASK</a>&#160;&#160;&#160;0xF047FFFFUL    /* access mask to SYS_CFG_ID */</td></tr>
<tr class="separator:a08683df73319873d0600d45756cea8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a124738b7fdd7abfe5a653a61338bbbf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a124738b7fdd7abfe5a653a61338bbbf9">SYS_CFG_FF_ALL_EN</a>&#160;&#160;&#160;0x000001FEUL    /* Frame filtering options all frames allowed */</td></tr>
<tr class="separator:a124738b7fdd7abfe5a653a61338bbbf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e2e0c8317e28c6ecae0475562d45aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a3e2e0c8317e28c6ecae0475562d45aac">SYS_CFG_FFE</a>&#160;&#160;&#160;0x00000001UL    /* Frame Filtering Enable. This bit enables the frame filtering functionality */</td></tr>
<tr class="separator:a3e2e0c8317e28c6ecae0475562d45aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18a07054775ffd62764cfd3726d11575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a18a07054775ffd62764cfd3726d11575">SYS_CFG_FFBC</a>&#160;&#160;&#160;0x00000002UL    /* Frame Filtering Behave as a Co-ordinator */</td></tr>
<tr class="separator:a18a07054775ffd62764cfd3726d11575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa499b71ebe382dfba20d4712cdd32aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa499b71ebe382dfba20d4712cdd32aac">SYS_CFG_FFAB</a>&#160;&#160;&#160;0x00000004UL    /* Frame Filtering Allow Beacon frame reception */</td></tr>
<tr class="separator:aa499b71ebe382dfba20d4712cdd32aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acba24fd5bec0154ea21465dac93ac580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#acba24fd5bec0154ea21465dac93ac580">SYS_CFG_FFAD</a>&#160;&#160;&#160;0x00000008UL    /* Frame Filtering Allow Data frame reception */</td></tr>
<tr class="separator:acba24fd5bec0154ea21465dac93ac580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a975d5936ee08ac31ec2a8d0cdc60fdd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a975d5936ee08ac31ec2a8d0cdc60fdd3">SYS_CFG_FFAA</a>&#160;&#160;&#160;0x00000010UL    /* Frame Filtering Allow Acknowledgment frame reception */</td></tr>
<tr class="separator:a975d5936ee08ac31ec2a8d0cdc60fdd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9195a831795ce38fe1dbf980b2425802"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a9195a831795ce38fe1dbf980b2425802">SYS_CFG_FFAM</a>&#160;&#160;&#160;0x00000020UL    /* Frame Filtering Allow MAC command frame reception */</td></tr>
<tr class="separator:a9195a831795ce38fe1dbf980b2425802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5163df57b1b48c68578164cf35ea00a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad5163df57b1b48c68578164cf35ea00a">SYS_CFG_FFAR</a>&#160;&#160;&#160;0x00000040UL    /* Frame Filtering Allow Reserved frame types */</td></tr>
<tr class="separator:ad5163df57b1b48c68578164cf35ea00a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39261b8d6fc91f70c6ed21027340e92e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a39261b8d6fc91f70c6ed21027340e92e">SYS_CFG_FFA4</a>&#160;&#160;&#160;0x00000080UL    /* Frame Filtering Allow frames with frame type field of 4, (binary 100) */</td></tr>
<tr class="separator:a39261b8d6fc91f70c6ed21027340e92e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fbf57a0ded54feae19ac79ef2c13f73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a1fbf57a0ded54feae19ac79ef2c13f73">SYS_CFG_FFA5</a>&#160;&#160;&#160;0x00000100UL    /* Frame Filtering Allow frames with frame type field of 5, (binary 101) */</td></tr>
<tr class="separator:a1fbf57a0ded54feae19ac79ef2c13f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd2f79f673e2cbfdd9ae6b6e7ae3e64a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#abd2f79f673e2cbfdd9ae6b6e7ae3e64a">SYS_CFG_HIRQ_POL</a>&#160;&#160;&#160;0x00000200UL    /* Host interrupt polarity */</td></tr>
<tr class="separator:abd2f79f673e2cbfdd9ae6b6e7ae3e64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ff6c62951b0f43e3a96be76283804a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a7ff6c62951b0f43e3a96be76283804a8">SYS_CFG_SPI_EDGE</a>&#160;&#160;&#160;0x00000400UL    /* SPI data launch edge */</td></tr>
<tr class="separator:a7ff6c62951b0f43e3a96be76283804a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbe2b6c29fb73145cd8cb9f2dca7b354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#abbe2b6c29fb73145cd8cb9f2dca7b354">SYS_CFG_DIS_FCE</a>&#160;&#160;&#160;0x00000800UL    /* Disable frame check error handling */</td></tr>
<tr class="separator:abbe2b6c29fb73145cd8cb9f2dca7b354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d24b4ae981b5b1d6197a9720a45c18e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a6d24b4ae981b5b1d6197a9720a45c18e">SYS_CFG_DIS_DRXB</a>&#160;&#160;&#160;0x00001000UL    /* Disable Double RX Buffer */</td></tr>
<tr class="separator:a6d24b4ae981b5b1d6197a9720a45c18e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77a580b5955a8886e7eb062611581ffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a77a580b5955a8886e7eb062611581ffe">SYS_CFG_DIS_PHE</a>&#160;&#160;&#160;0x00002000UL    /* Disable receiver abort on PHR error */</td></tr>
<tr class="separator:a77a580b5955a8886e7eb062611581ffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2cc6f4bbd8812fe9959bbe2b0c85390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#af2cc6f4bbd8812fe9959bbe2b0c85390">SYS_CFG_DIS_RSDE</a>&#160;&#160;&#160;0x00004000UL    /* Disable Receiver Abort on RSD error */</td></tr>
<tr class="separator:af2cc6f4bbd8812fe9959bbe2b0c85390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73441338a7070eba5f43b768aa4f3df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a73441338a7070eba5f43b768aa4f3df3">SYS_CFG_FCS_INIT2F</a>&#160;&#160;&#160;0x00008000UL    /* initial seed value for the FCS generation and checking function */</td></tr>
<tr class="separator:a73441338a7070eba5f43b768aa4f3df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c8233562eb7c5abb8202d701fe4cf31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a2c8233562eb7c5abb8202d701fe4cf31">SYS_CFG_PHR_MODE_00</a>&#160;&#160;&#160;0x00000000UL    /* Standard Frame mode */</td></tr>
<tr class="separator:a2c8233562eb7c5abb8202d701fe4cf31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ef15aab95f803dbb0b90fed17f9d274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a3ef15aab95f803dbb0b90fed17f9d274">SYS_CFG_PHR_MODE_11</a>&#160;&#160;&#160;0x00030000UL    /* Long Frames mode */</td></tr>
<tr class="separator:a3ef15aab95f803dbb0b90fed17f9d274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf07b88c1b2932a520dc48edd32ff1f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aaf07b88c1b2932a520dc48edd32ff1f8">SYS_CFG_DIS_STXP</a>&#160;&#160;&#160;0x00040000UL    /* Disable Smart TX Power control */</td></tr>
<tr class="separator:aaf07b88c1b2932a520dc48edd32ff1f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51c56b6d87f24649ecb30691ca3c0d81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a51c56b6d87f24649ecb30691ca3c0d81">SYS_CFG_RXM110K</a>&#160;&#160;&#160;0x00400000UL    /* Receiver Mode 110 kbps data rate */</td></tr>
<tr class="separator:a51c56b6d87f24649ecb30691ca3c0d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12d23c48aad2b676422d345ca0c9b439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a12d23c48aad2b676422d345ca0c9b439">SYS_CFG_RXWTOE</a>&#160;&#160;&#160;0x10000000UL    /* Receive Wait Timeout Enable. */</td></tr>
<tr class="separator:a12d23c48aad2b676422d345ca0c9b439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1b9caf35632d030926d6650d0dc94ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa1b9caf35632d030926d6650d0dc94ce">SYS_CFG_RXAUTR</a>&#160;&#160;&#160;0x20000000UL    /* Receiver Auto-Re-enable. This bit is used to cause the receiver to re-enable automatically */</td></tr>
<tr class="separator:aa1b9caf35632d030926d6650d0dc94ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2ebb676841b8a577fedad861deb4e34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad2ebb676841b8a577fedad861deb4e34">SYS_CFG_AUTOACK</a>&#160;&#160;&#160;0x40000000UL    /* Automatic Acknowledgement Enable */</td></tr>
<tr class="separator:ad2ebb676841b8a577fedad861deb4e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6de62cc531d5500f0f88bfa001aaae2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a6de62cc531d5500f0f88bfa001aaae2a">SYS_CFG_AACKPEND</a>&#160;&#160;&#160;0x80000000UL    /* Automatic Acknowledgement Pending bit control */</td></tr>
<tr class="separator:a6de62cc531d5500f0f88bfa001aaae2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31270e00443e51812405a091c488a9d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a31270e00443e51812405a091c488a9d2">SYS_TIME_ID</a>&#160;&#160;&#160;0x06            /* System Time Counter (40-bit) */</td></tr>
<tr class="memdesc:a31270e00443e51812405a091c488a9d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register SYS_TIME.  <a href="#a31270e00443e51812405a091c488a9d2">More...</a><br /></td></tr>
<tr class="separator:a31270e00443e51812405a091c488a9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cb6a9407c6cc79639bade535de9021b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a3cb6a9407c6cc79639bade535de9021b">SYS_TIME_LEN</a>&#160;&#160;&#160;(5)             /* Note 40 bit register */</td></tr>
<tr class="separator:a3cb6a9407c6cc79639bade535de9021b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92342a9155f87d0eebb58f8875d357bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a92342a9155f87d0eebb58f8875d357bd">REG_07_ID_RESERVED</a>&#160;&#160;&#160;0x07</td></tr>
<tr class="memdesc:a92342a9155f87d0eebb58f8875d357bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register 0x07.  <a href="#a92342a9155f87d0eebb58f8875d357bd">More...</a><br /></td></tr>
<tr class="separator:a92342a9155f87d0eebb58f8875d357bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87799b56a05b9ace7c7f77577e4ef564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a87799b56a05b9ace7c7f77577e4ef564">TX_FCTRL_ID</a>&#160;&#160;&#160;0x08            /* Transmit Frame Control */</td></tr>
<tr class="memdesc:a87799b56a05b9ace7c7f77577e4ef564"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register TX_FCTRL.  <a href="#a87799b56a05b9ace7c7f77577e4ef564">More...</a><br /></td></tr>
<tr class="separator:a87799b56a05b9ace7c7f77577e4ef564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a006754b675cd59d76aa71cd6cfe8e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a2a006754b675cd59d76aa71cd6cfe8e8">TX_FCTRL_LEN</a>&#160;&#160;&#160;(5)             /* Note 40 bit register */</td></tr>
<tr class="separator:a2a006754b675cd59d76aa71cd6cfe8e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37cd35c0bd564ca871dc00fd81256cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a37cd35c0bd564ca871dc00fd81256cda">TX_FCTRL_TFLEN_MASK</a>&#160;&#160;&#160;0x0000007FUL    /* bit mask to access Transmit Frame Length */</td></tr>
<tr class="separator:a37cd35c0bd564ca871dc00fd81256cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9344aa9e30a199e7fb2d2bbdea6a3d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa9344aa9e30a199e7fb2d2bbdea6a3d5">TX_FCTRL_TFLE_MASK</a>&#160;&#160;&#160;0x00000380UL    /* bit mask to access Transmit Frame Length Extension */</td></tr>
<tr class="separator:aa9344aa9e30a199e7fb2d2bbdea6a3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8ffd44862d96ed77ae7803da6a0e3cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#af8ffd44862d96ed77ae7803da6a0e3cc">TX_FCTRL_FLE_MASK</a>&#160;&#160;&#160;0x000003FFUL    /* bit mask to access Frame Length field */</td></tr>
<tr class="separator:af8ffd44862d96ed77ae7803da6a0e3cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a844c6ebaf942345f3697b019d2d376c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a844c6ebaf942345f3697b019d2d376c9">TX_FCTRL_TXBR_MASK</a>&#160;&#160;&#160;0x00006000UL    /* bit mask to access Transmit Bit Rate */</td></tr>
<tr class="separator:a844c6ebaf942345f3697b019d2d376c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a38dea61070337b863c6445917d7e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a5a38dea61070337b863c6445917d7e3b">TX_FCTRL_TXPRF_MASK</a>&#160;&#160;&#160;0x00030000UL    /* bit mask to access Transmit Pulse Repetition Frequency */</td></tr>
<tr class="separator:a5a38dea61070337b863c6445917d7e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c28a21b49d6516952df38d86c41320b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a0c28a21b49d6516952df38d86c41320b">TX_FCTRL_TXPSR_MASK</a>&#160;&#160;&#160;0x000C0000UL    /* bit mask to access Transmit Preamble Symbol Repetitions (PSR). */</td></tr>
<tr class="separator:a0c28a21b49d6516952df38d86c41320b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae87d700df40eb1c776dab3a545e0bf5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae87d700df40eb1c776dab3a545e0bf5a">TX_FCTRL_PE_MASK</a>&#160;&#160;&#160;0x00300000UL    /* bit mask to access Preamble Extension */</td></tr>
<tr class="separator:ae87d700df40eb1c776dab3a545e0bf5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab16982a898971e288a5a46b0b03d1437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab16982a898971e288a5a46b0b03d1437">TX_FCTRL_TXPSR_PE_MASK</a>&#160;&#160;&#160;0x003C0000UL    /* bit mask to access Transmit Preamble Symbol Repetitions (PSR). */</td></tr>
<tr class="separator:ab16982a898971e288a5a46b0b03d1437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7656157ca7ed0af8a02804399373b7c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a7656157ca7ed0af8a02804399373b7c8">TX_FCTRL_SAFE_MASK_32</a>&#160;&#160;&#160;0xFFFFE3FFUL    /* FSCTRL has fields which should always be writen zero */</td></tr>
<tr class="separator:a7656157ca7ed0af8a02804399373b7c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a509541466121e473983a9b27470fd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a9a509541466121e473983a9b27470fd8">TX_FCTRL_TXBR_110k</a>&#160;&#160;&#160;0x00000000UL    /* Transmit Bit Rate = 110k */</td></tr>
<tr class="separator:a9a509541466121e473983a9b27470fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6742d9d81f8ce3adc982873ee090ac44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a6742d9d81f8ce3adc982873ee090ac44">TX_FCTRL_TXBR_850k</a>&#160;&#160;&#160;0x00002000UL    /* Transmit Bit Rate = 850k */</td></tr>
<tr class="separator:a6742d9d81f8ce3adc982873ee090ac44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f11098f5a338267de710decc87123f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a3f11098f5a338267de710decc87123f8">TX_FCTRL_TXBR_6M</a>&#160;&#160;&#160;0x00004000UL    /* Transmit Bit Rate = 6.8M */</td></tr>
<tr class="separator:a3f11098f5a338267de710decc87123f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a548e476fb519ac7f723d797abdcc78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a6a548e476fb519ac7f723d797abdcc78">TX_FCTRL_TXBR_SHFT</a>&#160;&#160;&#160;(13)            /* shift to access Data Rate field */</td></tr>
<tr class="separator:a6a548e476fb519ac7f723d797abdcc78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0192e1232c2ab0c8902aec26a0a4352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae0192e1232c2ab0c8902aec26a0a4352">TX_FCTRL_TR</a>&#160;&#160;&#160;0x00008000UL    /* Transmit Ranging enable */</td></tr>
<tr class="separator:ae0192e1232c2ab0c8902aec26a0a4352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae39a60cbfa7ade7e0dc10f4794421f09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae39a60cbfa7ade7e0dc10f4794421f09">TX_FCTRL_TR_SHFT</a>&#160;&#160;&#160;(15)            /* shift to access Ranging bit */</td></tr>
<tr class="separator:ae39a60cbfa7ade7e0dc10f4794421f09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5ed9d2993937e4dc7356eb9a3f7f5e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa5ed9d2993937e4dc7356eb9a3f7f5e1">TX_FCTRL_TXPRF_SHFT</a>&#160;&#160;&#160;(16)            /* shift to access Pulse Repetition Frequency field */</td></tr>
<tr class="separator:aa5ed9d2993937e4dc7356eb9a3f7f5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79bca5deafb60e863cb488ae8483bda5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a79bca5deafb60e863cb488ae8483bda5">TX_FCTRL_TXPRF_4M</a>&#160;&#160;&#160;0x00000000UL    /* Transmit Pulse Repetition Frequency = 4 Mhz */</td></tr>
<tr class="separator:a79bca5deafb60e863cb488ae8483bda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a470c03136291b1e66d7bf21093ab88fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a470c03136291b1e66d7bf21093ab88fd">TX_FCTRL_TXPRF_16M</a>&#160;&#160;&#160;0x00010000UL    /* Transmit Pulse Repetition Frequency = 16 Mhz */</td></tr>
<tr class="separator:a470c03136291b1e66d7bf21093ab88fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0832d312f701f2f2633535d1328593c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a0832d312f701f2f2633535d1328593c1">TX_FCTRL_TXPRF_64M</a>&#160;&#160;&#160;0x00020000UL    /* Transmit Pulse Repetition Frequency = 64 Mhz */</td></tr>
<tr class="separator:a0832d312f701f2f2633535d1328593c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a514d7a9b25b901e91b4bfedcb11011cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a514d7a9b25b901e91b4bfedcb11011cd">TX_FCTRL_TXPSR_SHFT</a>&#160;&#160;&#160;(18)            /* shift to access Preamble Symbol Repetitions field */</td></tr>
<tr class="separator:a514d7a9b25b901e91b4bfedcb11011cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5515163b316f584a2e34bd4597e3d4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ac5515163b316f584a2e34bd4597e3d4f">TX_FCTRL_PE_SHFT</a>&#160;&#160;&#160;(20)            /* shift to access Preamble length Extension to allow specification of non-standard values */</td></tr>
<tr class="separator:ac5515163b316f584a2e34bd4597e3d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a979f797e10c64560a3c6c105e99ee8ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a979f797e10c64560a3c6c105e99ee8ed">TX_FCTRL_TXPSR_PE_16</a>&#160;&#160;&#160;0x00000000UL    /* bit mask to access Preamble Extension = 16 */</td></tr>
<tr class="separator:a979f797e10c64560a3c6c105e99ee8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ae7a3d3b3532d478f837a389e47dd32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a6ae7a3d3b3532d478f837a389e47dd32">TX_FCTRL_TXPSR_PE_64</a>&#160;&#160;&#160;0x00040000UL    /* bit mask to access Preamble Extension = 64 */</td></tr>
<tr class="separator:a6ae7a3d3b3532d478f837a389e47dd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93ff8bb9ad872f813485fa11cd77b721"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a93ff8bb9ad872f813485fa11cd77b721">TX_FCTRL_TXPSR_PE_128</a>&#160;&#160;&#160;0x00140000UL    /* bit mask to access Preamble Extension = 128 */</td></tr>
<tr class="separator:a93ff8bb9ad872f813485fa11cd77b721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab075f587e42b193b7216d92dcea38b9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab075f587e42b193b7216d92dcea38b9a">TX_FCTRL_TXPSR_PE_256</a>&#160;&#160;&#160;0x00240000UL    /* bit mask to access Preamble Extension = 256 */</td></tr>
<tr class="separator:ab075f587e42b193b7216d92dcea38b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa15bfe48719ad3ff845393ddd51a3da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aaa15bfe48719ad3ff845393ddd51a3da">TX_FCTRL_TXPSR_PE_512</a>&#160;&#160;&#160;0x00340000UL    /* bit mask to access Preamble Extension = 512 */</td></tr>
<tr class="separator:aaa15bfe48719ad3ff845393ddd51a3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c629606e23ee161c98f078f05fa0359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a1c629606e23ee161c98f078f05fa0359">TX_FCTRL_TXPSR_PE_1024</a>&#160;&#160;&#160;0x00080000UL    /* bit mask to access Preamble Extension = 1024 */</td></tr>
<tr class="separator:a1c629606e23ee161c98f078f05fa0359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a471fdd0f63989fdae665a38c4965e9f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a471fdd0f63989fdae665a38c4965e9f4">TX_FCTRL_TXPSR_PE_1536</a>&#160;&#160;&#160;0x00180000UL    /* bit mask to access Preamble Extension = 1536 */</td></tr>
<tr class="separator:a471fdd0f63989fdae665a38c4965e9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e50ee58714e9bc3099bc38909c37df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a3e50ee58714e9bc3099bc38909c37df8">TX_FCTRL_TXPSR_PE_2048</a>&#160;&#160;&#160;0x00280000UL    /* bit mask to access Preamble Extension = 2048 */</td></tr>
<tr class="separator:a3e50ee58714e9bc3099bc38909c37df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaf64f81e3e1efe3a4a404ca8aca6fdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#abaf64f81e3e1efe3a4a404ca8aca6fdd">TX_FCTRL_TXPSR_PE_4096</a>&#160;&#160;&#160;0x000C0000UL    /* bit mask to access Preamble Extension = 4096 */</td></tr>
<tr class="separator:abaf64f81e3e1efe3a4a404ca8aca6fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47275578ec0fe7010d39eeba30e26ebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a47275578ec0fe7010d39eeba30e26ebc">TX_FCTRL_TXBOFFS_MASK</a>&#160;&#160;&#160;0xFF000000UL    /* bit mask to access Transmit buffer index offset 10-bit field */</td></tr>
<tr class="separator:a47275578ec0fe7010d39eeba30e26ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf3154418d2d4340f9d8cb38372ad270"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aaf3154418d2d4340f9d8cb38372ad270">TX_FCTRL_IFSDELAY_MASK</a>&#160;&#160;&#160;0xFF00000000ULL /* bit mask to access Inter-Frame Spacing field */</td></tr>
<tr class="separator:aaf3154418d2d4340f9d8cb38372ad270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac64fce881fe6b4930810091163b48438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ac64fce881fe6b4930810091163b48438">TX_BUFFER_ID</a>&#160;&#160;&#160;0x09            /* Transmit Data Buffer */</td></tr>
<tr class="memdesc:ac64fce881fe6b4930810091163b48438"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register TX_BUFFER.  <a href="#ac64fce881fe6b4930810091163b48438">More...</a><br /></td></tr>
<tr class="separator:ac64fce881fe6b4930810091163b48438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06269539d15795f2dd4bb6cd474823e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a06269539d15795f2dd4bb6cd474823e7">TX_BUFFER_LEN</a>&#160;&#160;&#160;(1024)</td></tr>
<tr class="separator:a06269539d15795f2dd4bb6cd474823e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa85e1173814848419e1d71b15ba059f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa85e1173814848419e1d71b15ba059f9">DX_TIME_ID</a>&#160;&#160;&#160;0x0A            /* Delayed Send or Receive Time (40-bit) */</td></tr>
<tr class="memdesc:aa85e1173814848419e1d71b15ba059f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register DX_TIME.  <a href="#aa85e1173814848419e1d71b15ba059f9">More...</a><br /></td></tr>
<tr class="separator:aa85e1173814848419e1d71b15ba059f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a345d206d0d1b936f01f24847c9257810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a345d206d0d1b936f01f24847c9257810">DX_TIME_LEN</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="separator:a345d206d0d1b936f01f24847c9257810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86095112e860ddbc2097efad01787ad4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a86095112e860ddbc2097efad01787ad4">REG_0B_ID_RESERVED</a>&#160;&#160;&#160;0x0B</td></tr>
<tr class="memdesc:a86095112e860ddbc2097efad01787ad4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register 0x08.  <a href="#a86095112e860ddbc2097efad01787ad4">More...</a><br /></td></tr>
<tr class="separator:a86095112e860ddbc2097efad01787ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fa3de4549ef0405c0ef6ab9f0b4f2a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a1fa3de4549ef0405c0ef6ab9f0b4f2a4">RX_FWTO_ID</a>&#160;&#160;&#160;0x0C            /* Receive Frame Wait Timeout Period */</td></tr>
<tr class="memdesc:a1fa3de4549ef0405c0ef6ab9f0b4f2a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register RX_FWTO.  <a href="#a1fa3de4549ef0405c0ef6ab9f0b4f2a4">More...</a><br /></td></tr>
<tr class="separator:a1fa3de4549ef0405c0ef6ab9f0b4f2a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87c3423fe0ade424ef2c6df0c3392bd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a87c3423fe0ade424ef2c6df0c3392bd5">RX_FWTO_LEN</a>&#160;&#160;&#160;(2)             /* doc bug*/</td></tr>
<tr class="separator:a87c3423fe0ade424ef2c6df0c3392bd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02adc95245e632355466a06e4b4d5d6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a02adc95245e632355466a06e4b4d5d6a">RX_FWTO_MASK</a>&#160;&#160;&#160;0xFFFF</td></tr>
<tr class="separator:a02adc95245e632355466a06e4b4d5d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5ee6a88c4cfd57e9f2805d304ec5300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa5ee6a88c4cfd57e9f2805d304ec5300">SYS_CTRL_ID</a>&#160;&#160;&#160;0x0D            /* System Control Register */</td></tr>
<tr class="memdesc:aa5ee6a88c4cfd57e9f2805d304ec5300"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register SYS_CTRL.  <a href="#aa5ee6a88c4cfd57e9f2805d304ec5300">More...</a><br /></td></tr>
<tr class="separator:aa5ee6a88c4cfd57e9f2805d304ec5300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09bfd8fd089d07d307629cb1d887b55b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a09bfd8fd089d07d307629cb1d887b55b">SYS_CTRL_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a09bfd8fd089d07d307629cb1d887b55b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac45697b9932dd8008dbe24a2e7574b8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ac45697b9932dd8008dbe24a2e7574b8b">SYS_CTRL_MASK_32</a>&#160;&#160;&#160;0x010003CFUL    /* System Control Register access mask (all unused fields should always be writen as zero) */</td></tr>
<tr class="separator:ac45697b9932dd8008dbe24a2e7574b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa49e9530b7b602b725887aad83bd77e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa49e9530b7b602b725887aad83bd77e2">SYS_CTRL_SFCST</a>&#160;&#160;&#160;0x00000001UL    /* Suppress Auto-FCS Transmission (on this frame) */</td></tr>
<tr class="separator:aa49e9530b7b602b725887aad83bd77e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a499cd8d9feb8321bfaa8331d5a6835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a6a499cd8d9feb8321bfaa8331d5a6835">SYS_CTRL_TXSTRT</a>&#160;&#160;&#160;0x00000002UL    /* Start Transmitting Now */</td></tr>
<tr class="separator:a6a499cd8d9feb8321bfaa8331d5a6835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb2f2e2169a5dc7671dda4f23988aef8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#acb2f2e2169a5dc7671dda4f23988aef8">SYS_CTRL_TXDLYS</a>&#160;&#160;&#160;0x00000004UL    /* Transmitter Delayed Sending (initiates sending when SYS_TIME == TXD_TIME */</td></tr>
<tr class="separator:acb2f2e2169a5dc7671dda4f23988aef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef721ee831b24d6a0923e648d5ef8b92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aef721ee831b24d6a0923e648d5ef8b92">SYS_CTRL_CANSFCS</a>&#160;&#160;&#160;0x00000008UL    /* Cancel Suppression of auto-FCS transmission (on the current frame) */</td></tr>
<tr class="separator:aef721ee831b24d6a0923e648d5ef8b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a284b21755138af73364c30a680909d80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a284b21755138af73364c30a680909d80">SYS_CTRL_TRXOFF</a>&#160;&#160;&#160;0x00000040UL    /* Transceiver Off. Force Transciever OFF abort TX or RX immediately */</td></tr>
<tr class="separator:a284b21755138af73364c30a680909d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a152469a538ed2e284828d0d35f9202b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a152469a538ed2e284828d0d35f9202b2">SYS_CTRL_WAIT4RESP</a>&#160;&#160;&#160;0x00000080UL    /* Wait for Response */</td></tr>
<tr class="separator:a152469a538ed2e284828d0d35f9202b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22c2a85161d7b229e98a219f110cb280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a22c2a85161d7b229e98a219f110cb280">SYS_CTRL_RXENAB</a>&#160;&#160;&#160;0x00000100UL    /* Enable Receiver Now */</td></tr>
<tr class="separator:a22c2a85161d7b229e98a219f110cb280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee7e7dfdde39f79bd9ad7e291046ff19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aee7e7dfdde39f79bd9ad7e291046ff19">SYS_CTRL_RXDLYE</a>&#160;&#160;&#160;0x00000200UL    /* Receiver Delayed Enable (Enables Receiver when SY_TIME[0x??] == RXD_TIME[0x??] CHECK comment*/</td></tr>
<tr class="separator:aee7e7dfdde39f79bd9ad7e291046ff19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4b9d0e57a1bb41b1a0982979e76e59a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad4b9d0e57a1bb41b1a0982979e76e59a">SYS_CTRL_HSRBTOGGLE</a>&#160;&#160;&#160;0x01000000UL    /* Host side receiver buffer pointer toggle - toggles 0/1 host side data set pointer */</td></tr>
<tr class="separator:ad4b9d0e57a1bb41b1a0982979e76e59a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf574e2458246105de5250b3b8a7f8f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#acf574e2458246105de5250b3b8a7f8f7">SYS_CTRL_HRBT</a>&#160;&#160;&#160;(<a class="el" href="dw1000__regs_8h.html#ad4b9d0e57a1bb41b1a0982979e76e59a">SYS_CTRL_HSRBTOGGLE</a>)</td></tr>
<tr class="separator:acf574e2458246105de5250b3b8a7f8f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3669eeaadb76019385b31e1a249479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aeb3669eeaadb76019385b31e1a249479">SYS_CTRL_HRBT_OFFSET</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:aeb3669eeaadb76019385b31e1a249479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a219b5ba03d254ecf2079fb93cf0890c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a219b5ba03d254ecf2079fb93cf0890c7">SYS_MASK_ID</a>&#160;&#160;&#160;0x0E            /* System Event Mask Register */</td></tr>
<tr class="memdesc:a219b5ba03d254ecf2079fb93cf0890c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register SYS_MASK.  <a href="#a219b5ba03d254ecf2079fb93cf0890c7">More...</a><br /></td></tr>
<tr class="separator:a219b5ba03d254ecf2079fb93cf0890c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e600b92a30be52c22571116af7d5c1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a2e600b92a30be52c22571116af7d5c1c">SYS_MASK_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a2e600b92a30be52c22571116af7d5c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7464e238d48836c3c1158a234adfa55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad7464e238d48836c3c1158a234adfa55">SYS_MASK_MASK_32</a>&#160;&#160;&#160;0x3FF7FFFEUL    /* System Event Mask Register access mask (all unused fields should always be writen as zero) */</td></tr>
<tr class="separator:ad7464e238d48836c3c1158a234adfa55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf3f094259985db763135ecda49f82cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aaf3f094259985db763135ecda49f82cc">SYS_MASK_MCPLOCK</a>&#160;&#160;&#160;0x00000002UL    /* Mask clock PLL lock event    */</td></tr>
<tr class="separator:aaf3f094259985db763135ecda49f82cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e8f69187b4d94db0a42bb0e96d49281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a3e8f69187b4d94db0a42bb0e96d49281">SYS_MASK_MESYNCR</a>&#160;&#160;&#160;0x00000004UL    /* Mask clock PLL lock event    */</td></tr>
<tr class="separator:a3e8f69187b4d94db0a42bb0e96d49281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20b1d1510b46ef3ca6d6ab58e9c709af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a20b1d1510b46ef3ca6d6ab58e9c709af">SYS_MASK_MAAT</a>&#160;&#160;&#160;0x00000008UL    /* Mask automatic acknowledge trigger event */</td></tr>
<tr class="separator:a20b1d1510b46ef3ca6d6ab58e9c709af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22e149a3630da734b6017e09ad7c9d94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a22e149a3630da734b6017e09ad7c9d94">SYS_MASK_MTXFRB</a>&#160;&#160;&#160;0x00000010UL    /* Mask transmit frame begins event */</td></tr>
<tr class="separator:a22e149a3630da734b6017e09ad7c9d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab183ec2f96c25d76dfd0c44f3519018c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab183ec2f96c25d76dfd0c44f3519018c">SYS_MASK_MTXPRS</a>&#160;&#160;&#160;0x00000020UL    /* Mask transmit preamble sent event    */</td></tr>
<tr class="separator:ab183ec2f96c25d76dfd0c44f3519018c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adab36aa16f16894a688dab4b81c2032c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#adab36aa16f16894a688dab4b81c2032c">SYS_MASK_MTXPHS</a>&#160;&#160;&#160;0x00000040UL    /* Mask transmit PHY Header Sent event  */</td></tr>
<tr class="separator:adab36aa16f16894a688dab4b81c2032c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1ac29b1d694eea6787f312483bdcb95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae1ac29b1d694eea6787f312483bdcb95">SYS_MASK_MTXFRS</a>&#160;&#160;&#160;0x00000080UL    /* Mask transmit frame sent event   */</td></tr>
<tr class="separator:ae1ac29b1d694eea6787f312483bdcb95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f7fb9a34dd48fb94febcc35a9f51c7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a9f7fb9a34dd48fb94febcc35a9f51c7c">SYS_MASK_MRXPRD</a>&#160;&#160;&#160;0x00000100UL    /* Mask receiver preamble detected event    */</td></tr>
<tr class="separator:a9f7fb9a34dd48fb94febcc35a9f51c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47864d690c9c7d00c84e406c38e1be64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a47864d690c9c7d00c84e406c38e1be64">SYS_MASK_MRXSFDD</a>&#160;&#160;&#160;0x00000200UL    /* Mask receiver SFD detected event */</td></tr>
<tr class="separator:a47864d690c9c7d00c84e406c38e1be64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad859240cf24abc4a61c6a484aed2d0b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad859240cf24abc4a61c6a484aed2d0b5">SYS_MASK_MLDEDONE</a>&#160;&#160;&#160;0x00000400UL    /* Mask LDE processing done event   */</td></tr>
<tr class="separator:ad859240cf24abc4a61c6a484aed2d0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90b5ec85c09c5fe1219a193ec927c424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a90b5ec85c09c5fe1219a193ec927c424">SYS_MASK_MRXPHD</a>&#160;&#160;&#160;0x00000800UL    /* Mask receiver PHY header detect event    */</td></tr>
<tr class="separator:a90b5ec85c09c5fe1219a193ec927c424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a172be7a87ce7eaf55909478ceaf7ab6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a172be7a87ce7eaf55909478ceaf7ab6c">SYS_MASK_MRXPHE</a>&#160;&#160;&#160;0x00001000UL    /* Mask receiver PHY header error event */</td></tr>
<tr class="separator:a172be7a87ce7eaf55909478ceaf7ab6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9ed30ad442284e2533832975f7a7c99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa9ed30ad442284e2533832975f7a7c99">SYS_MASK_MRXDFR</a>&#160;&#160;&#160;0x00002000UL    /* Mask receiver data frame ready event */</td></tr>
<tr class="separator:aa9ed30ad442284e2533832975f7a7c99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71bf88ce6954edaa110fdbcc002b6c4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a71bf88ce6954edaa110fdbcc002b6c4a">SYS_MASK_MRXFCG</a>&#160;&#160;&#160;0x00004000UL    /* Mask receiver FCS good event */</td></tr>
<tr class="separator:a71bf88ce6954edaa110fdbcc002b6c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa978f4525eada98829d5f14ca2be727c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa978f4525eada98829d5f14ca2be727c">SYS_MASK_MRXFCE</a>&#160;&#160;&#160;0x00008000UL    /* Mask receiver FCS error event    */</td></tr>
<tr class="separator:aa978f4525eada98829d5f14ca2be727c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae21209f6244038b9161b81dc9e610945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae21209f6244038b9161b81dc9e610945">SYS_MASK_MRXRFSL</a>&#160;&#160;&#160;0x00010000UL    /* Mask receiver Reed Solomon Frame Sync Loss event */</td></tr>
<tr class="separator:ae21209f6244038b9161b81dc9e610945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd6ace1ba636a5a2fa455654f5fc10a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#abd6ace1ba636a5a2fa455654f5fc10a6">SYS_MASK_MRXRFTO</a>&#160;&#160;&#160;0x00020000UL    /* Mask Receive Frame Wait Timeout event    */</td></tr>
<tr class="separator:abd6ace1ba636a5a2fa455654f5fc10a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23aff814e4d440e1a914e4da86d4dfe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a23aff814e4d440e1a914e4da86d4dfe9">SYS_MASK_MLDEERR</a>&#160;&#160;&#160;0x00040000UL    /* Mask leading edge detection processing error event   */</td></tr>
<tr class="separator:a23aff814e4d440e1a914e4da86d4dfe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c8482506cb7963ba7b7fbe647c6ad15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a7c8482506cb7963ba7b7fbe647c6ad15">SYS_MASK_MRXOVRR</a>&#160;&#160;&#160;0x00100000UL    /* Mask Receiver Overrun event  */</td></tr>
<tr class="separator:a7c8482506cb7963ba7b7fbe647c6ad15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0ed4e112cd6359db64c1f4048b1cde9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ac0ed4e112cd6359db64c1f4048b1cde9">SYS_MASK_MRXPTO</a>&#160;&#160;&#160;0x00200000UL    /* Mask Preamble detection timeout event    */</td></tr>
<tr class="separator:ac0ed4e112cd6359db64c1f4048b1cde9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad013eee0bd1c4973b9792a89babf8acc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad013eee0bd1c4973b9792a89babf8acc">SYS_MASK_MGPIOIRQ</a>&#160;&#160;&#160;0x00400000UL    /* Mask GPIO interrupt event    */</td></tr>
<tr class="separator:ad013eee0bd1c4973b9792a89babf8acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68aa8236cf02a79220d2378510efbe4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a68aa8236cf02a79220d2378510efbe4c">SYS_MASK_MSLP2INIT</a>&#160;&#160;&#160;0x00800000UL    /* Mask SLEEP to INIT event */</td></tr>
<tr class="separator:a68aa8236cf02a79220d2378510efbe4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3497b4fae97470362fbcccda30e732e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a3497b4fae97470362fbcccda30e732e2">SYS_MASK_MRFPLLLL</a>&#160;&#160;&#160;0x01000000UL    /* Mask RF PLL Loosing Lock warning event   */</td></tr>
<tr class="separator:a3497b4fae97470362fbcccda30e732e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97f22847489e6e2b62dbe6366fecdda7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a97f22847489e6e2b62dbe6366fecdda7">SYS_MASK_MCPLLLL</a>&#160;&#160;&#160;0x02000000UL    /* Mask Clock PLL Loosing Lock warning event    */</td></tr>
<tr class="separator:a97f22847489e6e2b62dbe6366fecdda7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3cafc5844c392bce8c0d8cd2a5d253e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa3cafc5844c392bce8c0d8cd2a5d253e">SYS_MASK_MRXSFDTO</a>&#160;&#160;&#160;0x04000000UL    /* Mask Receive SFD timeout event   */</td></tr>
<tr class="separator:aa3cafc5844c392bce8c0d8cd2a5d253e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54b92b3f1f7f88fa347af203e3418216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a54b92b3f1f7f88fa347af203e3418216">SYS_MASK_MHPDWARN</a>&#160;&#160;&#160;0x08000000UL    /* Mask Half Period Delay Warning event */</td></tr>
<tr class="separator:a54b92b3f1f7f88fa347af203e3418216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad05a235170eed693d1053c9bf5d459ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad05a235170eed693d1053c9bf5d459ff">SYS_MASK_MTXBERR</a>&#160;&#160;&#160;0x10000000UL    /* Mask Transmit Buffer Error event */</td></tr>
<tr class="separator:ad05a235170eed693d1053c9bf5d459ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab733c33bc5b08e56f7aafeeef7301e26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab733c33bc5b08e56f7aafeeef7301e26">SYS_MASK_MAFFREJ</a>&#160;&#160;&#160;0x20000000UL    /* Mask Automatic Frame Filtering rejection event   */</td></tr>
<tr class="separator:ab733c33bc5b08e56f7aafeeef7301e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeeac09a1435acb863b0cd44ccf4643e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#adeeac09a1435acb863b0cd44ccf4643e">SYS_STATUS_ID</a>&#160;&#160;&#160;0x0F            /* System event Status Register */</td></tr>
<tr class="memdesc:adeeac09a1435acb863b0cd44ccf4643e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register SYS_STATUS.  <a href="#adeeac09a1435acb863b0cd44ccf4643e">More...</a><br /></td></tr>
<tr class="separator:adeeac09a1435acb863b0cd44ccf4643e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a544f308cdc8de9db9cfcede83bb883e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a544f308cdc8de9db9cfcede83bb883e2">SYS_STATUS_LEN</a>&#160;&#160;&#160;(5)             /* Note 40 bit register */</td></tr>
<tr class="separator:a544f308cdc8de9db9cfcede83bb883e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55cee6a5e05ae67eb91a709afdf23041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a55cee6a5e05ae67eb91a709afdf23041">SYS_STATUS_MASK_32</a>&#160;&#160;&#160;0xFFF7FFFFUL    /* System event Status Register access mask (all unused fields should always be writen as zero) */</td></tr>
<tr class="separator:a55cee6a5e05ae67eb91a709afdf23041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cf33acb1eada232b4c03c90f3eb51d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a8cf33acb1eada232b4c03c90f3eb51d6">SYS_STATUS_IRQS</a>&#160;&#160;&#160;0x00000001UL    /* Interrupt Request Status READ ONLY */</td></tr>
<tr class="separator:a8cf33acb1eada232b4c03c90f3eb51d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac4f4a9893d93445dbaf697ec0ba76c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a2ac4f4a9893d93445dbaf697ec0ba76c">SYS_STATUS_CPLOCK</a>&#160;&#160;&#160;0x00000002UL    /* Clock PLL Lock */</td></tr>
<tr class="separator:a2ac4f4a9893d93445dbaf697ec0ba76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac680e5ac619235287160945cac77666a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ac680e5ac619235287160945cac77666a">SYS_STATUS_ESYNCR</a>&#160;&#160;&#160;0x00000004UL    /* External Sync Clock Reset */</td></tr>
<tr class="separator:ac680e5ac619235287160945cac77666a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dda0978b03da373d6c0fd61d67eff43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a7dda0978b03da373d6c0fd61d67eff43">SYS_STATUS_AAT</a>&#160;&#160;&#160;0x00000008UL    /* Automatic Acknowledge Trigger */</td></tr>
<tr class="separator:a7dda0978b03da373d6c0fd61d67eff43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22c420d91ef571d486205c01ecf3bd89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a22c420d91ef571d486205c01ecf3bd89">SYS_STATUS_TXFRB</a>&#160;&#160;&#160;0x00000010UL    /* Transmit Frame Begins */</td></tr>
<tr class="separator:a22c420d91ef571d486205c01ecf3bd89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0a39895392e9dc99b28fc7bb669ca27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae0a39895392e9dc99b28fc7bb669ca27">SYS_STATUS_TXPRS</a>&#160;&#160;&#160;0x00000020UL    /* Transmit Preamble Sent */</td></tr>
<tr class="separator:ae0a39895392e9dc99b28fc7bb669ca27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f2401ac28ed578e14d5bc300acc14e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a5f2401ac28ed578e14d5bc300acc14e9">SYS_STATUS_TXPHS</a>&#160;&#160;&#160;0x00000040UL    /* Transmit PHY Header Sent */</td></tr>
<tr class="separator:a5f2401ac28ed578e14d5bc300acc14e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52acd338ad5b409cf37eb741ff48c012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a52acd338ad5b409cf37eb741ff48c012">SYS_STATUS_TXFRS</a>&#160;&#160;&#160;0x00000080UL    /* Transmit Frame Sent: This is set when the transmitter has completed the sending of a frame */</td></tr>
<tr class="separator:a52acd338ad5b409cf37eb741ff48c012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4fd1c78d5f09fb5559c4f48a26a4245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab4fd1c78d5f09fb5559c4f48a26a4245">SYS_STATUS_RXPRD</a>&#160;&#160;&#160;0x00000100UL    /* Receiver Preamble Detected status */</td></tr>
<tr class="separator:ab4fd1c78d5f09fb5559c4f48a26a4245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cf4e6745aff6f5fd90c0a3ac3faf861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a8cf4e6745aff6f5fd90c0a3ac3faf861">SYS_STATUS_RXSFDD</a>&#160;&#160;&#160;0x00000200UL    /* Receiver Start Frame Delimiter Detected. */</td></tr>
<tr class="separator:a8cf4e6745aff6f5fd90c0a3ac3faf861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70b544d858c4690fe470f161c01b1268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a70b544d858c4690fe470f161c01b1268">SYS_STATUS_LDEDONE</a>&#160;&#160;&#160;0x00000400UL    /* LDE processing done */</td></tr>
<tr class="separator:a70b544d858c4690fe470f161c01b1268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaba7d9ecbab0d415786401508f3f32b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#afaba7d9ecbab0d415786401508f3f32b">SYS_STATUS_RXPHD</a>&#160;&#160;&#160;0x00000800UL    /* Receiver PHY Header Detect */</td></tr>
<tr class="separator:afaba7d9ecbab0d415786401508f3f32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab22cd81ecf063bed0870875c16c368e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab22cd81ecf063bed0870875c16c368e4">SYS_STATUS_RXPHE</a>&#160;&#160;&#160;0x00001000UL    /* Receiver PHY Header Error */</td></tr>
<tr class="separator:ab22cd81ecf063bed0870875c16c368e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d863c1facd288b683c9593b5bb16f13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a8d863c1facd288b683c9593b5bb16f13">SYS_STATUS_RXDFR</a>&#160;&#160;&#160;0x00002000UL    /* Receiver Data Frame Ready */</td></tr>
<tr class="separator:a8d863c1facd288b683c9593b5bb16f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87448e3ba3e8ed00210836e730fc3018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a87448e3ba3e8ed00210836e730fc3018">SYS_STATUS_RXFCG</a>&#160;&#160;&#160;0x00004000UL    /* Receiver FCS Good */</td></tr>
<tr class="separator:a87448e3ba3e8ed00210836e730fc3018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fd3dd0109e04c895eed63dae6ba5b8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a4fd3dd0109e04c895eed63dae6ba5b8f">SYS_STATUS_RXFCE</a>&#160;&#160;&#160;0x00008000UL    /* Receiver FCS Error */</td></tr>
<tr class="separator:a4fd3dd0109e04c895eed63dae6ba5b8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c1bfd6270ab6fab0cb93d95103f3bef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a6c1bfd6270ab6fab0cb93d95103f3bef">SYS_STATUS_RXRFSL</a>&#160;&#160;&#160;0x00010000UL    /* Receiver Reed Solomon Frame Sync Loss */</td></tr>
<tr class="separator:a6c1bfd6270ab6fab0cb93d95103f3bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9f0e5dfa940b236fd41d1bea2ae1522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae9f0e5dfa940b236fd41d1bea2ae1522">SYS_STATUS_RXRFTO</a>&#160;&#160;&#160;0x00020000UL    /* Receive Frame Wait Timeout */</td></tr>
<tr class="separator:ae9f0e5dfa940b236fd41d1bea2ae1522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad623901bc5c639bb502865040e464448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad623901bc5c639bb502865040e464448">SYS_STATUS_LDEERR</a>&#160;&#160;&#160;0x00040000UL    /* Leading edge detection processing error */</td></tr>
<tr class="separator:ad623901bc5c639bb502865040e464448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0cf7f56b0802d8d707219deca94e8af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab0cf7f56b0802d8d707219deca94e8af">SYS_STATUS_reserved</a>&#160;&#160;&#160;0x00080000UL    /* bit19 reserved */</td></tr>
<tr class="separator:ab0cf7f56b0802d8d707219deca94e8af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd513723e610f0420d17bea6f7969a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#abd513723e610f0420d17bea6f7969a61">SYS_STATUS_RXOVRR</a>&#160;&#160;&#160;0x00100000UL    /* Receiver Overrun */</td></tr>
<tr class="separator:abd513723e610f0420d17bea6f7969a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b75469680e446c4158dcf03afec9f27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a2b75469680e446c4158dcf03afec9f27">SYS_STATUS_RXPTO</a>&#160;&#160;&#160;0x00200000UL    /* Preamble detection timeout */</td></tr>
<tr class="separator:a2b75469680e446c4158dcf03afec9f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46598eab6c8c489e1d696ac7cf428b4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a46598eab6c8c489e1d696ac7cf428b4c">SYS_STATUS_GPIOIRQ</a>&#160;&#160;&#160;0x00400000UL    /* GPIO interrupt */</td></tr>
<tr class="separator:a46598eab6c8c489e1d696ac7cf428b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fe6e454513146c9ebabd493c85cf7fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a8fe6e454513146c9ebabd493c85cf7fa">SYS_STATUS_SLP2INIT</a>&#160;&#160;&#160;0x00800000UL    /* SLEEP to INIT */</td></tr>
<tr class="separator:a8fe6e454513146c9ebabd493c85cf7fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ab2a73cec3750d74ee0cd23410054bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a9ab2a73cec3750d74ee0cd23410054bd">SYS_STATUS_RFPLL_LL</a>&#160;&#160;&#160;0x01000000UL    /* RF PLL Losing Lock */</td></tr>
<tr class="separator:a9ab2a73cec3750d74ee0cd23410054bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac645974f563aa3f1ce303df8fe794481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ac645974f563aa3f1ce303df8fe794481">SYS_STATUS_CLKPLL_LL</a>&#160;&#160;&#160;0x02000000UL    /* Clock PLL Losing Lock */</td></tr>
<tr class="separator:ac645974f563aa3f1ce303df8fe794481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59fba4244424c2f085ff3c722b53e549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a59fba4244424c2f085ff3c722b53e549">SYS_STATUS_RXSFDTO</a>&#160;&#160;&#160;0x04000000UL    /* Receive SFD timeout */</td></tr>
<tr class="separator:a59fba4244424c2f085ff3c722b53e549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4efda718ca2e1f6ea38e02ef1e1a8e11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a4efda718ca2e1f6ea38e02ef1e1a8e11">SYS_STATUS_HPDWARN</a>&#160;&#160;&#160;0x08000000UL    /* Half Period Delay Warning */</td></tr>
<tr class="separator:a4efda718ca2e1f6ea38e02ef1e1a8e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeb1fc19e2983d4145d0437e501a147a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#abeb1fc19e2983d4145d0437e501a147a">SYS_STATUS_TXBERR</a>&#160;&#160;&#160;0x10000000UL    /* Transmit Buffer Error */</td></tr>
<tr class="separator:abeb1fc19e2983d4145d0437e501a147a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73cd97a383d4213f3db2b2efb372ac34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a73cd97a383d4213f3db2b2efb372ac34">SYS_STATUS_AFFREJ</a>&#160;&#160;&#160;0x20000000UL    /* Automatic Frame Filtering rejection */</td></tr>
<tr class="separator:a73cd97a383d4213f3db2b2efb372ac34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0ce511b6a007842cf18cd9dd6142305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad0ce511b6a007842cf18cd9dd6142305">SYS_STATUS_HSRBP</a>&#160;&#160;&#160;0x40000000UL    /* Host Side Receive Buffer Pointer */</td></tr>
<tr class="separator:ad0ce511b6a007842cf18cd9dd6142305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd935ee553caaf570893a4f94375f877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#acd935ee553caaf570893a4f94375f877">SYS_STATUS_ICRBP</a>&#160;&#160;&#160;0x80000000UL    /* IC side Receive Buffer Pointer READ ONLY */</td></tr>
<tr class="separator:acd935ee553caaf570893a4f94375f877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a763dfb7f25616c5199e77fa6f242b8d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a763dfb7f25616c5199e77fa6f242b8d4">SYS_STATUS_RXRSCS</a>&#160;&#160;&#160;0x0100000000ULL /* Receiver Reed-Solomon Correction Status */</td></tr>
<tr class="separator:a763dfb7f25616c5199e77fa6f242b8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a703ca097769c98fc0d4c6e7e11eb0275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a703ca097769c98fc0d4c6e7e11eb0275">SYS_STATUS_RXPREJ</a>&#160;&#160;&#160;0x0200000000ULL /* Receiver Preamble Rejection */</td></tr>
<tr class="separator:a703ca097769c98fc0d4c6e7e11eb0275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae09ba358b9a66188f434dba2fe1f0526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae09ba358b9a66188f434dba2fe1f0526">SYS_STATUS_TXPUTE</a>&#160;&#160;&#160;0x0400000000ULL /* Transmit power up time error */</td></tr>
<tr class="separator:ae09ba358b9a66188f434dba2fe1f0526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e8706c8b1102e6a43fd0a3873b5726c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a6e8706c8b1102e6a43fd0a3873b5726c">SYS_STATUS_TXERR</a>&#160;&#160;&#160;(0x0408)		/* These bits are the 16 high bits of status register TXPUTE and HPDWARN flags */</td></tr>
<tr class="separator:a6e8706c8b1102e6a43fd0a3873b5726c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca7e764e5539c10a4f06692e0eef2921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aca7e764e5539c10a4f06692e0eef2921">CLEAR_ALLRXGOOD_EVENTS</a></td></tr>
<tr class="separator:aca7e764e5539c10a4f06692e0eef2921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa2d1a1171af97ea7c1e995fdecd7ede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aaa2d1a1171af97ea7c1e995fdecd7ede">CLEAR_DBLBUFF_EVENTS</a>&#160;&#160;&#160;(<a class="el" href="dw1000__regs_8h.html#a8d863c1facd288b683c9593b5bb16f13">SYS_STATUS_RXDFR</a> | <a class="el" href="dw1000__regs_8h.html#a87448e3ba3e8ed00210836e730fc3018">SYS_STATUS_RXFCG</a>)</td></tr>
<tr class="separator:aaa2d1a1171af97ea7c1e995fdecd7ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa92f33f5e885c9b027aa981257a7cda6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa92f33f5e885c9b027aa981257a7cda6">CLEAR_ALLRXERROR_EVENTS</a></td></tr>
<tr class="separator:aa92f33f5e885c9b027aa981257a7cda6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade323f926df2c969ab7a86c32611991f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ade323f926df2c969ab7a86c32611991f">CLEAR_ALLTX_EVENTS</a></td></tr>
<tr class="separator:ade323f926df2c969ab7a86c32611991f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7a34f290dbabd0881b1c140ae3a3152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#af7a34f290dbabd0881b1c140ae3a3152">RX_FINFO_ID</a>&#160;&#160;&#160;0x10            /* RX Frame Information (in double buffer set) */</td></tr>
<tr class="memdesc:af7a34f290dbabd0881b1c140ae3a3152"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register RX_FINFO.  <a href="#af7a34f290dbabd0881b1c140ae3a3152">More...</a><br /></td></tr>
<tr class="separator:af7a34f290dbabd0881b1c140ae3a3152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47d624719a85942b31bfe032e59e3d00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a47d624719a85942b31bfe032e59e3d00">RX_FINFO_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a47d624719a85942b31bfe032e59e3d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e3fee8000a7c8edafa87c1094f490fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a2e3fee8000a7c8edafa87c1094f490fe">RX_FINFO_MASK_32</a>&#160;&#160;&#160;0xFFFFFBFFUL    /* System event Status Register access mask (all unused fields should always be writen as zero) */</td></tr>
<tr class="separator:a2e3fee8000a7c8edafa87c1094f490fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0230b7e7ba767094703b436c9c3e621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad0230b7e7ba767094703b436c9c3e621">RX_FINFO_RXFLEN_MASK</a>&#160;&#160;&#160;0x0000007FUL    /* Receive Frame Length (0 to 127) */</td></tr>
<tr class="separator:ad0230b7e7ba767094703b436c9c3e621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00384c4f9351cca5c4ba39c31acf91f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a00384c4f9351cca5c4ba39c31acf91f5">RX_FINFO_RXFLE_MASK</a>&#160;&#160;&#160;0x00000380UL    /* Receive Frame Length Extension (0 to 7)&lt;&lt;7 */</td></tr>
<tr class="separator:a00384c4f9351cca5c4ba39c31acf91f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f41453f0ddf2d22c3ad6b999028848b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a6f41453f0ddf2d22c3ad6b999028848b">RX_FINFO_RXFL_MASK_1023</a>&#160;&#160;&#160;0x000003FFUL    /* Receive Frame Length Extension (0 to 1023) */</td></tr>
<tr class="separator:a6f41453f0ddf2d22c3ad6b999028848b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83f9318c2d9e69d014d3633e3ef2fe71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a83f9318c2d9e69d014d3633e3ef2fe71">RX_FINFO_RXNSPL_MASK</a>&#160;&#160;&#160;0x00001800UL    /* Receive Non-Standard Preamble Length */</td></tr>
<tr class="separator:a83f9318c2d9e69d014d3633e3ef2fe71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0203f9e82ab6881c466ee985098f040"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#af0203f9e82ab6881c466ee985098f040">RX_FINFO_RXPSR_MASK</a>&#160;&#160;&#160;0x000C0000UL    /* RX Preamble Repetition. 00 = 16 symbols, 01 = 64 symbols, 10 = 1024 symbols, 11 = 4096 symbols */</td></tr>
<tr class="separator:af0203f9e82ab6881c466ee985098f040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49cf4d366f36a9dd9fc053639776c7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a49cf4d366f36a9dd9fc053639776c7fe">RX_FINFO_RXPEL_MASK</a>&#160;&#160;&#160;0x000C1800UL    /* Receive Preamble Length = RXPSR+RXNSPL */</td></tr>
<tr class="separator:a49cf4d366f36a9dd9fc053639776c7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9d6a5e305b9352e88bec59517545567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae9d6a5e305b9352e88bec59517545567">RX_FINFO_RXPEL_64</a>&#160;&#160;&#160;0x00040000UL    /* Receive Preamble length = 64 */</td></tr>
<tr class="separator:ae9d6a5e305b9352e88bec59517545567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5ed2a571a42b9c916d8832e83ea4603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae5ed2a571a42b9c916d8832e83ea4603">RX_FINFO_RXPEL_128</a>&#160;&#160;&#160;0x00040800UL    /* Receive Preamble length = 128 */</td></tr>
<tr class="separator:ae5ed2a571a42b9c916d8832e83ea4603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f28de9732b217b6f2f427b3d74c0d28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a0f28de9732b217b6f2f427b3d74c0d28">RX_FINFO_RXPEL_256</a>&#160;&#160;&#160;0x00041000UL    /* Receive Preamble length = 256 */</td></tr>
<tr class="separator:a0f28de9732b217b6f2f427b3d74c0d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab379eb05bf1fbd947fca6d780900c464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab379eb05bf1fbd947fca6d780900c464">RX_FINFO_RXPEL_512</a>&#160;&#160;&#160;0x00041800UL    /* Receive Preamble length = 512 */</td></tr>
<tr class="separator:ab379eb05bf1fbd947fca6d780900c464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa81b34c9dcaaf535e89fa758d979fbe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa81b34c9dcaaf535e89fa758d979fbe4">RX_FINFO_RXPEL_1024</a>&#160;&#160;&#160;0x00080000UL    /* Receive Preamble length = 1024 */</td></tr>
<tr class="separator:aa81b34c9dcaaf535e89fa758d979fbe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa5dfb9366476d05809b7837c8484a47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aaa5dfb9366476d05809b7837c8484a47">RX_FINFO_RXPEL_1536</a>&#160;&#160;&#160;0x00080800UL    /* Receive Preamble length = 1536 */</td></tr>
<tr class="separator:aaa5dfb9366476d05809b7837c8484a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a504c5508ac6db9b3d94cbac6ec6ca5d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a504c5508ac6db9b3d94cbac6ec6ca5d3">RX_FINFO_RXPEL_2048</a>&#160;&#160;&#160;0x00081000UL    /* Receive Preamble length = 2048 */</td></tr>
<tr class="separator:a504c5508ac6db9b3d94cbac6ec6ca5d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef2420881d3903a3d5521fbb57124136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aef2420881d3903a3d5521fbb57124136">RX_FINFO_RXPEL_4096</a>&#160;&#160;&#160;0x000C0000UL    /* Receive Preamble length = 4096 */</td></tr>
<tr class="separator:aef2420881d3903a3d5521fbb57124136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53646ebb549ed98e2f623e00df503fcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a53646ebb549ed98e2f623e00df503fcc">RX_FINFO_RXBR_MASK</a>&#160;&#160;&#160;0x00006000UL    /* Receive Bit Rate report. This field reports the received bit rate */</td></tr>
<tr class="separator:a53646ebb549ed98e2f623e00df503fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaf3e6a22069d3d538245c970ad6f9f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aeaf3e6a22069d3d538245c970ad6f9f8">RX_FINFO_RXBR_110k</a>&#160;&#160;&#160;0x00000000UL    /* Received bit rate = 110 kbps */</td></tr>
<tr class="separator:aeaf3e6a22069d3d538245c970ad6f9f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7af6842f988b52037e394b327dda66c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a7af6842f988b52037e394b327dda66c8">RX_FINFO_RXBR_850k</a>&#160;&#160;&#160;0x00002000UL    /* Received bit rate = 850 kbps */</td></tr>
<tr class="separator:a7af6842f988b52037e394b327dda66c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9c877f958cc6458f0578fc824231f1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad9c877f958cc6458f0578fc824231f1f">RX_FINFO_RXBR_6M</a>&#160;&#160;&#160;0x00004000UL    /* Received bit rate = 6.8 Mbps */</td></tr>
<tr class="separator:ad9c877f958cc6458f0578fc824231f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a100792c09a4fd69af5658f6ef55a4bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a100792c09a4fd69af5658f6ef55a4bde">RX_FINFO_RXBR_SHIFT</a>&#160;&#160;&#160;(13)</td></tr>
<tr class="separator:a100792c09a4fd69af5658f6ef55a4bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a441fdecbb85ffb41329615a227738c4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a441fdecbb85ffb41329615a227738c4c">RX_FINFO_RNG</a>&#160;&#160;&#160;0x00008000UL    /* Receiver Ranging. Ranging bit in the received PHY header identifying the frame as a ranging packet. */</td></tr>
<tr class="separator:a441fdecbb85ffb41329615a227738c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2116c8877e179dad4f88dea46930980b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a2116c8877e179dad4f88dea46930980b">RX_FINFO_RNG_SHIFT</a>&#160;&#160;&#160;(15)</td></tr>
<tr class="separator:a2116c8877e179dad4f88dea46930980b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a086befa3f708b6ecc36506c6c7432d31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a086befa3f708b6ecc36506c6c7432d31">RX_FINFO_RXPRF_MASK</a>&#160;&#160;&#160;0x00030000UL    /* RX Pulse Repetition Rate report */</td></tr>
<tr class="separator:a086befa3f708b6ecc36506c6c7432d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dd9aff441d650464410585620dcf9ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a3dd9aff441d650464410585620dcf9ee">RX_FINFO_RXPRF_16M</a>&#160;&#160;&#160;0x00010000UL    /* PRF being employed in the receiver = 16M */</td></tr>
<tr class="separator:a3dd9aff441d650464410585620dcf9ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6383255bd5ff6fd587ae16e0d1fa52c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad6383255bd5ff6fd587ae16e0d1fa52c">RX_FINFO_RXPRF_64M</a>&#160;&#160;&#160;0x00020000UL    /* PRF being employed in the receiver = 64M */</td></tr>
<tr class="separator:ad6383255bd5ff6fd587ae16e0d1fa52c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa823cc4422fae85b0e9c31f34ae4e7d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa823cc4422fae85b0e9c31f34ae4e7d4">RX_FINFO_RXPRF_SHIFT</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="separator:aa823cc4422fae85b0e9c31f34ae4e7d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69e25249ff2c759040ae614953fd75d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a69e25249ff2c759040ae614953fd75d6">RX_FINFO_RXPACC_MASK</a>&#160;&#160;&#160;0xFFF00000UL    /* Preamble Accumulation Count */</td></tr>
<tr class="separator:a69e25249ff2c759040ae614953fd75d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c8bd713f3bced4169f76a487d0f59b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a1c8bd713f3bced4169f76a487d0f59b1">RX_FINFO_RXPACC_SHIFT</a>&#160;&#160;&#160;(20)</td></tr>
<tr class="separator:a1c8bd713f3bced4169f76a487d0f59b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4083cd58f0401dfa3f7e047fad4d61f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a4083cd58f0401dfa3f7e047fad4d61f5">RX_BUFFER_ID</a>&#160;&#160;&#160;0x11            /* Receive Data Buffer (in double buffer set) */</td></tr>
<tr class="memdesc:a4083cd58f0401dfa3f7e047fad4d61f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register RX_BUFFER.  <a href="#a4083cd58f0401dfa3f7e047fad4d61f5">More...</a><br /></td></tr>
<tr class="separator:a4083cd58f0401dfa3f7e047fad4d61f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02af5673dcad8e0c27e9a81089f6595b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a02af5673dcad8e0c27e9a81089f6595b">RX_BUFFER_LEN</a>&#160;&#160;&#160;(1024)</td></tr>
<tr class="separator:a02af5673dcad8e0c27e9a81089f6595b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1438373974087885c44cf9c6a100ca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa1438373974087885c44cf9c6a100ca8">RX_FQUAL_ID</a>&#160;&#160;&#160;0x12            /* Rx Frame Quality information (in double buffer set) */</td></tr>
<tr class="memdesc:aa1438373974087885c44cf9c6a100ca8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register RX_FQUAL.  <a href="#aa1438373974087885c44cf9c6a100ca8">More...</a><br /></td></tr>
<tr class="separator:aa1438373974087885c44cf9c6a100ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a618d35b2c1b37102708fbc5cd8427be0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a618d35b2c1b37102708fbc5cd8427be0">RX_FQUAL_LEN</a>&#160;&#160;&#160;(8)             /* note 64 bit register*/</td></tr>
<tr class="separator:a618d35b2c1b37102708fbc5cd8427be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaee1366e28a09c0e921e668d408a2624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aaee1366e28a09c0e921e668d408a2624">RX_EQUAL_STD_NOISE_MASK</a>&#160;&#160;&#160;0x0000FFFFULL   /* Standard Deviation of Noise */</td></tr>
<tr class="separator:aaee1366e28a09c0e921e668d408a2624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74d5eb64176f506ad0dfdc0ba04417d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a74d5eb64176f506ad0dfdc0ba04417d5">RX_EQUAL_STD_NOISE_SHIFT</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:a74d5eb64176f506ad0dfdc0ba04417d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af652ff68c3484f607ac90a0ed2f3fc97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#af652ff68c3484f607ac90a0ed2f3fc97">STD_NOISE_MASK</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#aaee1366e28a09c0e921e668d408a2624">RX_EQUAL_STD_NOISE_MASK</a></td></tr>
<tr class="separator:af652ff68c3484f607ac90a0ed2f3fc97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae89380117176b3ec684b83025474dde6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae89380117176b3ec684b83025474dde6">STD_NOISE_SHIFT</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a74d5eb64176f506ad0dfdc0ba04417d5">RX_EQUAL_STD_NOISE_SHIFT</a></td></tr>
<tr class="separator:ae89380117176b3ec684b83025474dde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca409567e0cd50ee9a2cb6244cb5069e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aca409567e0cd50ee9a2cb6244cb5069e">RX_EQUAL_FP_AMPL2_MASK</a>&#160;&#160;&#160;0xFFFF0000ULL   /* First Path Amplitude point 2 */</td></tr>
<tr class="separator:aca409567e0cd50ee9a2cb6244cb5069e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60cd0337c1ae0b2a7cbe4baf1936661f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a60cd0337c1ae0b2a7cbe4baf1936661f">RX_EQUAL_FP_AMPL2_SHIFT</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="separator:a60cd0337c1ae0b2a7cbe4baf1936661f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3fb1f90daa44802a59ca17c6d01dfb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae3fb1f90daa44802a59ca17c6d01dfb6">FP_AMPL2_MASK</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#aca409567e0cd50ee9a2cb6244cb5069e">RX_EQUAL_FP_AMPL2_MASK</a></td></tr>
<tr class="separator:ae3fb1f90daa44802a59ca17c6d01dfb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada5980b81b328a3c9a7a02969145a21c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ada5980b81b328a3c9a7a02969145a21c">FP_AMPL2_SHIFT</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a60cd0337c1ae0b2a7cbe4baf1936661f">RX_EQUAL_FP_AMPL2_SHIFT</a></td></tr>
<tr class="separator:ada5980b81b328a3c9a7a02969145a21c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7271e99fd9b4e78de5c705804cc21670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a7271e99fd9b4e78de5c705804cc21670">RX_EQUAL_PP_AMPL3_MASK</a>&#160;&#160;&#160;0x0000FFFF00000000ULL   /* First Path Amplitude point 3 */</td></tr>
<tr class="separator:a7271e99fd9b4e78de5c705804cc21670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c26e1a22060d88702228def2c40ad14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a9c26e1a22060d88702228def2c40ad14">RX_EQUAL_PP_AMPL3_SHIFT</a>&#160;&#160;&#160;(32)</td></tr>
<tr class="separator:a9c26e1a22060d88702228def2c40ad14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51bb3e55359e6ecabc64400b5301711b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a51bb3e55359e6ecabc64400b5301711b">PP_AMPL3_MASK</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a7271e99fd9b4e78de5c705804cc21670">RX_EQUAL_PP_AMPL3_MASK</a></td></tr>
<tr class="separator:a51bb3e55359e6ecabc64400b5301711b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c9b5b6a1a7e0bdb1e73bc7a4d5b3780"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a4c9b5b6a1a7e0bdb1e73bc7a4d5b3780">PP_AMPL3_SHIFT</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a9c26e1a22060d88702228def2c40ad14">RX_EQUAL_PP_AMPL3_SHIFT</a></td></tr>
<tr class="separator:a4c9b5b6a1a7e0bdb1e73bc7a4d5b3780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff69b2bc8efbe47473e2c1892e71c5f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aff69b2bc8efbe47473e2c1892e71c5f9">RX_EQUAL_CIR_MXG_MASK</a>&#160;&#160;&#160;0xFFFF000000000000ULL   /* Channel Impulse Response Max Growth */</td></tr>
<tr class="separator:aff69b2bc8efbe47473e2c1892e71c5f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5400f1a48aadb19c1738d82bec88d41c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a5400f1a48aadb19c1738d82bec88d41c">RX_EQUAL_CIR_MXG_SHIFT</a>&#160;&#160;&#160;(48)</td></tr>
<tr class="separator:a5400f1a48aadb19c1738d82bec88d41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3f179ac04e0b35ebe909f67b0e294ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab3f179ac04e0b35ebe909f67b0e294ab">CIR_MXG_MASK</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#aff69b2bc8efbe47473e2c1892e71c5f9">RX_EQUAL_CIR_MXG_MASK</a></td></tr>
<tr class="separator:ab3f179ac04e0b35ebe909f67b0e294ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfb450c2a2bc3aaa20d2e19ffed4f8d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#adfb450c2a2bc3aaa20d2e19ffed4f8d7">CIR_MXG_SHIFT</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a5400f1a48aadb19c1738d82bec88d41c">RX_EQUAL_CIR_MXG_SHIFT</a></td></tr>
<tr class="separator:adfb450c2a2bc3aaa20d2e19ffed4f8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ddac39358a872ee845cf042c7ef8976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a0ddac39358a872ee845cf042c7ef8976">RX_TTCKI_ID</a>&#160;&#160;&#160;0x13            /* Receiver Time Tracking Interval (in double buffer set) */</td></tr>
<tr class="memdesc:a0ddac39358a872ee845cf042c7ef8976"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register RX_TTCKI The value here is the interval over which the timing offset reported in the RXTOFS field of Register file: 0x14  RX_TTCKO is measured. The clock offset is calculated by dividing RXTTCKI by RXTOFS. The value in RXTTCKI will take just one of two values depending on the PRF: 0x01F00000 @ 16 MHz PRF, and 0x01FC0000 @ 64 MHz PRF.  <a href="#a0ddac39358a872ee845cf042c7ef8976">More...</a><br /></td></tr>
<tr class="separator:a0ddac39358a872ee845cf042c7ef8976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc2e9e591400d6f835ed2565a950991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#abcc2e9e591400d6f835ed2565a950991">RX_TTCKI_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:abcc2e9e591400d6f835ed2565a950991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af154a15497231accc6230781d41ffefc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#af154a15497231accc6230781d41ffefc">RX_TTCKO_ID</a>&#160;&#160;&#160;0x14            /* Receiver Time Tracking Offset (in double buffer set) */</td></tr>
<tr class="memdesc:af154a15497231accc6230781d41ffefc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register RX_TTCKO.  <a href="#af154a15497231accc6230781d41ffefc">More...</a><br /></td></tr>
<tr class="separator:af154a15497231accc6230781d41ffefc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aada255abe61dc9c8dae8d5affcfe52f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aada255abe61dc9c8dae8d5affcfe52f2">RX_TTCKO_LEN</a>&#160;&#160;&#160;(5)             /* Note 40 bit register */</td></tr>
<tr class="separator:aada255abe61dc9c8dae8d5affcfe52f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83f8e195c3c585bfe143f8440065c90f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a83f8e195c3c585bfe143f8440065c90f">RX_TTCKO_MASK_32</a>&#160;&#160;&#160;0xFF07FFFFUL    /* Receiver Time Tracking Offset access mask (all unused fields should always be writen as zero) */</td></tr>
<tr class="separator:a83f8e195c3c585bfe143f8440065c90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae65fdc038f699ccc83b2503543af1fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae65fdc038f699ccc83b2503543af1fbf">RX_TTCKO_RXTOFS_MASK</a>&#160;&#160;&#160;0x0007FFFFUL    /* RX time tracking offset. This RXTOFS value is a 19-bit signed quantity*/</td></tr>
<tr class="separator:ae65fdc038f699ccc83b2503543af1fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d2ab0a23d00f5842d964003682cf1d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a4d2ab0a23d00f5842d964003682cf1d2">RX_TTCKO_RSMPDEL_MASK</a>&#160;&#160;&#160;0xFF000000UL    /* This 8-bit field reports an internal re-sampler delay value */</td></tr>
<tr class="separator:a4d2ab0a23d00f5842d964003682cf1d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1db1201cde7291b8c4d6ee5a9f7fa4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ac1db1201cde7291b8c4d6ee5a9f7fa4e">RX_TTCKO_RCPHASE_MASK</a>&#160;&#160;&#160;0x7F0000000000ULL   /* This 7-bit field reports the receive carrier phase adjustment at time the ranging timestamp is made. */</td></tr>
<tr class="separator:ac1db1201cde7291b8c4d6ee5a9f7fa4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc2bced2e42d756919f0d9587a7a8413"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#afc2bced2e42d756919f0d9587a7a8413">RX_TIME_ID</a>&#160;&#160;&#160;0x15            /* Receive Message Time of Arrival (in double buffer set) */</td></tr>
<tr class="memdesc:afc2bced2e42d756919f0d9587a7a8413"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register RX_TIME.  <a href="#afc2bced2e42d756919f0d9587a7a8413">More...</a><br /></td></tr>
<tr class="separator:afc2bced2e42d756919f0d9587a7a8413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4099eb53fd6e02f0ba067b9b19d8a7eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a4099eb53fd6e02f0ba067b9b19d8a7eb">RX_TIME_LLEN</a>&#160;&#160;&#160;(14)</td></tr>
<tr class="separator:a4099eb53fd6e02f0ba067b9b19d8a7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a551d3ed51b343f474f9176bde513276e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a551d3ed51b343f474f9176bde513276e">RX_TIME_RX_STAMP_LEN</a>&#160;&#160;&#160;(5)             /* read only 5 bytes (the adjusted timestamp (40:0)) */</td></tr>
<tr class="separator:a551d3ed51b343f474f9176bde513276e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d9dcc856a11771b377dd836a939d3a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a7d9dcc856a11771b377dd836a939d3a2">RX_STAMP_LEN</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a551d3ed51b343f474f9176bde513276e">RX_TIME_RX_STAMP_LEN</a></td></tr>
<tr class="separator:a7d9dcc856a11771b377dd836a939d3a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae574e9f9b625ae16c92b7e985fe58f84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae574e9f9b625ae16c92b7e985fe58f84">RX_TIME_RX_STAMP_OFFSET</a>&#160;&#160;&#160;(0) /* byte 0..4 40 bit Reports the fully adjusted time of reception. */</td></tr>
<tr class="separator:ae574e9f9b625ae16c92b7e985fe58f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3be97f98f0c06b83625a23f8adb2765c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a3be97f98f0c06b83625a23f8adb2765c">RX_TIME_FP_INDEX_OFFSET</a>&#160;&#160;&#160;(5)    /* byte 5..6 16 bit First path index. */</td></tr>
<tr class="separator:a3be97f98f0c06b83625a23f8adb2765c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe7095389292ae780e77e1ba1c27e465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#afe7095389292ae780e77e1ba1c27e465">RX_TIME_FP_AMPL1_OFFSET</a>&#160;&#160;&#160;(7)    /* byte 7..8 16 bit First Path Amplitude point 1 */   /* doc bug */</td></tr>
<tr class="separator:afe7095389292ae780e77e1ba1c27e465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a527d88c80b733a1ad1ae0cd39a8c79d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a527d88c80b733a1ad1ae0cd39a8c79d2">RX_TIME_FP_RAWST_OFFSET</a>&#160;&#160;&#160;(9)    /* byte 9..13 40 bit Raw Timestamp <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> the frame */</td></tr>
<tr class="separator:a527d88c80b733a1ad1ae0cd39a8c79d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0c6467e6050cb01dd28c5db1b7bc821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad0c6467e6050cb01dd28c5db1b7bc821">REG_16_ID_RESERVED</a>&#160;&#160;&#160;0x16</td></tr>
<tr class="memdesc:ad0c6467e6050cb01dd28c5db1b7bc821"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register.  <a href="#ad0c6467e6050cb01dd28c5db1b7bc821">More...</a><br /></td></tr>
<tr class="separator:ad0c6467e6050cb01dd28c5db1b7bc821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad389596ece63a326843e9f4d817491da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad389596ece63a326843e9f4d817491da">TX_TIME_ID</a>&#160;&#160;&#160;0x17            /* Transmit Message Time of Sending */</td></tr>
<tr class="memdesc:ad389596ece63a326843e9f4d817491da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register.  <a href="#ad389596ece63a326843e9f4d817491da">More...</a><br /></td></tr>
<tr class="separator:ad389596ece63a326843e9f4d817491da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7a7c86d4e41800b758180433cd2833c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#af7a7c86d4e41800b758180433cd2833c">TX_TIME_LLEN</a>&#160;&#160;&#160;(10)</td></tr>
<tr class="separator:af7a7c86d4e41800b758180433cd2833c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35c04105b687e8ef607dd0104240c07a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a35c04105b687e8ef607dd0104240c07a">TX_TIME_TX_STAMP_LEN</a>&#160;&#160;&#160;(5)             /* 40-bits = 5 bytes */</td></tr>
<tr class="separator:a35c04105b687e8ef607dd0104240c07a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a718a5aa4af9de5d999ac263c3435725f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a718a5aa4af9de5d999ac263c3435725f">TX_STAMP_LEN</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a35c04105b687e8ef607dd0104240c07a">TX_TIME_TX_STAMP_LEN</a></td></tr>
<tr class="separator:a718a5aa4af9de5d999ac263c3435725f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0be4797ca1071ab8f785703d779ce48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ac0be4797ca1071ab8f785703d779ce48">TX_TIME_TX_STAMP_OFFSET</a>&#160;&#160;&#160;(0) /* byte 0..4 40 bit Reports the fully adjusted time of transmission */</td></tr>
<tr class="separator:ac0be4797ca1071ab8f785703d779ce48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a653c8141391113e05406026159fc7855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a653c8141391113e05406026159fc7855">TX_TIME_TX_RAWST_OFFSET</a>&#160;&#160;&#160;(5) /* byte 5..9 40 bit Raw Timestamp <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> the frame */</td></tr>
<tr class="separator:a653c8141391113e05406026159fc7855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c50e04bd027ec4263bba9b68c9e3c9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a9c50e04bd027ec4263bba9b68c9e3c9a">TX_ANTD_ID</a>&#160;&#160;&#160;0x18            /* 16-bit Delay from Transmit to Antenna */</td></tr>
<tr class="memdesc:a9c50e04bd027ec4263bba9b68c9e3c9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register TX_ANTD.  <a href="#a9c50e04bd027ec4263bba9b68c9e3c9a">More...</a><br /></td></tr>
<tr class="separator:a9c50e04bd027ec4263bba9b68c9e3c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dfbe787a6ebe9fc07b231b9018d56c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a4dfbe787a6ebe9fc07b231b9018d56c1">TX_ANTD_LEN</a>&#160;&#160;&#160;(2)             /* doc bug */</td></tr>
<tr class="separator:a4dfbe787a6ebe9fc07b231b9018d56c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a634bb23bbe821aa3993d59d24c56c9ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a634bb23bbe821aa3993d59d24c56c9ba">SYS_STATE_ID</a>&#160;&#160;&#160;0x19            /* System State information READ ONLY */</td></tr>
<tr class="memdesc:a634bb23bbe821aa3993d59d24c56c9ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register SYS_STATES Register map register file 0x19 is reserved.  <a href="#a634bb23bbe821aa3993d59d24c56c9ba">More...</a><br /></td></tr>
<tr class="separator:a634bb23bbe821aa3993d59d24c56c9ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c087770af22243c3d2373215448c8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae1c087770af22243c3d2373215448c8f">SYS_STATE_LEN</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="separator:ae1c087770af22243c3d2373215448c8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83578ad2176080283f41c70a467fd899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a83578ad2176080283f41c70a467fd899">ACK_RESP_T_ID</a>&#160;&#160;&#160;0x1A            /* Acknowledgement Time and Response Time */</td></tr>
<tr class="memdesc:a83578ad2176080283f41c70a467fd899"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register ACK_RESP_T.  <a href="#a83578ad2176080283f41c70a467fd899">More...</a><br /></td></tr>
<tr class="separator:a83578ad2176080283f41c70a467fd899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27ec12552bef40f4424025faa0b55326"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a27ec12552bef40f4424025faa0b55326">ACK_RESP_T_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a27ec12552bef40f4424025faa0b55326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fc87d68983f223cd220d27993c0a944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a9fc87d68983f223cd220d27993c0a944">ACK_RESP_T_MASK</a>&#160;&#160;&#160;0xFF0FFFFFUL    /* Acknowledgement Time and Response access mask */</td></tr>
<tr class="separator:a9fc87d68983f223cd220d27993c0a944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8f994a2ff2e5aa3ed84f58e7bec72f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad8f994a2ff2e5aa3ed84f58e7bec72f7">ACK_RESP_T_W4R_TIM_MASK</a>&#160;&#160;&#160;0x000FFFFFUL    /* Wait-for-Response turn-around Time 20 bit field */</td></tr>
<tr class="separator:ad8f994a2ff2e5aa3ed84f58e7bec72f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a844ed833bb0123afe27039903ec61d79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a844ed833bb0123afe27039903ec61d79">W4R_TIM_MASK</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ad8f994a2ff2e5aa3ed84f58e7bec72f7">ACK_RESP_T_W4R_TIM_MASK</a></td></tr>
<tr class="separator:a844ed833bb0123afe27039903ec61d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0212af5b0a9409bd8d93028a58acb3cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a0212af5b0a9409bd8d93028a58acb3cb">ACK_RESP_T_ACK_TIM_MASK</a>&#160;&#160;&#160;0xFF000000UL    /* Auto-Acknowledgement turn-around Time */</td></tr>
<tr class="separator:a0212af5b0a9409bd8d93028a58acb3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5febbbdaf1106b4221789092221343f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a5febbbdaf1106b4221789092221343f7">ACK_TIM_MASK</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a0212af5b0a9409bd8d93028a58acb3cb">ACK_RESP_T_ACK_TIM_MASK</a></td></tr>
<tr class="separator:a5febbbdaf1106b4221789092221343f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affbf04600eb9912eefadb1c617d9eada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#affbf04600eb9912eefadb1c617d9eada">REG_1B_ID_RESERVED</a>&#160;&#160;&#160;0x1B</td></tr>
<tr class="memdesc:affbf04600eb9912eefadb1c617d9eada"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register 0x1B 0x1C.  <a href="#affbf04600eb9912eefadb1c617d9eada">More...</a><br /></td></tr>
<tr class="separator:affbf04600eb9912eefadb1c617d9eada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a293a084955ea827a03f39ca0294310ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a293a084955ea827a03f39ca0294310ff">REG_1C_ID_RESERVED</a>&#160;&#160;&#160;0x1C</td></tr>
<tr class="separator:a293a084955ea827a03f39ca0294310ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5422bbd6f1e33f216e8a12decb29a6c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a5422bbd6f1e33f216e8a12decb29a6c9">RX_SNIFF_ID</a>&#160;&#160;&#160;0x1D            /* Sniff Mode Configuration */</td></tr>
<tr class="memdesc:a5422bbd6f1e33f216e8a12decb29a6c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register RX_SNIFF Sniff Mode Configuration or Pulsed Preamble Reception Configuration.  <a href="#a5422bbd6f1e33f216e8a12decb29a6c9">More...</a><br /></td></tr>
<tr class="separator:a5422bbd6f1e33f216e8a12decb29a6c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a632ea02fcb764feea95a7ebd7b0c13e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a632ea02fcb764feea95a7ebd7b0c13e4">RX_SNIFF_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a632ea02fcb764feea95a7ebd7b0c13e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a617aa7ff1f93aa27bfc814d3cecaff86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a617aa7ff1f93aa27bfc814d3cecaff86">RX_SNIFF_MASK</a>&#160;&#160;&#160;0x0000FF0FUL    /*  */</td></tr>
<tr class="separator:a617aa7ff1f93aa27bfc814d3cecaff86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6a098ba00fd1febf4f1ef0fa3a46fe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad6a098ba00fd1febf4f1ef0fa3a46fe8">RX_SNIFF_SNIFF_ONT_MASK</a>&#160;&#160;&#160;0x0000000FUL    /* SNIFF Mode ON time. Specified in units of PAC */</td></tr>
<tr class="separator:ad6a098ba00fd1febf4f1ef0fa3a46fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2ec649a14c81d9fac277759f79ff5fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ac2ec649a14c81d9fac277759f79ff5fd">SNIFF_ONT_MASK</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ad6a098ba00fd1febf4f1ef0fa3a46fe8">RX_SNIFF_SNIFF_ONT_MASK</a></td></tr>
<tr class="separator:ac2ec649a14c81d9fac277759f79ff5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94f4ac375fa4ea42a4a1374736c03ffa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a94f4ac375fa4ea42a4a1374736c03ffa">RX_SNIFF_SNIFF_OFFT_MASK</a>&#160;&#160;&#160;0x0000FF00UL   /* SNIFF Mode OFF time specified in units of approximately 1mkS, or 128 system clock cycles.*/</td></tr>
<tr class="separator:a94f4ac375fa4ea42a4a1374736c03ffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab11fcce49b1e2ca1c3834cf21caf7012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab11fcce49b1e2ca1c3834cf21caf7012">SNIFF_OFFT_MASK</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a94f4ac375fa4ea42a4a1374736c03ffa">RX_SNIFF_SNIFF_OFFT_MASK</a></td></tr>
<tr class="separator:ab11fcce49b1e2ca1c3834cf21caf7012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f992abd9cb2eaad23c06346a750839e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a3f992abd9cb2eaad23c06346a750839e">TX_POWER_ID</a>&#160;&#160;&#160;0x1E            /* TX Power Control */</td></tr>
<tr class="memdesc:a3f992abd9cb2eaad23c06346a750839e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register TX_POWER.  <a href="#a3f992abd9cb2eaad23c06346a750839e">More...</a><br /></td></tr>
<tr class="separator:a3f992abd9cb2eaad23c06346a750839e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a105dc46a40110578851a5d7546cefe3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a105dc46a40110578851a5d7546cefe3d">TX_POWER_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a105dc46a40110578851a5d7546cefe3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeab14c62869352356cb3473fe463c013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aeab14c62869352356cb3473fe463c013">TX_POWER_BOOSTNORM_MASK</a>&#160;&#160;&#160;0x00000000UL    /* This is the normal power setting used for frames that do not fall */</td></tr>
<tr class="separator:aeab14c62869352356cb3473fe463c013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad95a63eb647f5a2cad80d983f0da2b7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad95a63eb647f5a2cad80d983f0da2b7d">BOOSTNORM_MASK</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#aeab14c62869352356cb3473fe463c013">TX_POWER_BOOSTNORM_MASK</a></td></tr>
<tr class="separator:ad95a63eb647f5a2cad80d983f0da2b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac27254f340b18039d79d808e4818b1a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ac27254f340b18039d79d808e4818b1a7">TX_POWER_BOOSTNORM_SHIFT</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:ac27254f340b18039d79d808e4818b1a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66a77e8398c77b86a86498fbd89204a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a66a77e8398c77b86a86498fbd89204a3">TX_POWER_BOOSTP500_MASK</a>&#160;&#160;&#160;0x00000000UL    /* This value sets the power applied during transmission at the 6.8 Mbps data rate frames that are less than 0.5 ms duration */</td></tr>
<tr class="separator:a66a77e8398c77b86a86498fbd89204a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a73722c0e0456602799ff1aa89efeec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a4a73722c0e0456602799ff1aa89efeec">BOOSTP500_MASK</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a66a77e8398c77b86a86498fbd89204a3">TX_POWER_BOOSTP500_MASK</a></td></tr>
<tr class="separator:a4a73722c0e0456602799ff1aa89efeec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72dfacbf3447853b2736e7d569090810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a72dfacbf3447853b2736e7d569090810">TX_POWER_BOOSTP500_SHIFT</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="separator:a72dfacbf3447853b2736e7d569090810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa5a5759faec86e0e9c53c0ed7bcafd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aaa5a5759faec86e0e9c53c0ed7bcafd5">TX_POWER_BOOSTP250_MASK</a>&#160;&#160;&#160;0x00000000UL    /* This value sets the power applied during transmission at the 6.8 Mbps data rate frames that are less than 0.25 ms duration */</td></tr>
<tr class="separator:aaa5a5759faec86e0e9c53c0ed7bcafd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7682877a033b199bc97482628417262b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a7682877a033b199bc97482628417262b">BOOSTP250_MASK</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#aaa5a5759faec86e0e9c53c0ed7bcafd5">TX_POWER_BOOSTP250_MASK</a></td></tr>
<tr class="separator:a7682877a033b199bc97482628417262b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac437286c05a03e23d2fbeee236ce94a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ac437286c05a03e23d2fbeee236ce94a3">TX_POWER_BOOSTP250_SHIFT</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="separator:ac437286c05a03e23d2fbeee236ce94a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41a9923a9e640039cb3ac17f9ec4430d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a41a9923a9e640039cb3ac17f9ec4430d">TX_POWER_BOOSTP125_MASK</a>&#160;&#160;&#160;0x00000000UL    /* This value sets the power applied during transmission at the 6.8 Mbps data rate frames that are less than 0.125 ms */</td></tr>
<tr class="separator:a41a9923a9e640039cb3ac17f9ec4430d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af15ede5bd01ba16e0525ef3aad052f39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#af15ede5bd01ba16e0525ef3aad052f39">BOOSTP125_MASK</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a41a9923a9e640039cb3ac17f9ec4430d">TX_POWER_BOOSTP125_MASK</a></td></tr>
<tr class="separator:af15ede5bd01ba16e0525ef3aad052f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd06e08eca9c38ed9a062ccc249da64e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#afd06e08eca9c38ed9a062ccc249da64e">TX_POWER_BOOSTP125_SHIFT</a>&#160;&#160;&#160;(24)</td></tr>
<tr class="separator:afd06e08eca9c38ed9a062ccc249da64e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb5aef3ee9223f5d5762468810cbf1f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aeb5aef3ee9223f5d5762468810cbf1f3">TX_POWER_MAN_DEFAULT</a>&#160;&#160;&#160;0x0E080222UL</td></tr>
<tr class="separator:aeb5aef3ee9223f5d5762468810cbf1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2f76f4c0a8634e62591a9276eb8da5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ac2f76f4c0a8634e62591a9276eb8da5c">TX_POWER_TXPOWPHR_MASK</a>&#160;&#160;&#160;0x0000FF00UL    /* This power setting is applied during the transmission of the PHY header (PHR) portion of the frame. */</td></tr>
<tr class="separator:ac2f76f4c0a8634e62591a9276eb8da5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a6a016650576a730827fb5c1f5c6433"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a8a6a016650576a730827fb5c1f5c6433">TX_POWER_TXPOWSD_MASK</a>&#160;&#160;&#160;0x00FF0000UL    /* This power setting is applied during the transmission of the synchronisation header (SHR) and data portions of the frame. */</td></tr>
<tr class="separator:a8a6a016650576a730827fb5c1f5c6433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a659796dad40972afb8d683ef325873bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a659796dad40972afb8d683ef325873bf">CHAN_CTRL_ID</a>&#160;&#160;&#160;0x1F            /* Channel Control */</td></tr>
<tr class="memdesc:a659796dad40972afb8d683ef325873bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register CHAN_CTRL.  <a href="#a659796dad40972afb8d683ef325873bf">More...</a><br /></td></tr>
<tr class="separator:a659796dad40972afb8d683ef325873bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a887f6e0d2a3c37f0ddc8535270a9954e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a887f6e0d2a3c37f0ddc8535270a9954e">CHAN_CTRL_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a887f6e0d2a3c37f0ddc8535270a9954e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f7df4fc1885f5599d993b72929397e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a5f7df4fc1885f5599d993b72929397e9">CHAN_CTRL_MASK</a>&#160;&#160;&#160;0xFFFF00FFUL    /* Channel Control Register access mask */</td></tr>
<tr class="separator:a5f7df4fc1885f5599d993b72929397e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e5c161278f26a1500644b28715dd515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a6e5c161278f26a1500644b28715dd515">CHAN_CTRL_TX_CHAN_MASK</a>&#160;&#160;&#160;0x0000000FUL    /* Supported channels are 1, 2, 3, 4, 5, and 7.*/</td></tr>
<tr class="separator:a6e5c161278f26a1500644b28715dd515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8b6e63a26f78e4657dda1ddbb8dcbe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae8b6e63a26f78e4657dda1ddbb8dcbe2">CHAN_CTRL_TX_CHAN_SHIFT</a>&#160;&#160;&#160;(0)             /* Bits 0..3        TX channel number 0-15 selection */</td></tr>
<tr class="separator:ae8b6e63a26f78e4657dda1ddbb8dcbe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad311918bbc43e0bfe6aa3041c9c8c05a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad311918bbc43e0bfe6aa3041c9c8c05a">CHAN_CTRL_RX_CHAN_MASK</a>&#160;&#160;&#160;0x000000F0UL</td></tr>
<tr class="separator:ad311918bbc43e0bfe6aa3041c9c8c05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab31fbfba6deddc3b066c976cb061fe58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab31fbfba6deddc3b066c976cb061fe58">CHAN_CTRL_RX_CHAN_SHIFT</a>&#160;&#160;&#160;(4)             /* Bits 4..7        RX channel number 0-15 selection */</td></tr>
<tr class="separator:ab31fbfba6deddc3b066c976cb061fe58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f8203d66e71f8f925e37f870eee3cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a1f8203d66e71f8f925e37f870eee3cef">CHAN_CTRL_RXFPRF_MASK</a>&#160;&#160;&#160;0x000C0000UL    /* Bits 18..19      Specify (Force) RX Pulse Repetition Rate: 00 = 4 MHz, 01 = 16 MHz, 10 = 64MHz. */</td></tr>
<tr class="separator:a1f8203d66e71f8f925e37f870eee3cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d8cecc5c652174a0e72e1887a40718a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a4d8cecc5c652174a0e72e1887a40718a">CHAN_CTRL_RXFPRF_SHIFT</a>&#160;&#160;&#160;(18)</td></tr>
<tr class="separator:a4d8cecc5c652174a0e72e1887a40718a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d40c19d0274ed221518b9b9faf7d419"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a2d40c19d0274ed221518b9b9faf7d419">CHAN_CTRL_RXFPRF_4</a>&#160;&#160;&#160;0x00000000UL    /* Specify (Force) RX Pulse Repetition Rate: 00 = 4 MHz, 01 = 16 MHz, 10 = 64MHz. */</td></tr>
<tr class="separator:a2d40c19d0274ed221518b9b9faf7d419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48ee1111fb4783b00468848d0f8ac265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a48ee1111fb4783b00468848d0f8ac265">CHAN_CTRL_RXFPRF_16</a>&#160;&#160;&#160;0x00040000UL    /* Specify (Force) RX Pulse Repetition Rate: 00 = 4 MHz, 01 = 16 MHz, 10 = 64MHz. */</td></tr>
<tr class="separator:a48ee1111fb4783b00468848d0f8ac265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba94964a1316b970a83f9d58b75a0736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aba94964a1316b970a83f9d58b75a0736">CHAN_CTRL_RXFPRF_64</a>&#160;&#160;&#160;0x00080000UL    /* Specify (Force) RX Pulse Repetition Rate: 00 = 4 MHz, 01 = 16 MHz, 10 = 64MHz. */</td></tr>
<tr class="separator:aba94964a1316b970a83f9d58b75a0736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adde65805e955073b30b2cfa69dd5f81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#adde65805e955073b30b2cfa69dd5f81f">CHAN_CTRL_TX_PCOD_MASK</a>&#160;&#160;&#160;0x07C00000UL    /* Bits 22..26      TX Preamble Code selection, 1 to 24. */</td></tr>
<tr class="separator:adde65805e955073b30b2cfa69dd5f81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c23de45958fae1715023e3bd96f30c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a7c23de45958fae1715023e3bd96f30c2">CHAN_CTRL_TX_PCOD_SHIFT</a>&#160;&#160;&#160;(22)</td></tr>
<tr class="separator:a7c23de45958fae1715023e3bd96f30c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33b18f2b522f5b474e59d0f633debd8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a33b18f2b522f5b474e59d0f633debd8f">CHAN_CTRL_RX_PCOD_MASK</a>&#160;&#160;&#160;0xF8000000UL    /* Bits 27..31      RX Preamble Code selection, 1 to 24. */</td></tr>
<tr class="separator:a33b18f2b522f5b474e59d0f633debd8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2be3fbb26192809a2582881b0fc2f71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa2be3fbb26192809a2582881b0fc2f71">CHAN_CTRL_RX_PCOD_SHIFT</a>&#160;&#160;&#160;(27)</td></tr>
<tr class="separator:aa2be3fbb26192809a2582881b0fc2f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b3c15de4ef4cd357ab27395fddb1334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a5b3c15de4ef4cd357ab27395fddb1334">CHAN_CTRL_DWSFD</a>&#160;&#160;&#160;0x00020000UL    /* Bit 17 This bit enables a non-standard DecaWave proprietary SFD sequence. */</td></tr>
<tr class="separator:a5b3c15de4ef4cd357ab27395fddb1334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd4f07bd1926872d31ddbdcc4e6c4eae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#afd4f07bd1926872d31ddbdcc4e6c4eae">CHAN_CTRL_DWSFD_SHIFT</a>&#160;&#160;&#160;(17)</td></tr>
<tr class="separator:afd4f07bd1926872d31ddbdcc4e6c4eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af95e8a27d2d64e9d76efde5faea194f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#af95e8a27d2d64e9d76efde5faea194f2">CHAN_CTRL_TNSSFD</a>&#160;&#160;&#160;0x00100000UL    /* Bit 20 Non-standard SFD in the transmitter */</td></tr>
<tr class="separator:af95e8a27d2d64e9d76efde5faea194f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28e0bd26789e64f72cb904b72264676b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a28e0bd26789e64f72cb904b72264676b">CHAN_CTRL_TNSSFD_SHIFT</a>&#160;&#160;&#160;(20)</td></tr>
<tr class="separator:a28e0bd26789e64f72cb904b72264676b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab60fff0e718c8d3b8d9cef5255651cb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab60fff0e718c8d3b8d9cef5255651cb9">CHAN_CTRL_RNSSFD</a>&#160;&#160;&#160;0x00200000UL    /* Bit 21 Non-standard SFD in the receiver */</td></tr>
<tr class="separator:ab60fff0e718c8d3b8d9cef5255651cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9912f826f42b2bc25b3ffc3b867a133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab9912f826f42b2bc25b3ffc3b867a133">CHAN_CTRL_RNSSFD_SHIFT</a>&#160;&#160;&#160;(21)</td></tr>
<tr class="separator:ab9912f826f42b2bc25b3ffc3b867a133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95ebe5a762ac24f66af7fdec5cd71a5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a95ebe5a762ac24f66af7fdec5cd71a5b">REG_20_ID_RESERVED</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:a95ebe5a762ac24f66af7fdec5cd71a5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register 0x20.  <a href="#a95ebe5a762ac24f66af7fdec5cd71a5b">More...</a><br /></td></tr>
<tr class="separator:a95ebe5a762ac24f66af7fdec5cd71a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae565af3d75091a4594000082f94972d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae565af3d75091a4594000082f94972d8">USR_SFD_ID</a>&#160;&#160;&#160;0x21            /* User-specified short/long TX/RX SFD sequences */</td></tr>
<tr class="memdesc:ae565af3d75091a4594000082f94972d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register USR_SFD Please read User Manual : User defined SFD sequence.  <a href="#ae565af3d75091a4594000082f94972d8">More...</a><br /></td></tr>
<tr class="separator:ae565af3d75091a4594000082f94972d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5197776cdba370be6f72f80ab24d45b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a5197776cdba370be6f72f80ab24d45b4">USR_SFD_LEN</a>&#160;&#160;&#160;(41)</td></tr>
<tr class="separator:a5197776cdba370be6f72f80ab24d45b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3942e619c6a960e7edddc52de0ea1822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a3942e619c6a960e7edddc52de0ea1822">REG_22_ID_RESERVED</a>&#160;&#160;&#160;0x22</td></tr>
<tr class="memdesc:a3942e619c6a960e7edddc52de0ea1822"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register.  <a href="#a3942e619c6a960e7edddc52de0ea1822">More...</a><br /></td></tr>
<tr class="separator:a3942e619c6a960e7edddc52de0ea1822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc13b30d26e4a593ff6e095456bf1f1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#adc13b30d26e4a593ff6e095456bf1f1f">AGC_CTRL_ID</a>&#160;&#160;&#160;0x23            /* Automatic Gain Control configuration */</td></tr>
<tr class="memdesc:adc13b30d26e4a593ff6e095456bf1f1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register AGC_CTRL Please take care to write to this register as doing so may cause the DW1000 to malfunction.  <a href="#adc13b30d26e4a593ff6e095456bf1f1f">More...</a><br /></td></tr>
<tr class="separator:adc13b30d26e4a593ff6e095456bf1f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52e40b7c0fcddf03805efe89c8665c25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a52e40b7c0fcddf03805efe89c8665c25">AGC_CTRL_LEN</a>&#160;&#160;&#160;(32)</td></tr>
<tr class="separator:a52e40b7c0fcddf03805efe89c8665c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdb79f7c7d23a8bb38cce35fdaf300b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#abdb79f7c7d23a8bb38cce35fdaf300b1">AGC_CFG_STS_ID</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#adc13b30d26e4a593ff6e095456bf1f1f">AGC_CTRL_ID</a></td></tr>
<tr class="separator:abdb79f7c7d23a8bb38cce35fdaf300b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79be47137b7c4658044ccffeb48416c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a79be47137b7c4658044ccffeb48416c3">AGC_CTRL1_OFFSET</a>&#160;&#160;&#160;(0x02)</td></tr>
<tr class="separator:a79be47137b7c4658044ccffeb48416c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360162316fb5455111499d19f4f28783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a360162316fb5455111499d19f4f28783">AGC_CTRL1_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a360162316fb5455111499d19f4f28783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad29f839a7beb766775ec2972e03ba9f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad29f839a7beb766775ec2972e03ba9f0">AGC_CTRL1_MASK</a>&#160;&#160;&#160;0x0001          /* access mask to AGC configuration and control register */</td></tr>
<tr class="separator:ad29f839a7beb766775ec2972e03ba9f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa029d724b9e14b221d26551eaf70c1f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa029d724b9e14b221d26551eaf70c1f2">AGC_CTRL1_DIS_AM</a>&#160;&#160;&#160;0x0001          /* Disable AGC Measurement. The DIS_AM bit is set by default. */</td></tr>
<tr class="separator:aa029d724b9e14b221d26551eaf70c1f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53fb544ae97c1681df165517fd9509fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a53fb544ae97c1681df165517fd9509fa">AGC_TUNE1_OFFSET</a>&#160;&#160;&#160;(0x04)</td></tr>
<tr class="separator:a53fb544ae97c1681df165517fd9509fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae706dca2b7ceeb205bf162515fa266eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae706dca2b7ceeb205bf162515fa266eb">AGC_TUNE1_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:ae706dca2b7ceeb205bf162515fa266eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a544379e0dfaa239640ed1053c48393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a5a544379e0dfaa239640ed1053c48393">AGC_TUNE1_MASK</a>&#160;&#160;&#160;0xFFFF          /* It is a 16-bit tuning register for the AGC. */</td></tr>
<tr class="separator:a5a544379e0dfaa239640ed1053c48393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f62811af74f309594595c1b6ba2993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a66f62811af74f309594595c1b6ba2993">AGC_TUNE1_16M</a>&#160;&#160;&#160;0x8870</td></tr>
<tr class="separator:a66f62811af74f309594595c1b6ba2993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af953c0c10fbe0428f29f037666a21128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#af953c0c10fbe0428f29f037666a21128">AGC_TUNE1_64M</a>&#160;&#160;&#160;0x889B</td></tr>
<tr class="separator:af953c0c10fbe0428f29f037666a21128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1377f7cc8b55a125b196d44e7a06c00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#af1377f7cc8b55a125b196d44e7a06c00">AGC_TUNE2_OFFSET</a>&#160;&#160;&#160;(0x0C)</td></tr>
<tr class="separator:af1377f7cc8b55a125b196d44e7a06c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71d0c6a9bbc22acb52df28ba3d83e06a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a71d0c6a9bbc22acb52df28ba3d83e06a">AGC_TUNE2_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a71d0c6a9bbc22acb52df28ba3d83e06a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5ed4d9fae03e7a4518f3efc1cb945d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ac5ed4d9fae03e7a4518f3efc1cb945d6">AGC_TUNE2_MASK</a>&#160;&#160;&#160;0xFFFFFFFFUL</td></tr>
<tr class="separator:ac5ed4d9fae03e7a4518f3efc1cb945d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67ae31369241e086d5f37000e8e1baaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a67ae31369241e086d5f37000e8e1baaf">AGC_TUNE2_VAL</a>&#160;&#160;&#160;0X2502A907UL</td></tr>
<tr class="separator:a67ae31369241e086d5f37000e8e1baaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af173ebe2ec472c031a6626267ca657a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#af173ebe2ec472c031a6626267ca657a1">AGC_TUNE3_OFFSET</a>&#160;&#160;&#160;(0x12)</td></tr>
<tr class="separator:af173ebe2ec472c031a6626267ca657a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc2f0574b4df48e43f43ecfe0495c0ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#acc2f0574b4df48e43f43ecfe0495c0ac">AGC_TUNE3_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:acc2f0574b4df48e43f43ecfe0495c0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecded8a6981d2582fe4d51d9df005239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aecded8a6981d2582fe4d51d9df005239">AGC_TUNE3_MASK</a>&#160;&#160;&#160;0xFFFF</td></tr>
<tr class="separator:aecded8a6981d2582fe4d51d9df005239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85e71404a9a6fcb6fd3a703a1384e60e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a85e71404a9a6fcb6fd3a703a1384e60e">AGC_TUNE3_VAL</a>&#160;&#160;&#160;0X0055</td></tr>
<tr class="separator:a85e71404a9a6fcb6fd3a703a1384e60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c33b5ff976992c271e303c5c815ca74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a0c33b5ff976992c271e303c5c815ca74">AGC_STAT1_OFFSET</a>&#160;&#160;&#160;(0x1E)</td></tr>
<tr class="separator:a0c33b5ff976992c271e303c5c815ca74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa059625223f1c93e7a8f3e0a2efdc519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa059625223f1c93e7a8f3e0a2efdc519">AGC_STAT1_LEN</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:aa059625223f1c93e7a8f3e0a2efdc519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5b256aac9fcf0dd4165ce32d1b66f1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa5b256aac9fcf0dd4165ce32d1b66f1a">AGC_STAT1_MASK</a>&#160;&#160;&#160;0x0FFFFF</td></tr>
<tr class="separator:aa5b256aac9fcf0dd4165ce32d1b66f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc8d16853a3bfd51f4e7397b3367ba92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#afc8d16853a3bfd51f4e7397b3367ba92">AGC_STAT1_EDG1_MASK</a>&#160;&#160;&#160;0x0007C0        /* This 5-bit gain value relates to input noise power measurement. */</td></tr>
<tr class="separator:afc8d16853a3bfd51f4e7397b3367ba92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2a4cedf1d7834c6f54a7471cbac9a39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae2a4cedf1d7834c6f54a7471cbac9a39">AGC_STAT1_EDG2_MASK</a>&#160;&#160;&#160;0x0FF800        /* This 9-bit value relates to the input noise power measurement. */</td></tr>
<tr class="separator:ae2a4cedf1d7834c6f54a7471cbac9a39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64622dd183f6b30f00b672e307637fc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a64622dd183f6b30f00b672e307637fc5">EXT_SYNC_ID</a>&#160;&#160;&#160;0x24            /* External synchronisation control */</td></tr>
<tr class="memdesc:a64622dd183f6b30f00b672e307637fc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register EXT_SYNC.  <a href="#a64622dd183f6b30f00b672e307637fc5">More...</a><br /></td></tr>
<tr class="separator:a64622dd183f6b30f00b672e307637fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9de7821aaab38e7dc5c59b511cb06f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a9de7821aaab38e7dc5c59b511cb06f04">EXT_SYNC_LEN</a>&#160;&#160;&#160;(12)</td></tr>
<tr class="separator:a9de7821aaab38e7dc5c59b511cb06f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae387a95682925af3d85811debb9a9deb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae387a95682925af3d85811debb9a9deb">EC_CTRL_OFFSET</a>&#160;&#160;&#160;(0x00)</td></tr>
<tr class="separator:ae387a95682925af3d85811debb9a9deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51c1b66351b1b1d837675a39ce69f3cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a51c1b66351b1b1d837675a39ce69f3cf">EC_CTRL_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a51c1b66351b1b1d837675a39ce69f3cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4c125dba3af551a53f99fdead682ce3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ac4c125dba3af551a53f99fdead682ce3">EC_CTRL_MASK</a>&#160;&#160;&#160;0x00000FFBUL    /* sub-register 0x00 is the External clock synchronisation counter configuration register */</td></tr>
<tr class="separator:ac4c125dba3af551a53f99fdead682ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab10edc82f84aa9b8e606fd28cbc814b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab10edc82f84aa9b8e606fd28cbc814b0">EC_CTRL_OSTSM</a>&#160;&#160;&#160;0x00000001UL    /* External transmit synchronisation mode enable */</td></tr>
<tr class="separator:ab10edc82f84aa9b8e606fd28cbc814b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5ef98ccb4256ca95dd1d82969c2ce32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae5ef98ccb4256ca95dd1d82969c2ce32">EC_CTRL_OSRSM</a>&#160;&#160;&#160;0x00000002UL    /* External receive synchronisation mode enable */</td></tr>
<tr class="separator:ae5ef98ccb4256ca95dd1d82969c2ce32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63b90d34bff80c53f7fb9a9c0d853416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a63b90d34bff80c53f7fb9a9c0d853416">EC_CTRL_PLLLCK</a>&#160;&#160;&#160;0x04            /* PLL lock detect enable */</td></tr>
<tr class="separator:a63b90d34bff80c53f7fb9a9c0d853416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3e34bdba4efe80254f2c76eb0e64ea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad3e34bdba4efe80254f2c76eb0e64ea0">EC_CTRL_OSTRM</a>&#160;&#160;&#160;0x00000800UL    /* External timebase reset mode enable */</td></tr>
<tr class="separator:ad3e34bdba4efe80254f2c76eb0e64ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee56ce64ac9c1bdf797722746bcb363a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aee56ce64ac9c1bdf797722746bcb363a">EC_CTRL_WAIT_MASK</a>&#160;&#160;&#160;0x000007F8UL    /* Wait counter used for external transmit synchronisation and external timebase reset */</td></tr>
<tr class="separator:aee56ce64ac9c1bdf797722746bcb363a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a944fcba8fad02674572defcfcab42de2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a944fcba8fad02674572defcfcab42de2">EC_RXTC_OFFSET</a>&#160;&#160;&#160;(0x04)</td></tr>
<tr class="separator:a944fcba8fad02674572defcfcab42de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af99c72e0f1a569dc609f3051ec718cd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#af99c72e0f1a569dc609f3051ec718cd4">EC_RXTC_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:af99c72e0f1a569dc609f3051ec718cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f9c3307f0b17446bdd0e66b7c369610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a6f9c3307f0b17446bdd0e66b7c369610">EC_RXTC_MASK</a>&#160;&#160;&#160;0xFFFFFFFFUL    /* External clock synchronisation counter captured on RMARKER */</td></tr>
<tr class="separator:a6f9c3307f0b17446bdd0e66b7c369610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061d9fc7cbde9cbd52605052cdacbb83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a061d9fc7cbde9cbd52605052cdacbb83">EC_GOLP</a>&#160;&#160;&#160;(0x08)</td></tr>
<tr class="separator:a061d9fc7cbde9cbd52605052cdacbb83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cd3c5aaf495b636ad67f0123de3b3d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a8cd3c5aaf495b636ad67f0123de3b3d5">EC_GOLP_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a8cd3c5aaf495b636ad67f0123de3b3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b31072a8e5b1437a97311d65d95d689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a0b31072a8e5b1437a97311d65d95d689">EC_GOLP_MASK</a>&#160;&#160;&#160;0x0000003FUL    /* sub-register 0x08 is the External clock offset to first path 1 GHz counter, EC_GOLP */</td></tr>
<tr class="separator:a0b31072a8e5b1437a97311d65d95d689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6ded3470d4c16ea332eaf61988393be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab6ded3470d4c16ea332eaf61988393be">EC_GOLP_OFFSET_EXT_MASK</a>&#160;&#160;&#160;0x0000003FUL    /* This register contains the 1 GHz count from the arrival of the RMARKER and the next edge of the external clock. */</td></tr>
<tr class="separator:ab6ded3470d4c16ea332eaf61988393be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c85fa05050ad44ea5051eb88761595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab1c85fa05050ad44ea5051eb88761595">ACC_MEM_ID</a>&#160;&#160;&#160;0x25            /* Read access to accumulator data */</td></tr>
<tr class="memdesc:ab1c85fa05050ad44ea5051eb88761595"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register ACC_MEM.  <a href="#ab1c85fa05050ad44ea5051eb88761595">More...</a><br /></td></tr>
<tr class="separator:ab1c85fa05050ad44ea5051eb88761595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1efb43e72e48328820488d31ab1047a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a1efb43e72e48328820488d31ab1047a0">ACC_MEM_LEN</a>&#160;&#160;&#160;(4064)</td></tr>
<tr class="separator:a1efb43e72e48328820488d31ab1047a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88bfc74e04ac481875698053022132ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a88bfc74e04ac481875698053022132ea">GPIO_CTRL_ID</a>&#160;&#160;&#160;0x26            /* Peripheral register bus 1 access - GPIO control */</td></tr>
<tr class="memdesc:a88bfc74e04ac481875698053022132ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register GPIO_CTRL.  <a href="#a88bfc74e04ac481875698053022132ea">More...</a><br /></td></tr>
<tr class="separator:a88bfc74e04ac481875698053022132ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acab18443904f4bff506c0578473cb235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#acab18443904f4bff506c0578473cb235">GPIO_CTRL_LEN</a>&#160;&#160;&#160;(44)</td></tr>
<tr class="separator:acab18443904f4bff506c0578473cb235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2a5bbbcb74757aecf837db663892f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa2a5bbbcb74757aecf837db663892f63">GPIO_MODE_OFFSET</a>&#160;&#160;&#160;0x00            /* sub-register 0x00 is the GPIO Mode Control Register */</td></tr>
<tr class="separator:aa2a5bbbcb74757aecf837db663892f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a286f8631b54316de0b5b2ee2c1786828"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a286f8631b54316de0b5b2ee2c1786828">GPIO_MODE_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a286f8631b54316de0b5b2ee2c1786828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60078f74d184e10418a0e1d074d6dd43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a60078f74d184e10418a0e1d074d6dd43">GPIO_MODE_MASK</a>&#160;&#160;&#160;0x00FFFFC0UL</td></tr>
<tr class="separator:a60078f74d184e10418a0e1d074d6dd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d355ec017c23e02d5d5c7d4456e0083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a2d355ec017c23e02d5d5c7d4456e0083">GPIO_MSGP0_MASK</a>&#160;&#160;&#160;0x000000C0UL    /* Mode Selection for GPIO0/RXOKLED */</td></tr>
<tr class="separator:a2d355ec017c23e02d5d5c7d4456e0083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81b170f3d18b4f7ab8b4f9d8b8f2551b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a81b170f3d18b4f7ab8b4f9d8b8f2551b">GPIO_MSGP1_MASK</a>&#160;&#160;&#160;0x00000300UL    /* Mode Selection for GPIO1/SFDLED */</td></tr>
<tr class="separator:a81b170f3d18b4f7ab8b4f9d8b8f2551b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a942472d1babb156c35768e01c91a50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a9a942472d1babb156c35768e01c91a50">GPIO_MSGP2_MASK</a>&#160;&#160;&#160;0x00000C00UL    /* Mode Selection for GPIO2/RXLED */</td></tr>
<tr class="separator:a9a942472d1babb156c35768e01c91a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a492dea1906ecabf34d3ce69e56df58d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a492dea1906ecabf34d3ce69e56df58d6">GPIO_MSGP3_MASK</a>&#160;&#160;&#160;0x00003000UL    /* Mode Selection for GPIO3/TXLED */</td></tr>
<tr class="separator:a492dea1906ecabf34d3ce69e56df58d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb51891ef95d9080a55e628bceba7552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aeb51891ef95d9080a55e628bceba7552">GPIO_MSGP4_MASK</a>&#160;&#160;&#160;0x0000C000UL    /* Mode Selection for GPIO4/EXTPA */</td></tr>
<tr class="separator:aeb51891ef95d9080a55e628bceba7552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc3be4e39f325bdc3ec43549fe871131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#abc3be4e39f325bdc3ec43549fe871131">GPIO_MSGP5_MASK</a>&#160;&#160;&#160;0x00030000UL    /* Mode Selection for GPIO5/EXTTXE */</td></tr>
<tr class="separator:abc3be4e39f325bdc3ec43549fe871131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4212ab0a5860a84d1c597ebf8800eb45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a4212ab0a5860a84d1c597ebf8800eb45">GPIO_MSGP6_MASK</a>&#160;&#160;&#160;0x000C0000UL    /* Mode Selection for GPIO6/EXTRXE */</td></tr>
<tr class="separator:a4212ab0a5860a84d1c597ebf8800eb45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52313189e523a949daf25ea94b61fa1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a52313189e523a949daf25ea94b61fa1f">GPIO_MSGP7_MASK</a>&#160;&#160;&#160;0x00300000UL    /* Mode Selection for SYNC/GPIO7 */</td></tr>
<tr class="separator:a52313189e523a949daf25ea94b61fa1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afed0a8eda4af2308942bd5f0c7db2b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#afed0a8eda4af2308942bd5f0c7db2b6e">GPIO_MSGP8_MASK</a>&#160;&#160;&#160;0x00C00000UL    /* Mode Selection for IRQ/GPIO8 */</td></tr>
<tr class="separator:afed0a8eda4af2308942bd5f0c7db2b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6509c1dc3519db97830cbc7a8f616050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a6509c1dc3519db97830cbc7a8f616050">GPIO_PIN5_EXTTXE</a>&#160;&#160;&#160;0x00010000UL	/* The pin operates as the EXTTXE output */</td></tr>
<tr class="separator:a6509c1dc3519db97830cbc7a8f616050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17a35a731224321ead189645b6d4bbc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a17a35a731224321ead189645b6d4bbc6">GPIO_PIN6_EXTRXE</a>&#160;&#160;&#160;0x00040000UL	/* The pin operates as the EXTRXE output */</td></tr>
<tr class="separator:a17a35a731224321ead189645b6d4bbc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6274b5574f6bad17120789c3797383b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab6274b5574f6bad17120789c3797383b">GPIO_LNA_byte_no</a>&#160;&#160;&#160;(2)				/* byte offset <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> LNA drive */</td></tr>
<tr class="separator:ab6274b5574f6bad17120789c3797383b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb609995a7c8abe5daca5d463dfb1862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#adb609995a7c8abe5daca5d463dfb1862">GPIO_PIN5_EXTTXE_8</a>&#160;&#160;&#160;0x01			/* The pin operates as the EXTTXE output. byte */</td></tr>
<tr class="separator:adb609995a7c8abe5daca5d463dfb1862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77353b21876b56439ed438b10896286b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a77353b21876b56439ed438b10896286b">GPIO_PIN6_EXTRXE_8</a>&#160;&#160;&#160;0x04			/* The pin operates as the EXTRXE output. byte */</td></tr>
<tr class="separator:a77353b21876b56439ed438b10896286b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ed8ddd4e8f61e0f566c4a1a13c52148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a4ed8ddd4e8f61e0f566c4a1a13c52148">GPIO_DIR_OFFSET</a>&#160;&#160;&#160;0x08            /* sub-register 0x08 is the GPIO Direction Control Register */</td></tr>
<tr class="separator:a4ed8ddd4e8f61e0f566c4a1a13c52148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a481b2d8e32283f3f315cf714d1cb1e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a481b2d8e32283f3f315cf714d1cb1e3b">GPIO_DIR_LEN</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:a481b2d8e32283f3f315cf714d1cb1e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36129b624680f3e1eb6002daa3eda61d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a36129b624680f3e1eb6002daa3eda61d">GPIO_DIR_MASK</a>&#160;&#160;&#160;0x0011FFFFUL</td></tr>
<tr class="separator:a36129b624680f3e1eb6002daa3eda61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69b8b5dfbb848f64cffeb005670efe6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a69b8b5dfbb848f64cffeb005670efe6c">GxP0</a>&#160;&#160;&#160;0x00000001UL    /* GPIO0 Only changed if the GxM0 mask bit has a value of 1 for the write operation*/</td></tr>
<tr class="separator:a69b8b5dfbb848f64cffeb005670efe6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab39d1ba5d69de4526508705086a82be1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab39d1ba5d69de4526508705086a82be1">GxP1</a>&#160;&#160;&#160;0x00000002UL    /* GPIO1. (See GDP0). */</td></tr>
<tr class="separator:ab39d1ba5d69de4526508705086a82be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84bfc25766d505bab9d23ad61acaed9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a84bfc25766d505bab9d23ad61acaed9c">GxP2</a>&#160;&#160;&#160;0x00000004UL    /* GPIO2. (See GDP0). */</td></tr>
<tr class="separator:a84bfc25766d505bab9d23ad61acaed9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cca787431e300f7dfefdbea014a1bed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a5cca787431e300f7dfefdbea014a1bed">GxP3</a>&#160;&#160;&#160;0x00000008UL    /* GPIO3. (See GDP0). */</td></tr>
<tr class="separator:a5cca787431e300f7dfefdbea014a1bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdb56f95b62986996764d0313c0c4ba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#afdb56f95b62986996764d0313c0c4ba0">GxP4</a>&#160;&#160;&#160;0x00000100UL    /* GPIO4. (See GDP0). */</td></tr>
<tr class="separator:afdb56f95b62986996764d0313c0c4ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5da6b0490a7227244c817546cdd7d9e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a5da6b0490a7227244c817546cdd7d9e3">GxP5</a>&#160;&#160;&#160;0x00000200UL    /* GPIO5. (See GDP0). */</td></tr>
<tr class="separator:a5da6b0490a7227244c817546cdd7d9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a222c3167602df3782fd630d65888697b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a222c3167602df3782fd630d65888697b">GxP6</a>&#160;&#160;&#160;0x00000400UL    /* GPIO6. (See GDP0). */</td></tr>
<tr class="separator:a222c3167602df3782fd630d65888697b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a196e9fec399df8d774159e29688ef28a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a196e9fec399df8d774159e29688ef28a">GxP7</a>&#160;&#160;&#160;0x00000800UL    /* GPIO7. (See GDP0). */</td></tr>
<tr class="separator:a196e9fec399df8d774159e29688ef28a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9f25b11f702811ca028c81517c8ad09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad9f25b11f702811ca028c81517c8ad09">GxP8</a>&#160;&#160;&#160;0x00010000UL    /* GPIO8 */</td></tr>
<tr class="separator:ad9f25b11f702811ca028c81517c8ad09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a189cf791e21a5e9018c10e23a5c4ba19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a189cf791e21a5e9018c10e23a5c4ba19">GxM0</a>&#160;&#160;&#160;0x00000010UL    /* Mask for GPIO0 */</td></tr>
<tr class="separator:a189cf791e21a5e9018c10e23a5c4ba19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66e2dc2d0b12299a5aa2cc9e7c4d5c64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a66e2dc2d0b12299a5aa2cc9e7c4d5c64">GxM1</a>&#160;&#160;&#160;0x00000020UL    /* Mask for GPIO1. (See GDM0). */</td></tr>
<tr class="separator:a66e2dc2d0b12299a5aa2cc9e7c4d5c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35441d471b7966fec90a42cda5cc995c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a35441d471b7966fec90a42cda5cc995c">GxM2</a>&#160;&#160;&#160;0x00000040UL    /* Mask for GPIO2. (See GDM0). */</td></tr>
<tr class="separator:a35441d471b7966fec90a42cda5cc995c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40250b7e0083b06a1bb10022d8c7ddb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a40250b7e0083b06a1bb10022d8c7ddb8">GxM3</a>&#160;&#160;&#160;0x00000080UL    /* Mask for GPIO3. (See GDM0). */</td></tr>
<tr class="separator:a40250b7e0083b06a1bb10022d8c7ddb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3af8e2ca18874d7bfa16d02b4fa9c568"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a3af8e2ca18874d7bfa16d02b4fa9c568">GxM4</a>&#160;&#160;&#160;0x00001000UL    /* Mask for GPIO4. (See GDM0). */</td></tr>
<tr class="separator:a3af8e2ca18874d7bfa16d02b4fa9c568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb85bd8b19159946d8486e35c55222b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#acb85bd8b19159946d8486e35c55222b5">GxM5</a>&#160;&#160;&#160;0x00002000UL    /* Mask for GPIO5. (See GDM0). */</td></tr>
<tr class="separator:acb85bd8b19159946d8486e35c55222b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a278f57a5992323e6b1419d8e97039164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a278f57a5992323e6b1419d8e97039164">GxM6</a>&#160;&#160;&#160;0x00004000UL    /* Mask for GPIO6. (See GDM0). */</td></tr>
<tr class="separator:a278f57a5992323e6b1419d8e97039164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37a58f7ffcc26405b5ebb3b0e56e26d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a37a58f7ffcc26405b5ebb3b0e56e26d0">GxM7</a>&#160;&#160;&#160;0x00008000UL    /* Mask for GPIO7. (See GDM0). */</td></tr>
<tr class="separator:a37a58f7ffcc26405b5ebb3b0e56e26d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa2388a5181811ca5426c41b1bfda9fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#afa2388a5181811ca5426c41b1bfda9fd">GxM8</a>&#160;&#160;&#160;0x00100000UL    /* Mask for GPIO8. (See GDM0). */</td></tr>
<tr class="separator:afa2388a5181811ca5426c41b1bfda9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7cbc79764041951078b3b433ba0bcf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae7cbc79764041951078b3b433ba0bcf0">GDP0</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a69b8b5dfbb848f64cffeb005670efe6c">GxP0</a>    /* Direction Selection <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> GPIO0. 1 = input, 0 = output. Only changed <a class="el" href="serial_8cpp.html#a20c1e3e3859df1c8b9c6649da37ff62e">if</a> the <a class="el" href="dw1000__regs_8h.html#aad92849c77c882448049b005b4107edb">GDM0</a> mask bit has a value of 1 <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> the write operation*/</td></tr>
<tr class="separator:ae7cbc79764041951078b3b433ba0bcf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7505f411cd955292419483bb7741fa6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a7505f411cd955292419483bb7741fa6a">GDP1</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ab39d1ba5d69de4526508705086a82be1">GxP1</a>    /* Direction Selection <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> GPIO1. (See <a class="el" href="dw1000__regs_8h.html#ae7cbc79764041951078b3b433ba0bcf0">GDP0</a>). */</td></tr>
<tr class="separator:a7505f411cd955292419483bb7741fa6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1ce5567d83ab2803dffb22105198f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa1ce5567d83ab2803dffb22105198f86">GDP2</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a84bfc25766d505bab9d23ad61acaed9c">GxP2</a>    /* Direction Selection <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> GPIO2. (See <a class="el" href="dw1000__regs_8h.html#ae7cbc79764041951078b3b433ba0bcf0">GDP0</a>). */</td></tr>
<tr class="separator:aa1ce5567d83ab2803dffb22105198f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dbe7adb39f3a94917b5f5c73c6ee112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a3dbe7adb39f3a94917b5f5c73c6ee112">GDP3</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a5cca787431e300f7dfefdbea014a1bed">GxP3</a>    /* Direction Selection <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> GPIO3. (See <a class="el" href="dw1000__regs_8h.html#ae7cbc79764041951078b3b433ba0bcf0">GDP0</a>). */</td></tr>
<tr class="separator:a3dbe7adb39f3a94917b5f5c73c6ee112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa277f3ad18263637ba05c90f65d9bb66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa277f3ad18263637ba05c90f65d9bb66">GDP4</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#afdb56f95b62986996764d0313c0c4ba0">GxP4</a>    /* Direction Selection <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> GPIO4. (See <a class="el" href="dw1000__regs_8h.html#ae7cbc79764041951078b3b433ba0bcf0">GDP0</a>). */</td></tr>
<tr class="separator:aa277f3ad18263637ba05c90f65d9bb66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a222de5d6321efe0b4cf64426eb766de9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a222de5d6321efe0b4cf64426eb766de9">GDP5</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a5da6b0490a7227244c817546cdd7d9e3">GxP5</a>    /* Direction Selection <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> GPIO5. (See <a class="el" href="dw1000__regs_8h.html#ae7cbc79764041951078b3b433ba0bcf0">GDP0</a>). */</td></tr>
<tr class="separator:a222de5d6321efe0b4cf64426eb766de9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad400a5127d238b8aa00dca9aae507f72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad400a5127d238b8aa00dca9aae507f72">GDP6</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a222c3167602df3782fd630d65888697b">GxP6</a>    /* Direction Selection <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> GPIO6. (See <a class="el" href="dw1000__regs_8h.html#ae7cbc79764041951078b3b433ba0bcf0">GDP0</a>). */</td></tr>
<tr class="separator:ad400a5127d238b8aa00dca9aae507f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ad292cf8686dc0ffab762e99989bfd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a5ad292cf8686dc0ffab762e99989bfd4">GDP7</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a196e9fec399df8d774159e29688ef28a">GxP7</a>    /* Direction Selection <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> GPIO7. (See <a class="el" href="dw1000__regs_8h.html#ae7cbc79764041951078b3b433ba0bcf0">GDP0</a>). */</td></tr>
<tr class="separator:a5ad292cf8686dc0ffab762e99989bfd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08696a16977a53c26615cec37bca2b61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a08696a16977a53c26615cec37bca2b61">GDP8</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ad9f25b11f702811ca028c81517c8ad09">GxP8</a>    /* Direction Selection <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> GPIO8 */</td></tr>
<tr class="separator:a08696a16977a53c26615cec37bca2b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad92849c77c882448049b005b4107edb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aad92849c77c882448049b005b4107edb">GDM0</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a189cf791e21a5e9018c10e23a5c4ba19">GxM0</a>    /* Mask <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> setting the direction of GPIO0 */</td></tr>
<tr class="separator:aad92849c77c882448049b005b4107edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6753f40f60f7630b5db24071b0273e1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a6753f40f60f7630b5db24071b0273e1d">GDM1</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a66e2dc2d0b12299a5aa2cc9e7c4d5c64">GxM1</a>    /* Mask <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> setting the direction of GPIO1. (See <a class="el" href="dw1000__regs_8h.html#aad92849c77c882448049b005b4107edb">GDM0</a>). */</td></tr>
<tr class="separator:a6753f40f60f7630b5db24071b0273e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60e12617aba3430891a06fe0fdd1a3f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a60e12617aba3430891a06fe0fdd1a3f7">GDM2</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a35441d471b7966fec90a42cda5cc995c">GxM2</a>    /* Mask <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> setting the direction of GPIO2. (See <a class="el" href="dw1000__regs_8h.html#aad92849c77c882448049b005b4107edb">GDM0</a>). */</td></tr>
<tr class="separator:a60e12617aba3430891a06fe0fdd1a3f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b352770636360165384516edfd395bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a9b352770636360165384516edfd395bb">GDM3</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a40250b7e0083b06a1bb10022d8c7ddb8">GxM3</a>    /* Mask <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> setting the direction of GPIO3. (See <a class="el" href="dw1000__regs_8h.html#aad92849c77c882448049b005b4107edb">GDM0</a>). */</td></tr>
<tr class="separator:a9b352770636360165384516edfd395bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f3aede758d1af8d99c69cb9bff4a5bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a8f3aede758d1af8d99c69cb9bff4a5bd">GDM4</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a3af8e2ca18874d7bfa16d02b4fa9c568">GxM4</a>    /* Mask <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> setting the direction of GPIO4. (See <a class="el" href="dw1000__regs_8h.html#aad92849c77c882448049b005b4107edb">GDM0</a>). */</td></tr>
<tr class="separator:a8f3aede758d1af8d99c69cb9bff4a5bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91e81bb4a8ad96adebc55bd532477899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a91e81bb4a8ad96adebc55bd532477899">GDM5</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#acb85bd8b19159946d8486e35c55222b5">GxM5</a>    /* Mask <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> setting the direction of GPIO5. (See <a class="el" href="dw1000__regs_8h.html#aad92849c77c882448049b005b4107edb">GDM0</a>). */</td></tr>
<tr class="separator:a91e81bb4a8ad96adebc55bd532477899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7009bc97cea75aa7febd8bb758eee408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a7009bc97cea75aa7febd8bb758eee408">GDM6</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a278f57a5992323e6b1419d8e97039164">GxM6</a>    /* Mask <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> setting the direction of GPIO6. (See <a class="el" href="dw1000__regs_8h.html#aad92849c77c882448049b005b4107edb">GDM0</a>). */</td></tr>
<tr class="separator:a7009bc97cea75aa7febd8bb758eee408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7d9b437ab1a0eb6f2a42dbe82eefdf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ac7d9b437ab1a0eb6f2a42dbe82eefdf4">GDM7</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a37a58f7ffcc26405b5ebb3b0e56e26d0">GxM7</a>    /* Mask <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> setting the direction of GPIO7. (See <a class="el" href="dw1000__regs_8h.html#aad92849c77c882448049b005b4107edb">GDM0</a>). */</td></tr>
<tr class="separator:ac7d9b437ab1a0eb6f2a42dbe82eefdf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9de9a77e71d3bbd09903be3819b7ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab9de9a77e71d3bbd09903be3819b7ae3">GDM8</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#afa2388a5181811ca5426c41b1bfda9fd">GxM8</a>    /* Mask <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> setting the direction of GPIO8. (See <a class="el" href="dw1000__regs_8h.html#aad92849c77c882448049b005b4107edb">GDM0</a>). */</td></tr>
<tr class="separator:ab9de9a77e71d3bbd09903be3819b7ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c825f11ac92175acb6245bbb9803e00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a2c825f11ac92175acb6245bbb9803e00">GPIO_DOUT_OFFSET</a>&#160;&#160;&#160;0x0C            /* sub-register 0x0C is the GPIO data output register. */</td></tr>
<tr class="separator:a2c825f11ac92175acb6245bbb9803e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1274d2c19e0b67a33f8aa7d6f560397"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa1274d2c19e0b67a33f8aa7d6f560397">GPIO_DOUT_LEN</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:aa1274d2c19e0b67a33f8aa7d6f560397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80cc2a32f391e75dbfe3a925b6ce6e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a80cc2a32f391e75dbfe3a925b6ce6e92">GPIO_DOUT_MASK</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a36129b624680f3e1eb6002daa3eda61d">GPIO_DIR_MASK</a></td></tr>
<tr class="separator:a80cc2a32f391e75dbfe3a925b6ce6e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4c5dea172d30c303df5c9ad2b42dfab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab4c5dea172d30c303df5c9ad2b42dfab">GPIO_IRQE_OFFSET</a>&#160;&#160;&#160;0x10            /* sub-register 0x10 is the GPIO interrupt enable register */</td></tr>
<tr class="separator:ab4c5dea172d30c303df5c9ad2b42dfab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6220c5d7cb9e3c4fd03c5537f3daaa5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a6220c5d7cb9e3c4fd03c5537f3daaa5a">GPIO_IRQE_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a6220c5d7cb9e3c4fd03c5537f3daaa5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16ccbc6b3eb8a213df3b004375cf3e4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a16ccbc6b3eb8a213df3b004375cf3e4e">GPIO_IRQE_MASK</a>&#160;&#160;&#160;0x000001FFUL</td></tr>
<tr class="separator:a16ccbc6b3eb8a213df3b004375cf3e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ee3ab4b925defc7f1ea811c8eba85cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a7ee3ab4b925defc7f1ea811c8eba85cc">GIRQx0</a>&#160;&#160;&#160;0x00000001UL    /* IRQ bit0 */</td></tr>
<tr class="separator:a7ee3ab4b925defc7f1ea811c8eba85cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80a473527dfeb47e90b38b06cb41254e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a80a473527dfeb47e90b38b06cb41254e">GIRQx1</a>&#160;&#160;&#160;0x00000002UL    /* IRQ bit1 */</td></tr>
<tr class="separator:a80a473527dfeb47e90b38b06cb41254e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97052f5b97670a11ec6b49424efb01b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a97052f5b97670a11ec6b49424efb01b9">GIRQx2</a>&#160;&#160;&#160;0x00000004UL    /* IRQ bit2 */</td></tr>
<tr class="separator:a97052f5b97670a11ec6b49424efb01b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2719b23fd0157c80df9be9fe8eb7e6e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a2719b23fd0157c80df9be9fe8eb7e6e2">GIRQx3</a>&#160;&#160;&#160;0x00000008UL    /* IRQ bit3 */</td></tr>
<tr class="separator:a2719b23fd0157c80df9be9fe8eb7e6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad55183d049649a9aa76b05db32fa7b37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad55183d049649a9aa76b05db32fa7b37">GIRQx4</a>&#160;&#160;&#160;0x00000010UL    /* IRQ bit4 */</td></tr>
<tr class="separator:ad55183d049649a9aa76b05db32fa7b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e984be8ba0d02be4a4bd153d7f4a377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a0e984be8ba0d02be4a4bd153d7f4a377">GIRQx5</a>&#160;&#160;&#160;0x00000020UL    /* IRQ bit5 */</td></tr>
<tr class="separator:a0e984be8ba0d02be4a4bd153d7f4a377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b4a6e52079fea6f76dab36e0efe3b16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a2b4a6e52079fea6f76dab36e0efe3b16">GIRQx6</a>&#160;&#160;&#160;0x00000040UL    /* IRQ bit6 */</td></tr>
<tr class="separator:a2b4a6e52079fea6f76dab36e0efe3b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9054c974088c3f03c3a5bbf84b5666a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae9054c974088c3f03c3a5bbf84b5666a">GIRQx7</a>&#160;&#160;&#160;0x00000080UL    /* IRQ bit7 */</td></tr>
<tr class="separator:ae9054c974088c3f03c3a5bbf84b5666a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf480fc9bd24f6b8bb202eca2903d9af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aaf480fc9bd24f6b8bb202eca2903d9af">GIRQx8</a>&#160;&#160;&#160;0x00000100UL    /* IRQ bit8 */</td></tr>
<tr class="separator:aaf480fc9bd24f6b8bb202eca2903d9af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b56f982471e6cf2c34ae542f76deebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a0b56f982471e6cf2c34ae542f76deebf">GIRQE0</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a7ee3ab4b925defc7f1ea811c8eba85cc">GIRQx0</a>  /* <a class="el" href="group___device___peripheral___registers___d_a14680_b_a.html#ga1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a> IRQ Enable <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> GPIO0 input. Value 1 = enable, 0 = disable*/</td></tr>
<tr class="separator:a0b56f982471e6cf2c34ae542f76deebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae78e3e4cac4027ac46a1a3dbfa852d95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae78e3e4cac4027ac46a1a3dbfa852d95">GIRQE1</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a80a473527dfeb47e90b38b06cb41254e">GIRQx1</a>  /*  */</td></tr>
<tr class="separator:ae78e3e4cac4027ac46a1a3dbfa852d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff792a73ebb18326023a192171b73e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a9ff792a73ebb18326023a192171b73e4">GIRQE2</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a97052f5b97670a11ec6b49424efb01b9">GIRQx2</a>  /*  */</td></tr>
<tr class="separator:a9ff792a73ebb18326023a192171b73e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8f7aaffbfe42726757a7a24d06eb616"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa8f7aaffbfe42726757a7a24d06eb616">GIRQE3</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a2719b23fd0157c80df9be9fe8eb7e6e2">GIRQx3</a>  /*  */</td></tr>
<tr class="separator:aa8f7aaffbfe42726757a7a24d06eb616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b0ddc2a70e336976b32c28c527df1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab2b0ddc2a70e336976b32c28c527df1c">GIRQE4</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ad55183d049649a9aa76b05db32fa7b37">GIRQx4</a>  /*  */</td></tr>
<tr class="separator:ab2b0ddc2a70e336976b32c28c527df1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d7eb3e5c482bb72e1a60bf2b677cfff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a5d7eb3e5c482bb72e1a60bf2b677cfff">GIRQE5</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a0e984be8ba0d02be4a4bd153d7f4a377">GIRQx5</a>  /*  */</td></tr>
<tr class="separator:a5d7eb3e5c482bb72e1a60bf2b677cfff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaab850535a3341e5faefe0fd2c79cc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#abaab850535a3341e5faefe0fd2c79cc9">GIRQE6</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a2b4a6e52079fea6f76dab36e0efe3b16">GIRQx6</a>  /*  */</td></tr>
<tr class="separator:abaab850535a3341e5faefe0fd2c79cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a734dee82f92f181e5a2799a2c375abe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a734dee82f92f181e5a2799a2c375abe3">GIRQE7</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ae9054c974088c3f03c3a5bbf84b5666a">GIRQx7</a>  /*  */</td></tr>
<tr class="separator:a734dee82f92f181e5a2799a2c375abe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a092d9d7697a52c4c07680305bc1592e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a092d9d7697a52c4c07680305bc1592e2">GIRQE8</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#aaf480fc9bd24f6b8bb202eca2903d9af">GIRQx8</a>  /* Value 1 = enable, 0 = disable */</td></tr>
<tr class="separator:a092d9d7697a52c4c07680305bc1592e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb79f4731d60f9f00adfc8bfb384625b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#acb79f4731d60f9f00adfc8bfb384625b">GPIO_ISEN_OFFSET</a>&#160;&#160;&#160;0x14    /* sub-register 0x14 is the GPIO interrupt sense selection register */</td></tr>
<tr class="separator:acb79f4731d60f9f00adfc8bfb384625b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6cd17b2278a8d164472362707633c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad6cd17b2278a8d164472362707633c75">GPIO_ISEN_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:ad6cd17b2278a8d164472362707633c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41e977ba0ed1e006147ef9dc7b06a082"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a41e977ba0ed1e006147ef9dc7b06a082">GPIO_ISEN_MASK</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a16ccbc6b3eb8a213df3b004375cf3e4e">GPIO_IRQE_MASK</a></td></tr>
<tr class="separator:a41e977ba0ed1e006147ef9dc7b06a082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa42a0a2ebed2d7a5e942d7b7fb7040be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa42a0a2ebed2d7a5e942d7b7fb7040be">GISEN0</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a7ee3ab4b925defc7f1ea811c8eba85cc">GIRQx0</a>  /* <a class="el" href="group___device___peripheral___registers___d_a14680_b_a.html#ga1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a> IRQ Sense selection GPIO0 input. Value 0 = High or Rising-Edge, 1 = Low or falling-edge.*/</td></tr>
<tr class="separator:aa42a0a2ebed2d7a5e942d7b7fb7040be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade2e2d03570ecd64f5ed044049976bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ade2e2d03570ecd64f5ed044049976bfc">GISEN1</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a80a473527dfeb47e90b38b06cb41254e">GIRQx1</a>  /*  */</td></tr>
<tr class="separator:ade2e2d03570ecd64f5ed044049976bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13c6f5036b8ec9c74f6f3fec1066a2ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a13c6f5036b8ec9c74f6f3fec1066a2ad">GISEN2</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a97052f5b97670a11ec6b49424efb01b9">GIRQx2</a>  /*  */</td></tr>
<tr class="separator:a13c6f5036b8ec9c74f6f3fec1066a2ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eaee1d61e52963a69de830457595aa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a3eaee1d61e52963a69de830457595aa8">GISEN3</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a2719b23fd0157c80df9be9fe8eb7e6e2">GIRQx3</a>  /*  */</td></tr>
<tr class="separator:a3eaee1d61e52963a69de830457595aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acab063db845ce493acf82f87f2392075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#acab063db845ce493acf82f87f2392075">GISEN4</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ad55183d049649a9aa76b05db32fa7b37">GIRQx4</a>  /*  */</td></tr>
<tr class="separator:acab063db845ce493acf82f87f2392075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a998dfdeab43b365229410c5ba921dfb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a998dfdeab43b365229410c5ba921dfb0">GISEN5</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a0e984be8ba0d02be4a4bd153d7f4a377">GIRQx5</a>  /*  */</td></tr>
<tr class="separator:a998dfdeab43b365229410c5ba921dfb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa50b37233916e1ba40a1b5730ddb494c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa50b37233916e1ba40a1b5730ddb494c">GISEN6</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a2b4a6e52079fea6f76dab36e0efe3b16">GIRQx6</a>  /*  */</td></tr>
<tr class="separator:aa50b37233916e1ba40a1b5730ddb494c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79964e7e6f5bd1eea57a90e0ffe17597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a79964e7e6f5bd1eea57a90e0ffe17597">GISEN7</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ae9054c974088c3f03c3a5bbf84b5666a">GIRQx7</a>  /*  */</td></tr>
<tr class="separator:a79964e7e6f5bd1eea57a90e0ffe17597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bda37c08f4205fd05fe4dff2ed7f152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a5bda37c08f4205fd05fe4dff2ed7f152">GISEN8</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#aaf480fc9bd24f6b8bb202eca2903d9af">GIRQx8</a>  /* Value 0 = High or Rising-Edge, 1 = Low or falling-edge */</td></tr>
<tr class="separator:a5bda37c08f4205fd05fe4dff2ed7f152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d3d47d2f04ad175c06b9577cf1b1bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#af3d3d47d2f04ad175c06b9577cf1b1bc">GPIO_IMODE_OFFSET</a>&#160;&#160;&#160;0x18    /* sub-register 0x18 is the GPIO interrupt mode selection register */</td></tr>
<tr class="separator:af3d3d47d2f04ad175c06b9577cf1b1bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad77c688981d380e621ac57efe7b59289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad77c688981d380e621ac57efe7b59289">GPIO_IMODE_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:ad77c688981d380e621ac57efe7b59289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f1774f33d120ecc113789ef11b179be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a4f1774f33d120ecc113789ef11b179be">GPIO_IMODE_MASK</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a16ccbc6b3eb8a213df3b004375cf3e4e">GPIO_IRQE_MASK</a></td></tr>
<tr class="separator:a4f1774f33d120ecc113789ef11b179be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55ada8949d4585743e7d2c4ed29000e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a55ada8949d4585743e7d2c4ed29000e7">GIMOD0</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a7ee3ab4b925defc7f1ea811c8eba85cc">GIRQx0</a>  /* <a class="el" href="group___device___peripheral___registers___d_a14680_b_a.html#ga1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a> IRQ Mode selection <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> GPIO0 input. Value 0 = Level sensitive interrupt. Value 1 = Edge triggered interrupt */</td></tr>
<tr class="separator:a55ada8949d4585743e7d2c4ed29000e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bda3bc258fc89d30ab827e651a9b8a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a7bda3bc258fc89d30ab827e651a9b8a0">GIMOD1</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a80a473527dfeb47e90b38b06cb41254e">GIRQx1</a>  /*  */</td></tr>
<tr class="separator:a7bda3bc258fc89d30ab827e651a9b8a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a167ba7f139d8b64588d1d1c86ba6b9c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a167ba7f139d8b64588d1d1c86ba6b9c4">GIMOD2</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a97052f5b97670a11ec6b49424efb01b9">GIRQx2</a>  /*  */</td></tr>
<tr class="separator:a167ba7f139d8b64588d1d1c86ba6b9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58d269c07ca77aead525af7f40a5b57e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a58d269c07ca77aead525af7f40a5b57e">GIMOD3</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a2719b23fd0157c80df9be9fe8eb7e6e2">GIRQx3</a>  /*  */</td></tr>
<tr class="separator:a58d269c07ca77aead525af7f40a5b57e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d004c8345718b693d3454b7d2629970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a3d004c8345718b693d3454b7d2629970">GIMOD4</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ad55183d049649a9aa76b05db32fa7b37">GIRQx4</a>  /*  */</td></tr>
<tr class="separator:a3d004c8345718b693d3454b7d2629970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5bc6b3b243c0bf0967a45a550add874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa5bc6b3b243c0bf0967a45a550add874">GIMOD5</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a0e984be8ba0d02be4a4bd153d7f4a377">GIRQx5</a>  /*  */</td></tr>
<tr class="separator:aa5bc6b3b243c0bf0967a45a550add874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9880a548da59e8f190887d86c0e77644"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a9880a548da59e8f190887d86c0e77644">GIMOD6</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a2b4a6e52079fea6f76dab36e0efe3b16">GIRQx6</a>  /*  */</td></tr>
<tr class="separator:a9880a548da59e8f190887d86c0e77644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeef3544b29d9b68fb65c18aaf3d391ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aeef3544b29d9b68fb65c18aaf3d391ef">GIMOD7</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ae9054c974088c3f03c3a5bbf84b5666a">GIRQx7</a>  /*  */</td></tr>
<tr class="separator:aeef3544b29d9b68fb65c18aaf3d391ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29fa08458dee185b1314ba3c2379a0e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a29fa08458dee185b1314ba3c2379a0e3">GIMOD8</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#aaf480fc9bd24f6b8bb202eca2903d9af">GIRQx8</a>  /* Value 0 = Level, 1 = Edge. */</td></tr>
<tr class="separator:a29fa08458dee185b1314ba3c2379a0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12bce6d758436bcc082bf835b3b1059d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a12bce6d758436bcc082bf835b3b1059d">GPIO_IBES_OFFSET</a>&#160;&#160;&#160;0x1C    /* sub-register 0x1C is the GPIO interrupt Both Edge selection register */</td></tr>
<tr class="separator:a12bce6d758436bcc082bf835b3b1059d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a745136ef4d2b181c94dcd7f8293db697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a745136ef4d2b181c94dcd7f8293db697">GPIO_IBES_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a745136ef4d2b181c94dcd7f8293db697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95c9ca7ca818bcf72ee0611b11b63d07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a95c9ca7ca818bcf72ee0611b11b63d07">GPIO_IBES_MASK</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a16ccbc6b3eb8a213df3b004375cf3e4e">GPIO_IRQE_MASK</a>  /*  */</td></tr>
<tr class="separator:a95c9ca7ca818bcf72ee0611b11b63d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b879187dc96feeaedc278b82f3060ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a0b879187dc96feeaedc278b82f3060ce">GIBES0</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a7ee3ab4b925defc7f1ea811c8eba85cc">GIRQx0</a>  /* <a class="el" href="group___device___peripheral___registers___d_a14680_b_a.html#ga1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a> IRQ Both Edge selection <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> GPIO0 input. Value 0 = GPIO_IMODE register selects the edge. Value 1 = Both edges trigger the interrupt. */</td></tr>
<tr class="separator:a0b879187dc96feeaedc278b82f3060ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae40b58c3694b23734370d0fdc243b5a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae40b58c3694b23734370d0fdc243b5a3">GIBES1</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a80a473527dfeb47e90b38b06cb41254e">GIRQx1</a>  /*  */</td></tr>
<tr class="separator:ae40b58c3694b23734370d0fdc243b5a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7220d2bdf786c2752ce45f42e1b1951c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a7220d2bdf786c2752ce45f42e1b1951c">GIBES2</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a97052f5b97670a11ec6b49424efb01b9">GIRQx2</a>  /*  */</td></tr>
<tr class="separator:a7220d2bdf786c2752ce45f42e1b1951c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4335952244373363e2f89637da7c16a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a4335952244373363e2f89637da7c16a2">GIBES3</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a2719b23fd0157c80df9be9fe8eb7e6e2">GIRQx3</a>  /*  */</td></tr>
<tr class="separator:a4335952244373363e2f89637da7c16a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd6b02b8d05cdf86af1e38ad56c93859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#acd6b02b8d05cdf86af1e38ad56c93859">GIBES4</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ad55183d049649a9aa76b05db32fa7b37">GIRQx4</a>  /*  */</td></tr>
<tr class="separator:acd6b02b8d05cdf86af1e38ad56c93859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acec1a8947fd17142102b746e1432d656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#acec1a8947fd17142102b746e1432d656">GIBES5</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a0e984be8ba0d02be4a4bd153d7f4a377">GIRQx5</a>  /*  */</td></tr>
<tr class="separator:acec1a8947fd17142102b746e1432d656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afab38fb3600cf64e6e824ffbb29c7264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#afab38fb3600cf64e6e824ffbb29c7264">GIBES6</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a2b4a6e52079fea6f76dab36e0efe3b16">GIRQx6</a>  /*  */</td></tr>
<tr class="separator:afab38fb3600cf64e6e824ffbb29c7264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb53647ebff5e14911202c4e591b1067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#abb53647ebff5e14911202c4e591b1067">GIBES7</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ae9054c974088c3f03c3a5bbf84b5666a">GIRQx7</a>  /*  */</td></tr>
<tr class="separator:abb53647ebff5e14911202c4e591b1067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1ce726b76152df8a07842af052a1adc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#af1ce726b76152df8a07842af052a1adc">GIBES8</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#aaf480fc9bd24f6b8bb202eca2903d9af">GIRQx8</a>  /* Value 0 = use GPIO_IMODE, 1 = Both Edges */</td></tr>
<tr class="separator:af1ce726b76152df8a07842af052a1adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2fb49c9f755e4bffa5808b78b972191"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab2fb49c9f755e4bffa5808b78b972191">GPIO_ICLR_OFFSET</a>&#160;&#160;&#160;0x20    /* sub-register 0x20 is the GPIO interrupt clear register */</td></tr>
<tr class="separator:ab2fb49c9f755e4bffa5808b78b972191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dd8c43f714dced6f3de3d13161a2276"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a8dd8c43f714dced6f3de3d13161a2276">GPIO_ICLR_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a8dd8c43f714dced6f3de3d13161a2276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca65810a6ca2abc496ac9099503ff16b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aca65810a6ca2abc496ac9099503ff16b">GPIO_ICLR_MASK</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a16ccbc6b3eb8a213df3b004375cf3e4e">GPIO_IRQE_MASK</a>  /*  */</td></tr>
<tr class="separator:aca65810a6ca2abc496ac9099503ff16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03c7ddd76b70cc79d6dbbba0316f6c04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a03c7ddd76b70cc79d6dbbba0316f6c04">GICLR0</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a7ee3ab4b925defc7f1ea811c8eba85cc">GIRQx0</a>  /* <a class="el" href="group___device___peripheral___registers___d_a14680_b_a.html#ga1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a> IRQ latch clear <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> GPIO0 input. Write 1 to clear the GPIO0 interrupt latch. Writing 0 has no effect. Reading returns zero */</td></tr>
<tr class="separator:a03c7ddd76b70cc79d6dbbba0316f6c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5496d0ae7b83a3de6cc6e40878d6e58e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a5496d0ae7b83a3de6cc6e40878d6e58e">GICLR1</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a80a473527dfeb47e90b38b06cb41254e">GIRQx1</a>  /*  */</td></tr>
<tr class="separator:a5496d0ae7b83a3de6cc6e40878d6e58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56f121299c6b13468758384c410d54db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a56f121299c6b13468758384c410d54db">GICLR2</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a97052f5b97670a11ec6b49424efb01b9">GIRQx2</a>  /*  */</td></tr>
<tr class="separator:a56f121299c6b13468758384c410d54db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac37beda338733cba16e7f748b1e9569c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ac37beda338733cba16e7f748b1e9569c">GICLR3</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a2719b23fd0157c80df9be9fe8eb7e6e2">GIRQx3</a>  /*  */</td></tr>
<tr class="separator:ac37beda338733cba16e7f748b1e9569c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87964048dbbe14955d20d6c055d7dafe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a87964048dbbe14955d20d6c055d7dafe">GICLR4</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ad55183d049649a9aa76b05db32fa7b37">GIRQx4</a>  /*  */</td></tr>
<tr class="separator:a87964048dbbe14955d20d6c055d7dafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacc9b0fb3be70e2bb4d3fa8bda40672b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aacc9b0fb3be70e2bb4d3fa8bda40672b">GICLR5</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a0e984be8ba0d02be4a4bd153d7f4a377">GIRQx5</a>  /*  */</td></tr>
<tr class="separator:aacc9b0fb3be70e2bb4d3fa8bda40672b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52a46d66b6d80875633118b730a57b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a52a46d66b6d80875633118b730a57b6e">GICLR6</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a2b4a6e52079fea6f76dab36e0efe3b16">GIRQx6</a>  /*  */</td></tr>
<tr class="separator:a52a46d66b6d80875633118b730a57b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1e09056664afe35e148642fd95fb83f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab1e09056664afe35e148642fd95fb83f">GICLR7</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ae9054c974088c3f03c3a5bbf84b5666a">GIRQx7</a>  /*  */</td></tr>
<tr class="separator:ab1e09056664afe35e148642fd95fb83f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef2a8bc4e0c33fc8fd8ac78c5a2bb0d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aef2a8bc4e0c33fc8fd8ac78c5a2bb0d7">GICLR8</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#aaf480fc9bd24f6b8bb202eca2903d9af">GIRQx8</a>  /* Write 1 to clear the interrupt latch */</td></tr>
<tr class="separator:aef2a8bc4e0c33fc8fd8ac78c5a2bb0d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a781e269c4f8d412d0eb43844716a153c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a781e269c4f8d412d0eb43844716a153c">GPIO_IDBE_OFFSET</a>&#160;&#160;&#160;0x24    /* sub-register 0x24 is the GPIO interrupt de-bounce enable register */</td></tr>
<tr class="separator:a781e269c4f8d412d0eb43844716a153c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2414e93f2395f1c1045bc39741256ec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a2414e93f2395f1c1045bc39741256ec9">GPIO_IDBE_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a2414e93f2395f1c1045bc39741256ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a5c26837dfc45287fca5aad8b85a1d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a9a5c26837dfc45287fca5aad8b85a1d3">GPIO_IDBE_MASK</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a16ccbc6b3eb8a213df3b004375cf3e4e">GPIO_IRQE_MASK</a></td></tr>
<tr class="separator:a9a5c26837dfc45287fca5aad8b85a1d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2963aaa50180873b9cdb328ad65b7a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa2963aaa50180873b9cdb328ad65b7a8">GIDBE0</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a7ee3ab4b925defc7f1ea811c8eba85cc">GIRQx0</a>  /* <a class="el" href="group___device___peripheral___registers___d_a14680_b_a.html#ga1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a> IRQ de-bounce enable <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> GPIO0. Value 1 = de-bounce enabled. Value 0 = de-bounce disabled */</td></tr>
<tr class="separator:aa2963aaa50180873b9cdb328ad65b7a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d5623f259f571e9c3350e8b189383d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a3d5623f259f571e9c3350e8b189383d0">GIDBE1</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a80a473527dfeb47e90b38b06cb41254e">GIRQx1</a>  /*  */</td></tr>
<tr class="separator:a3d5623f259f571e9c3350e8b189383d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7417a63812043cdc98cdff45af335fe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a7417a63812043cdc98cdff45af335fe9">GIDBE2</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a97052f5b97670a11ec6b49424efb01b9">GIRQx2</a>  /*  */</td></tr>
<tr class="separator:a7417a63812043cdc98cdff45af335fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e3a8c17ae140da8fbf26a8e2769c070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a1e3a8c17ae140da8fbf26a8e2769c070">GIDBE3</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a2719b23fd0157c80df9be9fe8eb7e6e2">GIRQx3</a>  /*  */</td></tr>
<tr class="separator:a1e3a8c17ae140da8fbf26a8e2769c070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e64ac5b79dd224dc3e19506d6e7986e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a6e64ac5b79dd224dc3e19506d6e7986e">GIDBE4</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ad55183d049649a9aa76b05db32fa7b37">GIRQx4</a>  /*  */</td></tr>
<tr class="separator:a6e64ac5b79dd224dc3e19506d6e7986e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a102ead8d64326ca62e6c3f300ed8f56d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a102ead8d64326ca62e6c3f300ed8f56d">GIDBE5</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a0e984be8ba0d02be4a4bd153d7f4a377">GIRQx5</a>  /*  */</td></tr>
<tr class="separator:a102ead8d64326ca62e6c3f300ed8f56d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f14556c514a911f4617e526d0bbbdfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a9f14556c514a911f4617e526d0bbbdfa">GIDBE6</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a2b4a6e52079fea6f76dab36e0efe3b16">GIRQx6</a>  /*  */</td></tr>
<tr class="separator:a9f14556c514a911f4617e526d0bbbdfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0693cb57f60d4e252bc6c2b8d900fa0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a0693cb57f60d4e252bc6c2b8d900fa0b">GIDBE7</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ae9054c974088c3f03c3a5bbf84b5666a">GIRQx7</a>  /*  */</td></tr>
<tr class="separator:a0693cb57f60d4e252bc6c2b8d900fa0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a024b585dc4197b164f84c1890546bfdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a024b585dc4197b164f84c1890546bfdc">GIDBE8</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#aaf480fc9bd24f6b8bb202eca2903d9af">GIRQx8</a>  /* Value 1 = de-bounce enabled, 0 = de-bounce disabled */</td></tr>
<tr class="separator:a024b585dc4197b164f84c1890546bfdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fa5663018b8174eaea0d611e05a7337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a5fa5663018b8174eaea0d611e05a7337">GPIO_RAW_OFFSET</a>&#160;&#160;&#160;0x28    /* sub-register 0x28 allows the raw state of the GPIO pin to be read. */</td></tr>
<tr class="separator:a5fa5663018b8174eaea0d611e05a7337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa74bc87f8dfcbed92bcb7cd3af3e2374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa74bc87f8dfcbed92bcb7cd3af3e2374">GPIO_RAW_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:aa74bc87f8dfcbed92bcb7cd3af3e2374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52983e75bc8b59480d8dadd090903ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a52983e75bc8b59480d8dadd090903ff6">GPIO_RAW_MASK</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a16ccbc6b3eb8a213df3b004375cf3e4e">GPIO_IRQE_MASK</a></td></tr>
<tr class="separator:a52983e75bc8b59480d8dadd090903ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a020e2cc3494fe03d729a6ee2bd689732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a020e2cc3494fe03d729a6ee2bd689732">GRAWP0</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a7ee3ab4b925defc7f1ea811c8eba85cc">GIRQx0</a>  /* This bit reflects the raw <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#adc450f498cd8d7e3bdc87075d17b2129">state</a> of GPIO0 */</td></tr>
<tr class="separator:a020e2cc3494fe03d729a6ee2bd689732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa42c326f8a5b3e05d83bda3d4179dee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aaa42c326f8a5b3e05d83bda3d4179dee">GRAWP1</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a80a473527dfeb47e90b38b06cb41254e">GIRQx1</a>  /*  */</td></tr>
<tr class="separator:aaa42c326f8a5b3e05d83bda3d4179dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31ac287e96e0193baffb3f6b55508533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a31ac287e96e0193baffb3f6b55508533">GRAWP2</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a97052f5b97670a11ec6b49424efb01b9">GIRQx2</a>  /*  */</td></tr>
<tr class="separator:a31ac287e96e0193baffb3f6b55508533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afddd6808be7445e637563ab343ef9182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#afddd6808be7445e637563ab343ef9182">GRAWP3</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a2719b23fd0157c80df9be9fe8eb7e6e2">GIRQx3</a>  /*  */</td></tr>
<tr class="separator:afddd6808be7445e637563ab343ef9182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79e76490187539f3c2ddd6208fad4792"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a79e76490187539f3c2ddd6208fad4792">GRAWP4</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ad55183d049649a9aa76b05db32fa7b37">GIRQx4</a>  /*  */</td></tr>
<tr class="separator:a79e76490187539f3c2ddd6208fad4792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24d6b83077cba553decde11c74c2627c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a24d6b83077cba553decde11c74c2627c">GRAWP5</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a0e984be8ba0d02be4a4bd153d7f4a377">GIRQx5</a>  /*  */</td></tr>
<tr class="separator:a24d6b83077cba553decde11c74c2627c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a8a715cd3715971e7fc030df7d38a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a6a8a715cd3715971e7fc030df7d38a89">GRAWP6</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a2b4a6e52079fea6f76dab36e0efe3b16">GIRQx6</a>  /*  */</td></tr>
<tr class="separator:a6a8a715cd3715971e7fc030df7d38a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acce885e52855878cfab8b2695e5580dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#acce885e52855878cfab8b2695e5580dd">GRAWP7</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ae9054c974088c3f03c3a5bbf84b5666a">GIRQx7</a>  /*  */</td></tr>
<tr class="separator:acce885e52855878cfab8b2695e5580dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bf73d9bf3663001adf2402d7a9617c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a6bf73d9bf3663001adf2402d7a9617c1">GRAWP8</a>&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#aaf480fc9bd24f6b8bb202eca2903d9af">GIRQx8</a>  /* This bit reflects the raw <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#adc450f498cd8d7e3bdc87075d17b2129">state</a> of GPIO8 */</td></tr>
<tr class="separator:a6bf73d9bf3663001adf2402d7a9617c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeb032f790064644a9a069bbc44ad1df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aeeb032f790064644a9a069bbc44ad1df">DRX_CONF_ID</a>&#160;&#160;&#160;0x27            /* Digital Receiver configuration */</td></tr>
<tr class="memdesc:aeeb032f790064644a9a069bbc44ad1df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register DRX_CONF Digital Receiver configuration block.  <a href="#aeeb032f790064644a9a069bbc44ad1df">More...</a><br /></td></tr>
<tr class="separator:aeeb032f790064644a9a069bbc44ad1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1cad283cfb9abccb852ef00051d90be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa1cad283cfb9abccb852ef00051d90be">DRX_CONF_LEN</a>&#160;&#160;&#160;(44)</td></tr>
<tr class="separator:aa1cad283cfb9abccb852ef00051d90be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a262206be802e66852d5b5453bf79c934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a262206be802e66852d5b5453bf79c934">DRX_TUNE0b_OFFSET</a>&#160;&#160;&#160;(0x02)  /* sub-register 0x02 is a 16-bit tuning register. */</td></tr>
<tr class="separator:a262206be802e66852d5b5453bf79c934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12fa4ca184c4e66e62fcd47eac2f80de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a12fa4ca184c4e66e62fcd47eac2f80de">DRX_TUNE0b_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a12fa4ca184c4e66e62fcd47eac2f80de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab85b466ce6d153bf0a4575cdc9f7a75e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab85b466ce6d153bf0a4575cdc9f7a75e">DRX_TUNE0b_MASK</a>&#160;&#160;&#160;0xFFFF  /* 7.2.40.2 Sub-Register 0x27:02  DRX_TUNE0b */</td></tr>
<tr class="separator:ab85b466ce6d153bf0a4575cdc9f7a75e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a580c67ce447ed4030c723641cbf96906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a580c67ce447ed4030c723641cbf96906">DRX_TUNE1a_OFFSET</a>&#160;&#160;&#160;0x04    /* 7.2.40.3 Sub-Register 0x27:04  DRX_TUNE1a */</td></tr>
<tr class="separator:a580c67ce447ed4030c723641cbf96906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7ed280de4615c861be1e58807185bb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa7ed280de4615c861be1e58807185bb7">DRX_TUNE1a_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:aa7ed280de4615c861be1e58807185bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2033013ec49679f9cf55b4a1a0b0b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#af2033013ec49679f9cf55b4a1a0b0b17">DRX_TUNE1a_MASK</a>&#160;&#160;&#160;0xFFFF</td></tr>
<tr class="separator:af2033013ec49679f9cf55b4a1a0b0b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a734c93492e12a41e47a35706ac399d85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a734c93492e12a41e47a35706ac399d85">DRX_TUNE1b_OFFSET</a>&#160;&#160;&#160;0x06    /* 7.2.40.4 Sub-Register 0x27:06  DRX_TUNE1b */</td></tr>
<tr class="separator:a734c93492e12a41e47a35706ac399d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f0d2ea8d693edc0eed5b0b9c90c6577"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a3f0d2ea8d693edc0eed5b0b9c90c6577">DRX_TUNE1b_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a3f0d2ea8d693edc0eed5b0b9c90c6577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cb5d8c43625fb5205b4910947b1bec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a4cb5d8c43625fb5205b4910947b1bec2">DRX_TUNE1b_MASK</a>&#160;&#160;&#160;0xFFFF</td></tr>
<tr class="separator:a4cb5d8c43625fb5205b4910947b1bec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c2d9596a9d0382fb795561be1ac8ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad5c2d9596a9d0382fb795561be1ac8ed">DRX_TUNE2_OFFSET</a>&#160;&#160;&#160;0x08    /* 7.2.40.5 Sub-Register 0x27:08  DRX_TUNE2 */</td></tr>
<tr class="separator:ad5c2d9596a9d0382fb795561be1ac8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3298d77ea3d410d6a06c134a4d038fea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a3298d77ea3d410d6a06c134a4d038fea">DRX_TUNE2_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a3298d77ea3d410d6a06c134a4d038fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1250f7086e1ba934db5df4bd19acc647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a1250f7086e1ba934db5df4bd19acc647">DRX_TUNE2_MASK</a>&#160;&#160;&#160;0xFFFFFFFFUL</td></tr>
<tr class="separator:a1250f7086e1ba934db5df4bd19acc647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2afc5244fc9f25f9d06acffb1ab8fa72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a2afc5244fc9f25f9d06acffb1ab8fa72">DRX_SFDTOC_OFFSET</a>&#160;&#160;&#160;0x20    /* 7.2.40.7 Sub-Register 0x27:20  DRX_SFDTOC */</td></tr>
<tr class="separator:a2afc5244fc9f25f9d06acffb1ab8fa72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a576952cc6c1843e124511dfe8a4fe1c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a576952cc6c1843e124511dfe8a4fe1c4">DRX_SFDTOC_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a576952cc6c1843e124511dfe8a4fe1c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ca3a89240a45927903227b15b4dc06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a01ca3a89240a45927903227b15b4dc06">DRX_SFDTOC_MASK</a>&#160;&#160;&#160;0xFFFF</td></tr>
<tr class="separator:a01ca3a89240a45927903227b15b4dc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bf334a35563c11450e282f83d11fe1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a8bf334a35563c11450e282f83d11fe1a">DRX_PRETOC_OFFSET</a>&#160;&#160;&#160;0x24    /* 7.2.40.9 Sub-Register 0x27:24  DRX_PRETOC */</td></tr>
<tr class="separator:a8bf334a35563c11450e282f83d11fe1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36b3910db34febdb56300155e1ae92a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a36b3910db34febdb56300155e1ae92a0">DRX_PRETOC_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a36b3910db34febdb56300155e1ae92a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2adabc65df1b354a948d286c7c600608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a2adabc65df1b354a948d286c7c600608">DRX_PRETOC_MASK</a>&#160;&#160;&#160;0xFFFF</td></tr>
<tr class="separator:a2adabc65df1b354a948d286c7c600608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3600de1032eaa8222d4d1eadd6a849ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a3600de1032eaa8222d4d1eadd6a849ce">DRX_DRX_TUNE4HOFFSET</a>&#160;&#160;&#160;0x26    /* 7.2.40.10 Sub-Register 0x27:26  DRX_TUNE4H */</td></tr>
<tr class="separator:a3600de1032eaa8222d4d1eadd6a849ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d2d45182fc03e8bd4d2a29ecea4ff78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a3d2d45182fc03e8bd4d2a29ecea4ff78">DRX_DRX_TUNE4H_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a3d2d45182fc03e8bd4d2a29ecea4ff78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab91e384996af45e0598dd06b10f8df68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab91e384996af45e0598dd06b10f8df68">DRX_DRX_TUNE4H_MASK</a>&#160;&#160;&#160;0xFFFF</td></tr>
<tr class="separator:ab91e384996af45e0598dd06b10f8df68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42e4039f1140cedf72ffa58cd9bc7f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a42e4039f1140cedf72ffa58cd9bc7f7a">RF_CONF_ID</a>&#160;&#160;&#160;0x28            /* Analog RF Configuration */</td></tr>
<tr class="memdesc:a42e4039f1140cedf72ffa58cd9bc7f7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register RF_CONF Analog RF Configuration block Refer to section 7.2.41 Register file: 0x28  Analog RF configuration block.  <a href="#a42e4039f1140cedf72ffa58cd9bc7f7a">More...</a><br /></td></tr>
<tr class="separator:a42e4039f1140cedf72ffa58cd9bc7f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03d3dcf6e13f7a5883cc39d9cfe9d353"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a03d3dcf6e13f7a5883cc39d9cfe9d353">RF_CONF_LEN</a>&#160;&#160;&#160;(58)</td></tr>
<tr class="separator:a03d3dcf6e13f7a5883cc39d9cfe9d353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a029b96848e11722aba89c0f3282b62a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a029b96848e11722aba89c0f3282b62a9">RF_CONF_TXEN_MASK</a>&#160;&#160;&#160;0x00400000UL   /* TX enable */</td></tr>
<tr class="separator:a029b96848e11722aba89c0f3282b62a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3d5b27653356ab2f7a5c25ca85e06f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad3d5b27653356ab2f7a5c25ca85e06f0">RF_CONF_RXEN_MASK</a>&#160;&#160;&#160;0x00200000UL   /* RX enable */</td></tr>
<tr class="separator:ad3d5b27653356ab2f7a5c25ca85e06f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a041089cc9f0c4a2e19861cf98ab7d432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a041089cc9f0c4a2e19861cf98ab7d432">RF_CONF_TXPOW_MASK</a>&#160;&#160;&#160;0x001F0000UL   /* turn on power all LDOs */</td></tr>
<tr class="separator:a041089cc9f0c4a2e19861cf98ab7d432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6893ea320f8816697e503a09ae38c47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae6893ea320f8816697e503a09ae38c47">RF_CONF_PLLEN_MASK</a>&#160;&#160;&#160;0x0000E000UL   /* enable PLLs */</td></tr>
<tr class="separator:ae6893ea320f8816697e503a09ae38c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a592ab461fcb3e27f7b6f2b8930e37f9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a592ab461fcb3e27f7b6f2b8930e37f9b">RF_CONF_TXBLOCKSEN_MASK</a>&#160;&#160;&#160;0x00001F00UL   /* enable TX blocks */</td></tr>
<tr class="separator:a592ab461fcb3e27f7b6f2b8930e37f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70905716f7ceaffa505d76fcd4c14fce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a70905716f7ceaffa505d76fcd4c14fce">RF_CONF_TXPLLPOWEN_MASK</a>&#160;&#160;&#160;(<a class="el" href="dw1000__regs_8h.html#ae6893ea320f8816697e503a09ae38c47">RF_CONF_PLLEN_MASK</a> | <a class="el" href="dw1000__regs_8h.html#a041089cc9f0c4a2e19861cf98ab7d432">RF_CONF_TXPOW_MASK</a>)</td></tr>
<tr class="separator:a70905716f7ceaffa505d76fcd4c14fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71665da5b84eb915da7f52b8779640fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a71665da5b84eb915da7f52b8779640fc">RF_CONF_TXALLEN_MASK</a>&#160;&#160;&#160;(<a class="el" href="dw1000__regs_8h.html#a029b96848e11722aba89c0f3282b62a9">RF_CONF_TXEN_MASK</a> | <a class="el" href="dw1000__regs_8h.html#a041089cc9f0c4a2e19861cf98ab7d432">RF_CONF_TXPOW_MASK</a> | <a class="el" href="dw1000__regs_8h.html#ae6893ea320f8816697e503a09ae38c47">RF_CONF_PLLEN_MASK</a> | <a class="el" href="dw1000__regs_8h.html#a592ab461fcb3e27f7b6f2b8930e37f9b">RF_CONF_TXBLOCKSEN_MASK</a>)</td></tr>
<tr class="separator:a71665da5b84eb915da7f52b8779640fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac83cc134209f5b84356886520498240b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ac83cc134209f5b84356886520498240b">RF_RXCTRLH_OFFSET</a>&#160;&#160;&#160;0x0B    /*  */</td></tr>
<tr class="separator:ac83cc134209f5b84356886520498240b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d84324a65eb6070ba8b05321b8e0b4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a5d84324a65eb6070ba8b05321b8e0b4c">RF_TXCTRL_OFFSET</a>&#160;&#160;&#160;0x0C    /* Analog TX Control Register */</td></tr>
<tr class="separator:a5d84324a65eb6070ba8b05321b8e0b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa90ffcdd48f8b042bbeedb9befb94f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa90ffcdd48f8b042bbeedb9befb94f98">RF_TXCTRL_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:aa90ffcdd48f8b042bbeedb9befb94f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0387f2626461315e7c437d1f34b10cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a0387f2626461315e7c437d1f34b10cfd">RF_TXCTRL_TXMTUNE_MASK</a>&#160;&#160;&#160;0x000001E0UL    /* Transmit mixer tuning register */</td></tr>
<tr class="separator:a0387f2626461315e7c437d1f34b10cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5a7b42fd5c47075c7d6fdf413e6c4cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad5a7b42fd5c47075c7d6fdf413e6c4cd">RF_TXCTRL_TXTXMQ_MASK</a>&#160;&#160;&#160;0x00000E00UL    /* Transmit mixer Q-factor tuning register */</td></tr>
<tr class="separator:ad5a7b42fd5c47075c7d6fdf413e6c4cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88452680b5bd942e4ca079da9037b0ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a88452680b5bd942e4ca079da9037b0ac">RF_TXCTRL_CH1</a>&#160;&#160;&#160;0x00005C40UL    /* 32-bit value to program to Sub-Register 0x28:0C  RF_TXCTRL */</td></tr>
<tr class="separator:a88452680b5bd942e4ca079da9037b0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aada88f880f1081b9b66161b7d38292b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aada88f880f1081b9b66161b7d38292b5">RF_TXCTRL_CH2</a>&#160;&#160;&#160;0x00045CA0UL    /* 32-bit value to program to Sub-Register 0x28:0C  RF_TXCTRL */</td></tr>
<tr class="separator:aada88f880f1081b9b66161b7d38292b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00e7038b280f5b68fb5e84b302c7ed1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a00e7038b280f5b68fb5e84b302c7ed1b">RF_TXCTRL_CH3</a>&#160;&#160;&#160;0x00086CC0UL    /* 32-bit value to program to Sub-Register 0x28:0C  RF_TXCTRL */</td></tr>
<tr class="separator:a00e7038b280f5b68fb5e84b302c7ed1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a661e634f27eb304d047228340b3d29d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a661e634f27eb304d047228340b3d29d9">RF_TXCTRL_CH4</a>&#160;&#160;&#160;0x00045C80UL    /* 32-bit value to program to Sub-Register 0x28:0C  RF_TXCTRL */</td></tr>
<tr class="separator:a661e634f27eb304d047228340b3d29d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35330aac009e535d2dc4d57463950309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a35330aac009e535d2dc4d57463950309">RF_TXCTRL_CH5</a>&#160;&#160;&#160;0x001E3FE0UL    /* 32-bit value to program to Sub-Register 0x28:0C  RF_TXCTRL */</td></tr>
<tr class="separator:a35330aac009e535d2dc4d57463950309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b89d9f4a311946c149e7dcc4a6ea896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a2b89d9f4a311946c149e7dcc4a6ea896">RF_TXCTRL_CH7</a>&#160;&#160;&#160;0x001E7DE0UL    /* 32-bit value to program to Sub-Register 0x28:0C  RF_TXCTRL */</td></tr>
<tr class="separator:a2b89d9f4a311946c149e7dcc4a6ea896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3e7ee750944d0de67d7d4200532dd58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad3e7ee750944d0de67d7d4200532dd58">RF_STATUS_OFFSET</a>&#160;&#160;&#160;0x2C    /*  */</td></tr>
<tr class="separator:ad3e7ee750944d0de67d7d4200532dd58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6a051ee59146e00bf9934bc7d12e737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa6a051ee59146e00bf9934bc7d12e737">REG_29_ID_RESERVED</a>&#160;&#160;&#160;0x29</td></tr>
<tr class="memdesc:aa6a051ee59146e00bf9934bc7d12e737"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register.  <a href="#aa6a051ee59146e00bf9934bc7d12e737">More...</a><br /></td></tr>
<tr class="separator:aa6a051ee59146e00bf9934bc7d12e737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a715cdb8ffc7e9714e7396ae950a5942a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a715cdb8ffc7e9714e7396ae950a5942a">TX_CAL_ID</a>&#160;&#160;&#160;0x2A            /* Transmitter calibration block */</td></tr>
<tr class="memdesc:a715cdb8ffc7e9714e7396ae950a5942a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register TX_CAL Refer to section 7.2.43 Register file: 0x2A  Transmitter Calibration block.  <a href="#a715cdb8ffc7e9714e7396ae950a5942a">More...</a><br /></td></tr>
<tr class="separator:a715cdb8ffc7e9714e7396ae950a5942a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce84979c1677a5e7843782e6945ef69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a9ce84979c1677a5e7843782e6945ef69">TX_CAL_LEN</a>&#160;&#160;&#160;(52)</td></tr>
<tr class="separator:a9ce84979c1677a5e7843782e6945ef69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c0e09f46b275ca9a194f85fbfebcffd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a7c0e09f46b275ca9a194f85fbfebcffd">TC_SARL_SAR_C</a>&#160;&#160;&#160;(0)         /* SAR control */</td></tr>
<tr class="separator:a7c0e09f46b275ca9a194f85fbfebcffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18dea698a012a5d4f9d09a8b3191fdb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a18dea698a012a5d4f9d09a8b3191fdb0">TC_SARL_SAR_LVBAT_OFFSET</a>&#160;&#160;&#160;(3)         /* Latest SAR reading <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> Voltage level */</td></tr>
<tr class="separator:a18dea698a012a5d4f9d09a8b3191fdb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a434f086c9d776b33debb899a94b5eb7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a434f086c9d776b33debb899a94b5eb7b">TC_SARL_SAR_LTEMP_OFFSET</a>&#160;&#160;&#160;(4)         /* Latest SAR reading <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> Temperature level */</td></tr>
<tr class="separator:a434f086c9d776b33debb899a94b5eb7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91a26b497dde8e4cfdded376d0d6c404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a91a26b497dde8e4cfdded376d0d6c404">TC_SARW_SAR_WTEMP_OFFSET</a>&#160;&#160;&#160;0x06            /* SAR reading of Temperature level taken at last wakeup event */</td></tr>
<tr class="separator:a91a26b497dde8e4cfdded376d0d6c404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3eb57c319438f53031ea8ea1235f8c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ac3eb57c319438f53031ea8ea1235f8c8">TC_SARW_SAR_WVBAT_OFFSET</a>&#160;&#160;&#160;0x07            /* SAR reading of Voltage level taken at last wakeup event */</td></tr>
<tr class="separator:ac3eb57c319438f53031ea8ea1235f8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bad5a2c98ec1324e9a6f013dd684ce7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a0bad5a2c98ec1324e9a6f013dd684ce7">TC_PGDELAY_OFFSET</a>&#160;&#160;&#160;0x0B            /* Transmitter Calibration  Pulse Generator Delay */</td></tr>
<tr class="separator:a0bad5a2c98ec1324e9a6f013dd684ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a5ee11e3dd9bc987c3726d3b0ae7c98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a1a5ee11e3dd9bc987c3726d3b0ae7c98">TC_PGDELAY_LEN</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a1a5ee11e3dd9bc987c3726d3b0ae7c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1b7c7fc964050abd71b3721c00f29eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#af1b7c7fc964050abd71b3721c00f29eb">TC_PGDELAY_CH1</a>&#160;&#160;&#160;0xC9            /* Recommended value for channel 1 */</td></tr>
<tr class="separator:af1b7c7fc964050abd71b3721c00f29eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43664536a3b7a6431c3bf9e843a42524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a43664536a3b7a6431c3bf9e843a42524">TC_PGDELAY_CH2</a>&#160;&#160;&#160;0xC2            /* Recommended value for channel 2 */</td></tr>
<tr class="separator:a43664536a3b7a6431c3bf9e843a42524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70195d619466dbaa83b984580992b2f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a70195d619466dbaa83b984580992b2f8">TC_PGDELAY_CH3</a>&#160;&#160;&#160;0xC5            /* Recommended value for channel 3 */</td></tr>
<tr class="separator:a70195d619466dbaa83b984580992b2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a015446a4ddd22ce1ef22fd8ec3fc960c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a015446a4ddd22ce1ef22fd8ec3fc960c">TC_PGDELAY_CH4</a>&#160;&#160;&#160;0x95            /* Recommended value for channel 4 */</td></tr>
<tr class="separator:a015446a4ddd22ce1ef22fd8ec3fc960c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2edfcd97990408d493b0f5210eb9b533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a2edfcd97990408d493b0f5210eb9b533">TC_PGDELAY_CH5</a>&#160;&#160;&#160;0xC0            /* Recommended value for channel 5 */</td></tr>
<tr class="separator:a2edfcd97990408d493b0f5210eb9b533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25a0e7f4e15412fa6db9ae38fe3a5f4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a25a0e7f4e15412fa6db9ae38fe3a5f4d">TC_PGDELAY_CH7</a>&#160;&#160;&#160;0x93            /* Recommended value for channel 7 */</td></tr>
<tr class="separator:a25a0e7f4e15412fa6db9ae38fe3a5f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3de09f88532f3366a9b106968315a082"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a3de09f88532f3366a9b106968315a082">TC_PGTEST_OFFSET</a>&#160;&#160;&#160;0x0C            /* Transmitter Calibration  Pulse Generator Test */</td></tr>
<tr class="separator:a3de09f88532f3366a9b106968315a082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7294f1e7362262860aff3188f74e0afc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a7294f1e7362262860aff3188f74e0afc">TC_PGTEST_LEN</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a7294f1e7362262860aff3188f74e0afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fbfbd5abbdb785f23c26d1105cdf81a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a8fbfbd5abbdb785f23c26d1105cdf81a">TC_PGTEST_NORMAL</a>&#160;&#160;&#160;0x00            /* Normal operation */</td></tr>
<tr class="separator:a8fbfbd5abbdb785f23c26d1105cdf81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a518ee17d3e0b0ab17cc4d4da371f5865"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a518ee17d3e0b0ab17cc4d4da371f5865">TC_PGTEST_CW</a>&#160;&#160;&#160;0x13            /* Continuous Wave (CW) Test Mode */</td></tr>
<tr class="separator:a518ee17d3e0b0ab17cc4d4da371f5865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb441eea644568b3c17e9ec8fc25a82a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#abb441eea644568b3c17e9ec8fc25a82a">FS_CTRL_ID</a>&#160;&#160;&#160;0x2B            /* Frequency synthesiser control block */</td></tr>
<tr class="memdesc:abb441eea644568b3c17e9ec8fc25a82a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register Refer to section 7.2.44 Register file: 0x2B  Frequency synthesiser control block.  <a href="#abb441eea644568b3c17e9ec8fc25a82a">More...</a><br /></td></tr>
<tr class="separator:abb441eea644568b3c17e9ec8fc25a82a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a110da376c2b944971579d4c8f18fd25c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a110da376c2b944971579d4c8f18fd25c">FS_CTRL_LEN</a>&#160;&#160;&#160;(21)</td></tr>
<tr class="separator:a110da376c2b944971579d4c8f18fd25c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a1ac100becbbbec14c843fd9b8e3c8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a2a1ac100becbbbec14c843fd9b8e3c8b">FS_RES1_OFFSET</a>&#160;&#160;&#160;0x00            /* reserved area. Please take care not to write to this area as doing so may cause the DW1000 to malfunction. */</td></tr>
<tr class="separator:a2a1ac100becbbbec14c843fd9b8e3c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21b432fc9a6ede6df972145797707805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a21b432fc9a6ede6df972145797707805">FS_RES1_LEN</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="separator:a21b432fc9a6ede6df972145797707805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10b694f9e185f8565c0a95d33c0f4c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a10b694f9e185f8565c0a95d33c0f4c80">FS_PLLCFG_OFFSET</a>&#160;&#160;&#160;0x07            /* Frequency synthesiser  PLL configuration */</td></tr>
<tr class="separator:a10b694f9e185f8565c0a95d33c0f4c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a142a66b28d8c84a35ca997ff82a2352a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a142a66b28d8c84a35ca997ff82a2352a">FS_PLLCFG_LEN</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="separator:a142a66b28d8c84a35ca997ff82a2352a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a088330614408ab21f732edc8a0186d59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a088330614408ab21f732edc8a0186d59">FS_PLLCFG_CH1</a>&#160;&#160;&#160;0x09000407UL    /* Operating Channel 1 */</td></tr>
<tr class="separator:a088330614408ab21f732edc8a0186d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a418b0908ae3a4f1ffd65636cfb708efe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a418b0908ae3a4f1ffd65636cfb708efe">FS_PLLCFG_CH2</a>&#160;&#160;&#160;0x08400508UL    /* Operating Channel 2 (same as 4) */</td></tr>
<tr class="separator:a418b0908ae3a4f1ffd65636cfb708efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65fbe4a3a592fe6384f38e466a78acc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a65fbe4a3a592fe6384f38e466a78acc6">FS_PLLCFG_CH3</a>&#160;&#160;&#160;0x08401009UL    /* Operating Channel 3 */</td></tr>
<tr class="separator:a65fbe4a3a592fe6384f38e466a78acc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf00cf1545bd62f2eb43f520ba255d81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aaf00cf1545bd62f2eb43f520ba255d81">FS_PLLCFG_CH4</a>&#160;&#160;&#160;0x08400508UL    /* Operating Channel 4 (same as 2) */</td></tr>
<tr class="separator:aaf00cf1545bd62f2eb43f520ba255d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af76657ff8c03b563e0722d9d25323c73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#af76657ff8c03b563e0722d9d25323c73">FS_PLLCFG_CH5</a>&#160;&#160;&#160;0x0800041DUL    /* Operating Channel 5 (same as 7) */</td></tr>
<tr class="separator:af76657ff8c03b563e0722d9d25323c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adec9e175879d14e844a3425b4de1d875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#adec9e175879d14e844a3425b4de1d875">FS_PLLCFG_CH7</a>&#160;&#160;&#160;0x0800041DUL    /* Operating Channel 7 (same as 5) */</td></tr>
<tr class="separator:adec9e175879d14e844a3425b4de1d875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15a51ef74429b89e88b20e29e5df2b50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a15a51ef74429b89e88b20e29e5df2b50">FS_PLLTUNE_OFFSET</a>&#160;&#160;&#160;0x0B            /* Frequency synthesiser  PLL Tuning */</td></tr>
<tr class="separator:a15a51ef74429b89e88b20e29e5df2b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c7d3e4ddba3f3750dfebed8bffc313a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a8c7d3e4ddba3f3750dfebed8bffc313a">FS_PLLTUNE_LEN</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a8c7d3e4ddba3f3750dfebed8bffc313a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05c85bac535a5237c8f1812e8525abfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a05c85bac535a5237c8f1812e8525abfd">FS_PLLTUNE_CH1</a>&#160;&#160;&#160;0x1E    /* Operating Channel 1 */</td></tr>
<tr class="separator:a05c85bac535a5237c8f1812e8525abfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fcc3ca854b72f5f56b8f1dd7e72193d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a7fcc3ca854b72f5f56b8f1dd7e72193d">FS_PLLTUNE_CH2</a>&#160;&#160;&#160;0x26    /* Operating Channel 2 (same as 4) */</td></tr>
<tr class="separator:a7fcc3ca854b72f5f56b8f1dd7e72193d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a341637d312e436cde8993cbe32d4a591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a341637d312e436cde8993cbe32d4a591">FS_PLLTUNE_CH3</a>&#160;&#160;&#160;0x5E    /* Operating Channel 3 */</td></tr>
<tr class="separator:a341637d312e436cde8993cbe32d4a591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6acc24a23575ea5e909a5a77f5cedc77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a6acc24a23575ea5e909a5a77f5cedc77">FS_PLLTUNE_CH4</a>&#160;&#160;&#160;0x26    /* Operating Channel 4 (same as 2) */</td></tr>
<tr class="separator:a6acc24a23575ea5e909a5a77f5cedc77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd10ace9db2a8e8ab8854bb8f266c94b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#abd10ace9db2a8e8ab8854bb8f266c94b">FS_PLLTUNE_CH5</a>&#160;&#160;&#160;0xA6    /* Operating Channel 5 (same as 7) */</td></tr>
<tr class="separator:abd10ace9db2a8e8ab8854bb8f266c94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18108ea13eb03e17933a8dd6285f122f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a18108ea13eb03e17933a8dd6285f122f">FS_PLLTUNE_CH7</a>&#160;&#160;&#160;0xA6    /* Operating Channel 7 (same as 5) */</td></tr>
<tr class="separator:a18108ea13eb03e17933a8dd6285f122f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bb3a1778056038e5d904e4447762efd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a7bb3a1778056038e5d904e4447762efd">FS_RES2_OFFSET</a>&#160;&#160;&#160;0x0C    /* reserved area. Please take care not to write to this area as doing so may cause the DW1000 to malfunction. */</td></tr>
<tr class="separator:a7bb3a1778056038e5d904e4447762efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4f066545a1883eaa48ab82fa5b5eb61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ac4f066545a1883eaa48ab82fa5b5eb61">FS_RES2_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:ac4f066545a1883eaa48ab82fa5b5eb61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fe825c8c1e98b3cc59247afd74c3286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a8fe825c8c1e98b3cc59247afd74c3286">FS_XTALT_OFFSET</a>&#160;&#160;&#160;0x0E    /* Frequency synthesiser  Crystal trim */</td></tr>
<tr class="separator:a8fe825c8c1e98b3cc59247afd74c3286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ecfe286f6cbe6f7ec951d59c9e708b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a7ecfe286f6cbe6f7ec951d59c9e708b4">FS_XTALT_LEN</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a7ecfe286f6cbe6f7ec951d59c9e708b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8da77421be588eca9972afb49d5e3892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a8da77421be588eca9972afb49d5e3892">FS_XTALT_MASK</a>&#160;&#160;&#160;0x1F    /* Crystal Trim. Crystals may be trimmed using this register setting to tune out errors, see 8.1  IC Calibration  Crystal Oscillator Trim. */</td></tr>
<tr class="separator:a8da77421be588eca9972afb49d5e3892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e7aaa049676e7ad6eadcf08ba57b5ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a6e7aaa049676e7ad6eadcf08ba57b5ae">FS_RES3_OFFSET</a>&#160;&#160;&#160;0x0F    /* reserved area. Please take care not to write to this area as doing so may cause the DW1000 to malfunction. */</td></tr>
<tr class="separator:a6e7aaa049676e7ad6eadcf08ba57b5ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a189ff594e6b3138cc3d192ac95ebf211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a189ff594e6b3138cc3d192ac95ebf211">FS_RES3_LEN</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="separator:a189ff594e6b3138cc3d192ac95ebf211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ffeee6d9c8e85864bbe38055aeb2426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a7ffeee6d9c8e85864bbe38055aeb2426">AON_ID</a>&#160;&#160;&#160;0x2C            /* Always-On register set */</td></tr>
<tr class="memdesc:a7ffeee6d9c8e85864bbe38055aeb2426"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register.  <a href="#a7ffeee6d9c8e85864bbe38055aeb2426">More...</a><br /></td></tr>
<tr class="separator:a7ffeee6d9c8e85864bbe38055aeb2426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e725d6b59dfb523178e2857fb408b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a7e725d6b59dfb523178e2857fb408b3c">AON_LEN</a>&#160;&#160;&#160;(12)</td></tr>
<tr class="separator:a7e725d6b59dfb523178e2857fb408b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c6d3e939a818b86a682f5036d28a949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a9c6d3e939a818b86a682f5036d28a949">AON_WCFG_OFFSET</a>&#160;&#160;&#160;0x00    /* used to control what the DW1000 IC does as it wakes up from low-power SLEEP or DEEPSLEEPstates. */</td></tr>
<tr class="separator:a9c6d3e939a818b86a682f5036d28a949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28ad376343554ebc3f7a3475ccaa9564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a28ad376343554ebc3f7a3475ccaa9564">AON_WCFG_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a28ad376343554ebc3f7a3475ccaa9564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace140d81d8829783460d6f345fafeaf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ace140d81d8829783460d6f345fafeaf9">AON_WCFG_MASK</a>&#160;&#160;&#160;0x09CB  /* access mask to AON_WCFG register*/</td></tr>
<tr class="separator:ace140d81d8829783460d6f345fafeaf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af623a555fdac58d9d8186e0adbfaa897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#af623a555fdac58d9d8186e0adbfaa897">AON_WCFG_ONW_RADC</a>&#160;&#160;&#160;0x0001  /* On Wake-up Run the (temperature and voltage) Analog-to-Digital Convertors */</td></tr>
<tr class="separator:af623a555fdac58d9d8186e0adbfaa897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f9ed45921b55cff487a42b265550e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a0f9ed45921b55cff487a42b265550e32">AON_WCFG_ONW_RX</a>&#160;&#160;&#160;0x0002  /* On Wake-up turn on the Receiver */</td></tr>
<tr class="separator:a0f9ed45921b55cff487a42b265550e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d19e75b1f96841e86db610bd0ba854"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a00d19e75b1f96841e86db610bd0ba854">AON_WCFG_ONW_LEUI</a>&#160;&#160;&#160;0x0008  /* On Wake-up load the EUI from OTP memory into Register file: 0x01  Extended Unique Identifier. */</td></tr>
<tr class="separator:a00d19e75b1f96841e86db610bd0ba854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7de6678c73c5756cf0b6f79198ca2d28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a7de6678c73c5756cf0b6f79198ca2d28">AON_WCFG_ONW_LDC</a>&#160;&#160;&#160;0x0040  /* On Wake-up load configurations from the AON memory into the host interface register set */</td></tr>
<tr class="separator:a7de6678c73c5756cf0b6f79198ca2d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2067654c115ff4a5bcfdc46e14a82bec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a2067654c115ff4a5bcfdc46e14a82bec">AON_WCFG_ONW_L64P</a>&#160;&#160;&#160;0x0080  /* On Wake-up load the Length64 receiver operating parameter set */</td></tr>
<tr class="separator:a2067654c115ff4a5bcfdc46e14a82bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a805a60d37c53b0fdb15ca1ba962960cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a805a60d37c53b0fdb15ca1ba962960cd">AON_WCFG_PRES_SLEEP</a>&#160;&#160;&#160;0x0100  /* Preserve Sleep. This bit determines what the DW1000 does with respect to the ARXSLP and ATXSLP sleep controls */</td></tr>
<tr class="separator:a805a60d37c53b0fdb15ca1ba962960cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42da53b46c64a18daacccc119472d1e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a42da53b46c64a18daacccc119472d1e8">AON_WCFG_ONW_LLDE</a>&#160;&#160;&#160;0x0800  /* On Wake-up load the LDE microcode. */</td></tr>
<tr class="separator:a42da53b46c64a18daacccc119472d1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdb48465a9bee40a54a7286f9b2a6880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#abdb48465a9bee40a54a7286f9b2a6880">AON_CTRL_OFFSET</a>&#160;&#160;&#160;0x02    /* The bits in this register in general cause direct activity within the AON block with respect to the stored AON memory */</td></tr>
<tr class="separator:abdb48465a9bee40a54a7286f9b2a6880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a958509a6bdb4e7187613b4861f94662f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a958509a6bdb4e7187613b4861f94662f">AON_CTRL_LEN</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a958509a6bdb4e7187613b4861f94662f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a803f2fd029265728b3eb77dfc0f99c30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a803f2fd029265728b3eb77dfc0f99c30">AON_CTRL_MASK</a>&#160;&#160;&#160;0x8F    /* access mask to AON_CTRL register */</td></tr>
<tr class="separator:a803f2fd029265728b3eb77dfc0f99c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb7cdafc7a631bc828efe790106df02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a6eb7cdafc7a631bc828efe790106df02">AON_CTRL_RESTORE</a>&#160;&#160;&#160;0x01    /* When this bit is set the DW1000 will copy the user configurations from the AON memory to the host interface register set. */</td></tr>
<tr class="separator:a6eb7cdafc7a631bc828efe790106df02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac02edd9b807602556bc5c2cbe1fbc2b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ac02edd9b807602556bc5c2cbe1fbc2b3">AON_CTRL_SAVE</a>&#160;&#160;&#160;0x02    /* When this bit is set the DW1000 will copy the user configurations from the host interface register set into the AON memory */</td></tr>
<tr class="separator:ac02edd9b807602556bc5c2cbe1fbc2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0f0d81f95cae15b4a1e1f333574908b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad0f0d81f95cae15b4a1e1f333574908b">AON_CTRL_UPL_CFG</a>&#160;&#160;&#160;0x04    /* Upload the AON block configurations to the AON  */</td></tr>
<tr class="separator:ad0f0d81f95cae15b4a1e1f333574908b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c7f27b95e7f38b6a3110f77734a1b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a1c7f27b95e7f38b6a3110f77734a1b3b">AON_CTRL_DCA_READ</a>&#160;&#160;&#160;0x08    /* Direct AON memory access read */</td></tr>
<tr class="separator:a1c7f27b95e7f38b6a3110f77734a1b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28d2ed3153249fe8326f7ff48c61299d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a28d2ed3153249fe8326f7ff48c61299d">AON_CTRL_DCA_ENAB</a>&#160;&#160;&#160;0x80    /* Direct AON memory access enable bit */</td></tr>
<tr class="separator:a28d2ed3153249fe8326f7ff48c61299d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad342007f0b84ffdc0ea2c431e40e0e2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad342007f0b84ffdc0ea2c431e40e0e2d">AON_RDAT_OFFSET</a>&#160;&#160;&#160;0x03    /* AON Direct Access Read Data Result */</td></tr>
<tr class="separator:ad342007f0b84ffdc0ea2c431e40e0e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f70d1f90bba9ac31149ad8ac3c8b474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a3f70d1f90bba9ac31149ad8ac3c8b474">AON_RDAT_LEN</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a3f70d1f90bba9ac31149ad8ac3c8b474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6886d434f1da81ef4e5b0830ead5fe49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a6886d434f1da81ef4e5b0830ead5fe49">AON_ADDR_OFFSET</a>&#160;&#160;&#160;0x04    /* AON Direct Access Address */</td></tr>
<tr class="separator:a6886d434f1da81ef4e5b0830ead5fe49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dac9017117cd4a875c52f3ab19b9459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a8dac9017117cd4a875c52f3ab19b9459">AON_ADDR_LEN</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a8dac9017117cd4a875c52f3ab19b9459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fc76d75d4bef1c9860a39e707ea6cff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a3fc76d75d4bef1c9860a39e707ea6cff">AON_CFG0_OFFSET</a>&#160;&#160;&#160;0x06    /* 32-bit configuration register for the always on block. */</td></tr>
<tr class="separator:a3fc76d75d4bef1c9860a39e707ea6cff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a4a0a2690ec8308bbed731e508d78a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a3a4a0a2690ec8308bbed731e508d78a1">AON_CFG0_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a3a4a0a2690ec8308bbed731e508d78a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ba2a11ab33d71fbc81a796ad3931544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a1ba2a11ab33d71fbc81a796ad3931544">AON_CFG0_SLEEP_EN</a>&#160;&#160;&#160;0x00000001UL    /* This is the sleep enable configuration bit */</td></tr>
<tr class="separator:a1ba2a11ab33d71fbc81a796ad3931544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e8f9ee38cb656e587dc4d4436320f3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a8e8f9ee38cb656e587dc4d4436320f3d">AON_CFG0_WAKE_PIN</a>&#160;&#160;&#160;0x00000002UL    /* Wake using WAKEUP pin */</td></tr>
<tr class="separator:a8e8f9ee38cb656e587dc4d4436320f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad18a512a9327173447033138217760a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad18a512a9327173447033138217760a9">AON_CFG0_WAKE_SPI</a>&#160;&#160;&#160;0x00000004UL    /* Wake using SPI access SPICSn */</td></tr>
<tr class="separator:ad18a512a9327173447033138217760a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad568dc0af2c764b5af4ea6420502a8eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad568dc0af2c764b5af4ea6420502a8eb">AON_CFG0_WAKE_CNT</a>&#160;&#160;&#160;0x00000008UL    /* Wake when sleep counter elapses */</td></tr>
<tr class="separator:ad568dc0af2c764b5af4ea6420502a8eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a005d59a4b943d60c55a71f2d851c8500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a005d59a4b943d60c55a71f2d851c8500">AON_CFG0_LPDIV_EN</a>&#160;&#160;&#160;0x00000010UL    /* Low power divider enable configuration */</td></tr>
<tr class="separator:a005d59a4b943d60c55a71f2d851c8500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa62ac34cfbbece6c79cf3348cc127813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa62ac34cfbbece6c79cf3348cc127813">AON_CFG0_LPCLKDIVA_MASK</a>&#160;&#160;&#160;0x0000FFE0UL    /* divider count for dividing the raw DW1000 XTAL oscillator frequency to set an LP clock frequency */</td></tr>
<tr class="separator:aa62ac34cfbbece6c79cf3348cc127813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa809ab8ea04431e57142201f7889c3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa809ab8ea04431e57142201f7889c3c0">AON_CFG0_LPCLKDIVA_SHIFT</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="separator:aa809ab8ea04431e57142201f7889c3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceafa0a8db0d0f88cfe2c6e8f9f3a940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aceafa0a8db0d0f88cfe2c6e8f9f3a940">AON_CFG0_SLEEP_TIM</a>&#160;&#160;&#160;0xFFFF0000UL    /* Sleep time. This field configures the sleep time count elapse value */</td></tr>
<tr class="separator:aceafa0a8db0d0f88cfe2c6e8f9f3a940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a229aed932487bd1e08711368ab2a4c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a229aed932487bd1e08711368ab2a4c1b">AON_CFG0_SLEEP_SHIFT</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="separator:a229aed932487bd1e08711368ab2a4c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa24dfe3eb871169f8d819b42f24fd5ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa24dfe3eb871169f8d819b42f24fd5ec">AON_CFG1_OFFSET</a>&#160;&#160;&#160;0x0A</td></tr>
<tr class="separator:aa24dfe3eb871169f8d819b42f24fd5ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecf610f716a70a3b93d6df9876056189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aecf610f716a70a3b93d6df9876056189">AON_CFG1_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:aecf610f716a70a3b93d6df9876056189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14c0c2e95423716c37ee6f86bd7eca23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a14c0c2e95423716c37ee6f86bd7eca23">AON_CFG1_MASK</a>&#160;&#160;&#160;0x0007  /* aceess mask to AON_CFG1 */</td></tr>
<tr class="separator:a14c0c2e95423716c37ee6f86bd7eca23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaedf4e829178c0e532addf1d3cb569e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aaedf4e829178c0e532addf1d3cb569e3">AON_CFG1_SLEEP_CEN</a>&#160;&#160;&#160;0x0001  /* This bit enables the sleep counter */</td></tr>
<tr class="separator:aaedf4e829178c0e532addf1d3cb569e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa583b3e857a48c00091838025460b5f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa583b3e857a48c00091838025460b5f0">AON_CFG1_SMXX</a>&#160;&#160;&#160;0x0002  /* This bit needs to be set to 0 for correct operation in the SLEEP state within the DW1000 */</td></tr>
<tr class="separator:aa583b3e857a48c00091838025460b5f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae19275e73e76cbb3b6537a4aa8fadeef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae19275e73e76cbb3b6537a4aa8fadeef">AON_CFG1_LPOSC_CAL</a>&#160;&#160;&#160;0x0004  /* This bit enables the calibration function that measures the period of the ICs internal low powered oscillator */</td></tr>
<tr class="separator:ae19275e73e76cbb3b6537a4aa8fadeef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1242aa69ee4749f88cb1326869966532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a1242aa69ee4749f88cb1326869966532">OTP_IF_ID</a>&#160;&#160;&#160;0x2D            /* One Time Programmable Memory Interface */</td></tr>
<tr class="memdesc:a1242aa69ee4749f88cb1326869966532"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register OTP_IF Refer to section 7.2.46 Register file: 0x2D  OTP Memory Interface.  <a href="#a1242aa69ee4749f88cb1326869966532">More...</a><br /></td></tr>
<tr class="separator:a1242aa69ee4749f88cb1326869966532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e97a8aa0c763a44954f83f258640dda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a0e97a8aa0c763a44954f83f258640dda">OTP_IF_LEN</a>&#160;&#160;&#160;(18)</td></tr>
<tr class="separator:a0e97a8aa0c763a44954f83f258640dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2299e67275d5a17f86136ac27541715a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a2299e67275d5a17f86136ac27541715a">OTP_WDAT</a>&#160;&#160;&#160;0x00            /* 32-bit register. The data value to be programmed into an OTP location  */</td></tr>
<tr class="separator:a2299e67275d5a17f86136ac27541715a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51dc24d41835e14aae0d3910ec6ea958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a51dc24d41835e14aae0d3910ec6ea958">OTP_WDAT_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a51dc24d41835e14aae0d3910ec6ea958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb5a1d8b95d7981f376b5fbc2a9d2f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#afb5a1d8b95d7981f376b5fbc2a9d2f67">OTP_ADDR</a>&#160;&#160;&#160;0x04            /* 16-bit register used to select the address within the OTP memory block */</td></tr>
<tr class="separator:afb5a1d8b95d7981f376b5fbc2a9d2f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e8851c31fa8ddcc73870f504a3d426c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a6e8851c31fa8ddcc73870f504a3d426c">OTP_ADDR_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a6e8851c31fa8ddcc73870f504a3d426c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9de38728f3ca6eb2a5a7d981ff28f92f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a9de38728f3ca6eb2a5a7d981ff28f92f">OTP_ADDR_MASK</a>&#160;&#160;&#160;0x07FF          /* This 11-bit field specifies the address within OTP memory that will be accessed read or written. */</td></tr>
<tr class="separator:a9de38728f3ca6eb2a5a7d981ff28f92f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a283097b50faac5b1aa03214048931079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a283097b50faac5b1aa03214048931079">OTP_CTRL</a>&#160;&#160;&#160;0x06            /* used to control the operation of the OTP memory */</td></tr>
<tr class="separator:a283097b50faac5b1aa03214048931079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bd36fd244615fc208d5fc9830599efc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a4bd36fd244615fc208d5fc9830599efc">OTP_CTRL_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a4bd36fd244615fc208d5fc9830599efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b7a78d46a3d8ad22f3c24d18e99a05d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a2b7a78d46a3d8ad22f3c24d18e99a05d">OTP_CTRL_MASK</a>&#160;&#160;&#160;0x8002</td></tr>
<tr class="separator:a2b7a78d46a3d8ad22f3c24d18e99a05d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae45551250eda54d9746db689ae50688"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aae45551250eda54d9746db689ae50688">OTP_CTRL_OTPRDEN</a>&#160;&#160;&#160;0x0001			/* This bit forces the OTP into manual read mode */</td></tr>
<tr class="separator:aae45551250eda54d9746db689ae50688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae03b8e629e799defe4b6a1a8f978bb99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae03b8e629e799defe4b6a1a8f978bb99">OTP_CTRL_OTPREAD</a>&#160;&#160;&#160;0x0002          /* This bit commands a read operation from the address specified in the OTP_ADDR register */</td></tr>
<tr class="separator:ae03b8e629e799defe4b6a1a8f978bb99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70143d2e60953dcd124d3df517ced74c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a70143d2e60953dcd124d3df517ced74c">OTP_CTRL_LDELOAD</a>&#160;&#160;&#160;0x8000          /* This bit forces a load of LDE microcode */</td></tr>
<tr class="separator:a70143d2e60953dcd124d3df517ced74c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a003284037d9aea4e24d9fb3e2d18cafd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a003284037d9aea4e24d9fb3e2d18cafd">OTP_CTRL_OTPPROG</a>&#160;&#160;&#160;0x0040          /* Setting this bit will cause the contents of OTP_WDAT to be written to OTP_ADDR. */</td></tr>
<tr class="separator:a003284037d9aea4e24d9fb3e2d18cafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3bcf8b482c31bfe55165e206b3c195b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab3bcf8b482c31bfe55165e206b3c195b">OTP_STAT</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:ab3bcf8b482c31bfe55165e206b3c195b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7d6e14185290d72a14c3e9fb67adf73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad7d6e14185290d72a14c3e9fb67adf73">OTP_STAT_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:ad7d6e14185290d72a14c3e9fb67adf73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a185fd86a48073f4f2841fdb081a620be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a185fd86a48073f4f2841fdb081a620be">OTP_STAT_MASK</a>&#160;&#160;&#160;0x0003</td></tr>
<tr class="separator:a185fd86a48073f4f2841fdb081a620be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accc94608ebe832500bae1434e5d18560"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#accc94608ebe832500bae1434e5d18560">OTP_STAT_OTPPRGD</a>&#160;&#160;&#160;0x0001          /* OTP Programming Done */</td></tr>
<tr class="separator:accc94608ebe832500bae1434e5d18560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbd9a65eac00a165986b93f92c2a1204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#acbd9a65eac00a165986b93f92c2a1204">OTP_RDAT</a>&#160;&#160;&#160;0x0A            /* 32-bit register. The data value read from an OTP location will appear here */</td></tr>
<tr class="separator:acbd9a65eac00a165986b93f92c2a1204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63b2d22f9c4ab80b489dbcef50e2d352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a63b2d22f9c4ab80b489dbcef50e2d352">OTP_RDAT_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a63b2d22f9c4ab80b489dbcef50e2d352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a640e5cd6604a17d6d2bcab8f9a426636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a640e5cd6604a17d6d2bcab8f9a426636">OTP_SRDAT</a>&#160;&#160;&#160;0x0E            /* 32-bit register. The data value stored in the OTP SR (0x400) location will appear here after power up */</td></tr>
<tr class="separator:a640e5cd6604a17d6d2bcab8f9a426636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae65e692f84a33bda6a9bb22e3c27938f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae65e692f84a33bda6a9bb22e3c27938f">OTP_SRDAT_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:ae65e692f84a33bda6a9bb22e3c27938f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e769cec1bd763209dcd20e33b71cd45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a1e769cec1bd763209dcd20e33b71cd45">OTP_SF</a>&#160;&#160;&#160;0x12            /*8-bit special function register used to select and load special receiver operational parameter */</td></tr>
<tr class="separator:a1e769cec1bd763209dcd20e33b71cd45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa26bfc484d7b50aee44b33594b4d6a64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa26bfc484d7b50aee44b33594b4d6a64">OTP_SF_LEN</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:aa26bfc484d7b50aee44b33594b4d6a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5fc0e2860fc9058b3fc644452ad9511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae5fc0e2860fc9058b3fc644452ad9511">OTP_SF_MASK</a>&#160;&#160;&#160;0x63</td></tr>
<tr class="separator:ae5fc0e2860fc9058b3fc644452ad9511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fedfae89c2f9f053b5612679cd931c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a5fedfae89c2f9f053b5612679cd931c7">OTP_SF_OPS_KICK</a>&#160;&#160;&#160;0x01            /* This bit when set initiates a load of the operating parameter set selected by the OPS_SEL */</td></tr>
<tr class="separator:a5fedfae89c2f9f053b5612679cd931c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacd4a9ec5fb9e7c694f668a31d254763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aacd4a9ec5fb9e7c694f668a31d254763">OTP_SF_LDO_KICK</a>&#160;&#160;&#160;0x02            /* This bit when set initiates a load of the LDO tune code */</td></tr>
<tr class="separator:aacd4a9ec5fb9e7c694f668a31d254763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10dc44f42a89ac0739e85c21f5ecc322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a10dc44f42a89ac0739e85c21f5ecc322">OTP_SF_OPS_SEL_L64</a>&#160;&#160;&#160;0x00            /* Operating parameter set selection: Length64 */</td></tr>
<tr class="separator:a10dc44f42a89ac0739e85c21f5ecc322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8cabd27add454572132f5875dde971a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab8cabd27add454572132f5875dde971a">OTP_SF_OPS_SEL_TIGHT</a>&#160;&#160;&#160;0x40            /* Operating parameter set selection: Tight */</td></tr>
<tr class="separator:ab8cabd27add454572132f5875dde971a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6e5e6c06cf4e719d7268dd73267304a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab6e5e6c06cf4e719d7268dd73267304a">LDE_IF_ID</a>&#160;&#160;&#160;0x2E            /* Leading edge detection control block */</td></tr>
<tr class="memdesc:ab6e5e6c06cf4e719d7268dd73267304a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register LDE_IF Refer to section 7.2.47 Register file: 0x2E  Leading Edge Detection Interface PLEASE NOTE: Other areas within the address space of Register file: 0x2E  Leading Edge Detection Interface are reserved. To ensure proper operation of the LDE algorithm (i.e. to avoid loss of performance or a malfunction), care must be taken not to write to any byte locations other than those defined in the sub-sections below.  <a href="#ab6e5e6c06cf4e719d7268dd73267304a">More...</a><br /></td></tr>
<tr class="separator:ab6e5e6c06cf4e719d7268dd73267304a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bf5da7e9f14e90f50e98c36fdabeedd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a0bf5da7e9f14e90f50e98c36fdabeedd">LDE_IF_LEN</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:a0bf5da7e9f14e90f50e98c36fdabeedd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a452701cb29c5ffd8f4458d5c462ce388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a452701cb29c5ffd8f4458d5c462ce388">LDE_THRESH_OFFSET</a>&#160;&#160;&#160;0x0000  /* 16-bit status register reporting the threshold that was used to find the first path */</td></tr>
<tr class="separator:a452701cb29c5ffd8f4458d5c462ce388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea7053a8d24dc9f237175ae30fe801c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aea7053a8d24dc9f237175ae30fe801c8">LDE_THRESH_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:aea7053a8d24dc9f237175ae30fe801c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7499ef85fe79d4c8d2f68fd430192944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a7499ef85fe79d4c8d2f68fd430192944">LDE_CFG1_OFFSET</a>&#160;&#160;&#160;0x0806  /*8-bit configuration register*/</td></tr>
<tr class="separator:a7499ef85fe79d4c8d2f68fd430192944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24ea48d2ad77e12ddee8477142b6d8ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a24ea48d2ad77e12ddee8477142b6d8ef">LDE_CFG1_LEN</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a24ea48d2ad77e12ddee8477142b6d8ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4be3d80372f4ab525a176202476bdf1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a4be3d80372f4ab525a176202476bdf1b">LDE_CFG1_NSTDEV_MASK</a>&#160;&#160;&#160;0x1F    /* Number of Standard Deviations mask. */</td></tr>
<tr class="separator:a4be3d80372f4ab525a176202476bdf1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab34f0d4709ca796f9dd9812fea78bd41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab34f0d4709ca796f9dd9812fea78bd41">LDE_CFG1_PMULT_MASK</a>&#160;&#160;&#160;0xE0    /* Peak Multiplier mask. */</td></tr>
<tr class="separator:ab34f0d4709ca796f9dd9812fea78bd41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab03ec6b03b7b6c84a12cc1102dc5d2e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab03ec6b03b7b6c84a12cc1102dc5d2e1">LDE_PPINDX_OFFSET</a>&#160;&#160;&#160;0x1000  /* reporting the position within the accumulator that the LDE algorithm has determined to contain the maximum */</td></tr>
<tr class="separator:ab03ec6b03b7b6c84a12cc1102dc5d2e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3092e694a8dd3126ce8956fc44b3486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae3092e694a8dd3126ce8956fc44b3486">LDE_PPINDX_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:ae3092e694a8dd3126ce8956fc44b3486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa11bdbb654333005ad01fd8049ca8cce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa11bdbb654333005ad01fd8049ca8cce">LDE_PPAMPL_OFFSET</a>&#160;&#160;&#160;0x1002  /* reporting the magnitude of the peak signal seen in the accumulator data memory */</td></tr>
<tr class="separator:aa11bdbb654333005ad01fd8049ca8cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ba89aeeb75ddf06f02e0986c2efaaa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a5ba89aeeb75ddf06f02e0986c2efaaa9">LDE_PPAMPL_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a5ba89aeeb75ddf06f02e0986c2efaaa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3711404bc938eba2820bd902e56893b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a3711404bc938eba2820bd902e56893b5">LDE_RXANTD_OFFSET</a>&#160;&#160;&#160;0x1804  /* 16-bit configuration register for setting the receive antenna delay */</td></tr>
<tr class="separator:a3711404bc938eba2820bd902e56893b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedbf1f67e059a96bcbe81bafd0a35e1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aedbf1f67e059a96bcbe81bafd0a35e1b">LDE_RXANTD_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:aedbf1f67e059a96bcbe81bafd0a35e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48d3d9af1023eb17d672ca546d127e2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a48d3d9af1023eb17d672ca546d127e2d">LDE_CFG2_OFFSET</a>&#160;&#160;&#160;0x1806  /* 16-bit LDE configuration tuning register */</td></tr>
<tr class="separator:a48d3d9af1023eb17d672ca546d127e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac93d2f12905f50c8f39051026306ae5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ac93d2f12905f50c8f39051026306ae5d">LDE_CFG2_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:ac93d2f12905f50c8f39051026306ae5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3920f95006a8f4c2c1237dbae35b561e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a3920f95006a8f4c2c1237dbae35b561e">LDE_REPC_OFFSET</a>&#160;&#160;&#160;0x2804  /* 16-bit configuration register for setting the replica avoidance coefficient */</td></tr>
<tr class="separator:a3920f95006a8f4c2c1237dbae35b561e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9028dfc94ccc9e5b9a114fed9dc918de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a9028dfc94ccc9e5b9a114fed9dc918de">LDE_REPC_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a9028dfc94ccc9e5b9a114fed9dc918de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a346df097307fe29dd8bae37dd6568d47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a346df097307fe29dd8bae37dd6568d47">DIG_DIAG_ID</a>&#160;&#160;&#160;0x2F        /* Digital Diagnostics Interface */</td></tr>
<tr class="memdesc:a346df097307fe29dd8bae37dd6568d47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register DIG_DIAG Digital Diagnostics interface. It contains a number of sub-registers that give diagnostics information.  <a href="#a346df097307fe29dd8bae37dd6568d47">More...</a><br /></td></tr>
<tr class="separator:a346df097307fe29dd8bae37dd6568d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add59074874babc5dc3d415324c014411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#add59074874babc5dc3d415324c014411">DIG_DIAG_LEN</a>&#160;&#160;&#160;(41)</td></tr>
<tr class="separator:add59074874babc5dc3d415324c014411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27948e560dd4a8b83ae7c0f43ed0cfd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a27948e560dd4a8b83ae7c0f43ed0cfd2">EVC_CTRL_OFFSET</a>&#160;&#160;&#160;0x00        /* Event Counter Control */</td></tr>
<tr class="separator:a27948e560dd4a8b83ae7c0f43ed0cfd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97cdea71a5d710d8bc65f9e53bfd7314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a97cdea71a5d710d8bc65f9e53bfd7314">EVC_CTRL_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a97cdea71a5d710d8bc65f9e53bfd7314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5451bfd1ea67c37dc965fe627fb0be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa5451bfd1ea67c37dc965fe627fb0be2">EVC_CTRL_MASK</a>&#160;&#160;&#160;0x00000003UL/* access mask to Register for bits should always be set to zero to avoid any malfunction of the device. */</td></tr>
<tr class="separator:aa5451bfd1ea67c37dc965fe627fb0be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68593068b7a65b192ee6796eee753a4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a68593068b7a65b192ee6796eee753a4a">EVC_EN</a>&#160;&#160;&#160;0x00000001UL/* Event Counters Enable bit */</td></tr>
<tr class="separator:a68593068b7a65b192ee6796eee753a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30c37d84da279fb0eded62720670f7b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a30c37d84da279fb0eded62720670f7b1">EVC_CLR</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:a30c37d84da279fb0eded62720670f7b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9258f5f4cf7a7cd9f681d462e6b60259"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a9258f5f4cf7a7cd9f681d462e6b60259">EVC_PHE_OFFSET</a>&#160;&#160;&#160;0x04        /* PHR Error Event Counter */</td></tr>
<tr class="separator:a9258f5f4cf7a7cd9f681d462e6b60259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a273cee3fdeebb091e0c58e19658e6c4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a273cee3fdeebb091e0c58e19658e6c4a">EVC_PHE_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a273cee3fdeebb091e0c58e19658e6c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a00f042b3fa0d0b4d4e9fad5efe6b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a0a00f042b3fa0d0b4d4e9fad5efe6b80">EVC_PHE_MASK</a>&#160;&#160;&#160;0x0FFF</td></tr>
<tr class="separator:a0a00f042b3fa0d0b4d4e9fad5efe6b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae42bda74025cadf161f16b067a1e6a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae42bda74025cadf161f16b067a1e6a45">EVC_RSE_OFFSET</a>&#160;&#160;&#160;0x06        /* Reed Solomon decoder (Frame Sync Loss) Error Event Counter */</td></tr>
<tr class="separator:ae42bda74025cadf161f16b067a1e6a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4fb1478d7c35be71605e10e769a97d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#af4fb1478d7c35be71605e10e769a97d0">EVC_RSE_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:af4fb1478d7c35be71605e10e769a97d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f0382c5113331c82f90945769e79e34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a6f0382c5113331c82f90945769e79e34">EVC_RSE_MASK</a>&#160;&#160;&#160;0x0FFF</td></tr>
<tr class="separator:a6f0382c5113331c82f90945769e79e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae46706c2abd00be022094a51cd95e70d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae46706c2abd00be022094a51cd95e70d">EVC_FCG_OFFSET</a>&#160;&#160;&#160;0x08        /* The EVC_FCG field is a 12-bit counter of the frames received with good CRC/FCS sequence. */</td></tr>
<tr class="separator:ae46706c2abd00be022094a51cd95e70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a722e559c5c28318f8008f5a66e1e1f21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a722e559c5c28318f8008f5a66e1e1f21">EVC_FCG_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a722e559c5c28318f8008f5a66e1e1f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d1e69337ea254d7370dea72b9b80197"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a9d1e69337ea254d7370dea72b9b80197">EVC_FCG_MASK</a>&#160;&#160;&#160;0x0FFF</td></tr>
<tr class="separator:a9d1e69337ea254d7370dea72b9b80197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8137d12c26464778d160a9ec1f89e373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a8137d12c26464778d160a9ec1f89e373">EVC_FCE_OFFSET</a>&#160;&#160;&#160;0x0A        /* The EVC_FCE field is a 12-bit counter of the frames received with bad CRC/FCS sequence. */</td></tr>
<tr class="separator:a8137d12c26464778d160a9ec1f89e373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb70f238d40984c280e51775a6b81009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aeb70f238d40984c280e51775a6b81009">EVC_FCE_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:aeb70f238d40984c280e51775a6b81009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf6c16f44f07f4ec80581d40e41dab69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#adf6c16f44f07f4ec80581d40e41dab69">EVC_FCE_MASK</a>&#160;&#160;&#160;0x0FFF</td></tr>
<tr class="separator:adf6c16f44f07f4ec80581d40e41dab69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9c257383773f483480b34467bb7c73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a1f9c257383773f483480b34467bb7c73">EVC_FFR_OFFSET</a>&#160;&#160;&#160;0x0C        /* The EVC_FFR field is a 12-bit counter of the frames rejected by the receive frame filtering function. */</td></tr>
<tr class="separator:a1f9c257383773f483480b34467bb7c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a973890cce9c99c4fa19a49e76609361a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a973890cce9c99c4fa19a49e76609361a">EVC_FFR_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a973890cce9c99c4fa19a49e76609361a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40fb9392923aa8853a2a8ebf71787f78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a40fb9392923aa8853a2a8ebf71787f78">EVC_FFR_MASK</a>&#160;&#160;&#160;0x0FFF</td></tr>
<tr class="separator:a40fb9392923aa8853a2a8ebf71787f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e4bf233997a59bcadd14c90cb4324f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a2e4bf233997a59bcadd14c90cb4324f3">EVC_OVR_OFFSET</a>&#160;&#160;&#160;0x0E        /* The EVC_OVR field is a 12-bit counter of receive overrun events */</td></tr>
<tr class="separator:a2e4bf233997a59bcadd14c90cb4324f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addeafaf68d2c545b595f7d2a2a98df06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#addeafaf68d2c545b595f7d2a2a98df06">EVC_OVR_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:addeafaf68d2c545b595f7d2a2a98df06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5746fa3f082b02fdf1a24b1e134e9ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a5746fa3f082b02fdf1a24b1e134e9ac4">EVC_OVR_MASK</a>&#160;&#160;&#160;0x0FFF</td></tr>
<tr class="separator:a5746fa3f082b02fdf1a24b1e134e9ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add3ddbf02e72afe5f25b18a31625fa34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#add3ddbf02e72afe5f25b18a31625fa34">EVC_STO_OFFSET</a>&#160;&#160;&#160;0x10        /* The EVC_STO field is a 12-bit counter of SFD Timeout Error events */</td></tr>
<tr class="separator:add3ddbf02e72afe5f25b18a31625fa34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addeafaf68d2c545b595f7d2a2a98df06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#addeafaf68d2c545b595f7d2a2a98df06">EVC_OVR_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:addeafaf68d2c545b595f7d2a2a98df06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5746fa3f082b02fdf1a24b1e134e9ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a5746fa3f082b02fdf1a24b1e134e9ac4">EVC_OVR_MASK</a>&#160;&#160;&#160;0x0FFF</td></tr>
<tr class="separator:a5746fa3f082b02fdf1a24b1e134e9ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38488aa6d5c76173d202aa27c5412de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a38488aa6d5c76173d202aa27c5412de4">EVC_PTO_OFFSET</a>&#160;&#160;&#160;0x12        /* The EVC_PTO field is a 12-bit counter of Preamble detection Timeout events */</td></tr>
<tr class="separator:a38488aa6d5c76173d202aa27c5412de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2af160176a9499ad16c4a2e5e7c2f6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad2af160176a9499ad16c4a2e5e7c2f6f">EVC_PTO_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:ad2af160176a9499ad16c4a2e5e7c2f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14850adc8b59dd13a5533cbb34b59446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a14850adc8b59dd13a5533cbb34b59446">EVC_PTO_MASK</a>&#160;&#160;&#160;0x0FFF</td></tr>
<tr class="separator:a14850adc8b59dd13a5533cbb34b59446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4330130be1fda12272189e9fe44d3a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a4330130be1fda12272189e9fe44d3a46">EVC_FWTO_OFFSET</a>&#160;&#160;&#160;0x14        /* The EVC_FWTO field is a 12-bit counter of receive frame wait timeout events */</td></tr>
<tr class="separator:a4330130be1fda12272189e9fe44d3a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac65684a8aa78451b75a53ffdda0b743e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ac65684a8aa78451b75a53ffdda0b743e">EVC_FWTO_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:ac65684a8aa78451b75a53ffdda0b743e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5a1f6d2ffc11457f2b13ed0699a9763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae5a1f6d2ffc11457f2b13ed0699a9763">EVC_FWTO_MASK</a>&#160;&#160;&#160;0x0FFF</td></tr>
<tr class="separator:ae5a1f6d2ffc11457f2b13ed0699a9763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8501837ba4b822e0f3e729375edac5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa8501837ba4b822e0f3e729375edac5c">EVC_TXFS_OFFSET</a>&#160;&#160;&#160;0x16        /* The EVC_TXFS field is a 12-bit counter of transmit frames sent. This is incremented every time a frame is sent */</td></tr>
<tr class="separator:aa8501837ba4b822e0f3e729375edac5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5ac1a72317e399ba3b651550907a6bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#af5ac1a72317e399ba3b651550907a6bd">EVC_TXFS_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:af5ac1a72317e399ba3b651550907a6bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a318c83274dec55665d208457bddf5569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a318c83274dec55665d208457bddf5569">EVC_TXFS_MASK</a>&#160;&#160;&#160;0x0FFF</td></tr>
<tr class="separator:a318c83274dec55665d208457bddf5569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39ddeb1d3e9878d14df100c78562fea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a39ddeb1d3e9878d14df100c78562fea0">EVC_HPW_OFFSET</a>&#160;&#160;&#160;0x18        /* The EVC_HPW field is a 12-bit counter of Half Period Warnings. */</td></tr>
<tr class="separator:a39ddeb1d3e9878d14df100c78562fea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e7abae2701267cb776b0368a809d205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a9e7abae2701267cb776b0368a809d205">EVC_HPW_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a9e7abae2701267cb776b0368a809d205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab58e79f94928e4dcd327fa6a2d5bd887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab58e79f94928e4dcd327fa6a2d5bd887">EVC_HPW_MASK</a>&#160;&#160;&#160;0x0FFF</td></tr>
<tr class="separator:ab58e79f94928e4dcd327fa6a2d5bd887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4651f62ad0521578c810fc5366811fac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a4651f62ad0521578c810fc5366811fac">EVC_TPW_OFFSET</a>&#160;&#160;&#160;0x1A        /* The EVC_TPW field is a 12-bit counter of Transmitter Power-Up Warnings. */</td></tr>
<tr class="separator:a4651f62ad0521578c810fc5366811fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03c2bb096d949c5927964be80cb37033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a03c2bb096d949c5927964be80cb37033">EVC_TPW_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a03c2bb096d949c5927964be80cb37033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8aa08091d826ac34891fd7e778c56f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ac8aa08091d826ac34891fd7e778c56f2">EVC_TPW_MASK</a>&#160;&#160;&#160;0x0FFF</td></tr>
<tr class="separator:ac8aa08091d826ac34891fd7e778c56f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65f7cb485c8ae57ce9738532676653dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a65f7cb485c8ae57ce9738532676653dc">EVC_RES1_OFFSET</a>&#160;&#160;&#160;0x1C        /* Please take care not to write to this register as doing so may cause the DW1000 to malfunction. */</td></tr>
<tr class="separator:a65f7cb485c8ae57ce9738532676653dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca2a54d91b9bd781fd6b093e811b996a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aca2a54d91b9bd781fd6b093e811b996a">DIAG_TMC_OFFSET</a>&#160;&#160;&#160;0x24</td></tr>
<tr class="separator:aca2a54d91b9bd781fd6b093e811b996a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48e27e34728e1ab056c5fd97f0ccedea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a48e27e34728e1ab056c5fd97f0ccedea">DIAG_TMC_LEN</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a48e27e34728e1ab056c5fd97f0ccedea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a699da5d1b8f0669842028cfeca49eef8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a699da5d1b8f0669842028cfeca49eef8">DIAG_TMC_MASK</a>&#160;&#160;&#160;0x0010</td></tr>
<tr class="separator:a699da5d1b8f0669842028cfeca49eef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cd67a43bfd6a00112880c5aa96ce6ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a1cd67a43bfd6a00112880c5aa96ce6ff">DIAG_TMC_TX_PSTM</a>&#160;&#160;&#160;0x0010      /* This test mode is provided to help support regulatory approvals spectral testing. When the TX_PSTM bit is set it enables a repeating transmission of the data from the TX_BUFFER */</td></tr>
<tr class="separator:a1cd67a43bfd6a00112880c5aa96ce6ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b0e691df1d793c6a6b9f1eb4ff263e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a5b0e691df1d793c6a6b9f1eb4ff263e5">REG_30_ID_RESERVED</a>&#160;&#160;&#160;0x30</td></tr>
<tr class="memdesc:a5b0e691df1d793c6a6b9f1eb4ff263e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register 0x30-0x35 Please take care not to write to these registers as doing so may cause the DW1000 to malfunction.  <a href="#a5b0e691df1d793c6a6b9f1eb4ff263e5">More...</a><br /></td></tr>
<tr class="separator:a5b0e691df1d793c6a6b9f1eb4ff263e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc61f132d5cb53bda95d3d2c93b2d172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#afc61f132d5cb53bda95d3d2c93b2d172">REG_31_ID_RESERVED</a>&#160;&#160;&#160;0x31</td></tr>
<tr class="separator:afc61f132d5cb53bda95d3d2c93b2d172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e81ea5c601765392539b665cf4e434d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a2e81ea5c601765392539b665cf4e434d">REG_32_ID_RESERVED</a>&#160;&#160;&#160;0x32</td></tr>
<tr class="separator:a2e81ea5c601765392539b665cf4e434d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bdee50fad8711e99a8ff029f2c93870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a8bdee50fad8711e99a8ff029f2c93870">REG_33_ID_RESERVED</a>&#160;&#160;&#160;0x33</td></tr>
<tr class="separator:a8bdee50fad8711e99a8ff029f2c93870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a543bee6b8dc9794cdb90fdfd9725c04b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a543bee6b8dc9794cdb90fdfd9725c04b">REG_34_ID_RESERVED</a>&#160;&#160;&#160;0x34</td></tr>
<tr class="separator:a543bee6b8dc9794cdb90fdfd9725c04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7da676bcc3d0bf3e9d5a031b8462edbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a7da676bcc3d0bf3e9d5a031b8462edbc">REG_35_ID_RESERVED</a>&#160;&#160;&#160;0x35</td></tr>
<tr class="separator:a7da676bcc3d0bf3e9d5a031b8462edbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1754d490d290ea2c1a2ad4d933edbaf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a1754d490d290ea2c1a2ad4d933edbaf1">PMSC_ID</a>&#160;&#160;&#160;0x36            /* Power Management System Control Block */</td></tr>
<tr class="memdesc:a1754d490d290ea2c1a2ad4d933edbaf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register PMSC.  <a href="#a1754d490d290ea2c1a2ad4d933edbaf1">More...</a><br /></td></tr>
<tr class="separator:a1754d490d290ea2c1a2ad4d933edbaf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61ca6e2ad252d7dd219806b2f9b7870b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a61ca6e2ad252d7dd219806b2f9b7870b">PMSC_LEN</a>&#160;&#160;&#160;(48)</td></tr>
<tr class="separator:a61ca6e2ad252d7dd219806b2f9b7870b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adef9d26cbeba56cbe43138649b5dd13f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#adef9d26cbeba56cbe43138649b5dd13f">PMSC_CTRL0_OFFSET</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:adef9d26cbeba56cbe43138649b5dd13f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47df7415153640ce91439054bdc3cd88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a47df7415153640ce91439054bdc3cd88">PMSC_CTRL0_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a47df7415153640ce91439054bdc3cd88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23f5a5447ab6f2c709918e199ebaed24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a23f5a5447ab6f2c709918e199ebaed24">PMSC_CTRL0_MASK</a>&#160;&#160;&#160;0xF08F847FUL    /* access mask to register PMSC_CTRL0 */</td></tr>
<tr class="separator:a23f5a5447ab6f2c709918e199ebaed24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69183ef51135c7c4bb8987e380ae1f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a69183ef51135c7c4bb8987e380ae1f8b">PMSC_CTRL0_SYSCLKS_AUTO</a>&#160;&#160;&#160;0x00000000UL    /* The system clock will run off the 19.2 MHz XTI clock until the PLL is calibrated and locked, then it will switch over the 125 MHz PLL clock */</td></tr>
<tr class="separator:a69183ef51135c7c4bb8987e380ae1f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a475bf4af9a9975ff216c945d624c8704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a475bf4af9a9975ff216c945d624c8704">PMSC_CTRL0_SYSCLKS_19M</a>&#160;&#160;&#160;0x00000001UL    /* Force system clock to be the 19.2 MHz XTI clock. */</td></tr>
<tr class="separator:a475bf4af9a9975ff216c945d624c8704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ffc4d5011724024e1c1a118626e1ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a6ffc4d5011724024e1c1a118626e1ad0">PMSC_CTRL0_SYSCLKS_125M</a>&#160;&#160;&#160;0x00000002UL    /* Force system clock to the 125 MHz PLL clock. */</td></tr>
<tr class="separator:a6ffc4d5011724024e1c1a118626e1ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c15432429411493851cfa9b17716f96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a2c15432429411493851cfa9b17716f96">PMSC_CTRL0_RXCLKS_AUTO</a>&#160;&#160;&#160;0x00000000UL    /* The RX clock will be disabled until it is required for an RX operation */</td></tr>
<tr class="separator:a2c15432429411493851cfa9b17716f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8189dcb9f9b98ae4f63e2f2e5b739111"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a8189dcb9f9b98ae4f63e2f2e5b739111">PMSC_CTRL0_RXCLKS_19M</a>&#160;&#160;&#160;0x00000004UL    /* Force RX clock enable and sourced clock from the 19.2 MHz XTI clock */</td></tr>
<tr class="separator:a8189dcb9f9b98ae4f63e2f2e5b739111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afde4276654f23382e873a9c39d1bd615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#afde4276654f23382e873a9c39d1bd615">PMSC_CTRL0_RXCLKS_125M</a>&#160;&#160;&#160;0x00000008UL    /* Force RX clock enable and sourced from the 125 MHz PLL clock */</td></tr>
<tr class="separator:afde4276654f23382e873a9c39d1bd615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39254005be53232db0ca33d067092289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a39254005be53232db0ca33d067092289">PMSC_CTRL0_RXCLKS_OFF</a>&#160;&#160;&#160;0x0000000CUL    /* Force RX clock off. */</td></tr>
<tr class="separator:a39254005be53232db0ca33d067092289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed34974edf75d0e2f21189b2cd4ce7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aed34974edf75d0e2f21189b2cd4ce7a0">PMSC_CTRL0_TXCLKS_AUTO</a>&#160;&#160;&#160;0x00000000UL    /* The TX clock will be disabled until it is required for a TX operation */</td></tr>
<tr class="separator:aed34974edf75d0e2f21189b2cd4ce7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c7032404fd74aae05f92cd4f76b87c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a8c7032404fd74aae05f92cd4f76b87c4">PMSC_CTRL0_TXCLKS_19M</a>&#160;&#160;&#160;0x00000010UL    /* Force TX clock enable and sourced clock from the 19.2 MHz XTI clock */</td></tr>
<tr class="separator:a8c7032404fd74aae05f92cd4f76b87c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6fe37f9899b0396b6f8a23241f86e69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ac6fe37f9899b0396b6f8a23241f86e69">PMSC_CTRL0_TXCLKS_125M</a>&#160;&#160;&#160;0x00000020UL    /* Force TX clock enable and sourced from the 125 MHz PLL clock */</td></tr>
<tr class="separator:ac6fe37f9899b0396b6f8a23241f86e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16dd484861370c3f19df801015d48069"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a16dd484861370c3f19df801015d48069">PMSC_CTRL0_TXCLKS_OFF</a>&#160;&#160;&#160;0x00000030UL    /* Force TX clock off */</td></tr>
<tr class="separator:a16dd484861370c3f19df801015d48069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb452cac229c2075baa5502cdbb17d9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#afb452cac229c2075baa5502cdbb17d9e">PMSC_CTRL0_FACE</a>&#160;&#160;&#160;0x00000040UL    /* Force Accumulator Clock Enable */</td></tr>
<tr class="separator:afb452cac229c2075baa5502cdbb17d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a206f9d67a93e9b452f2a5695e46a8dc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a206f9d67a93e9b452f2a5695e46a8dc1">PMSC_CTRL1_OFFSET</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:a206f9d67a93e9b452f2a5695e46a8dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ac6ad7718c6b10af49d6f020b13a0c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a3ac6ad7718c6b10af49d6f020b13a0c7">PMSC_CTRL1_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a3ac6ad7718c6b10af49d6f020b13a0c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7235ff20bae12218a1cf8d4da870d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#af7235ff20bae12218a1cf8d4da870d74">PMSC_CTRL1_MASK</a>&#160;&#160;&#160;0xFC02F802UL    /* access mask to register PMSC_CTRL1 */</td></tr>
<tr class="separator:af7235ff20bae12218a1cf8d4da870d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a732c94846902ba961f1fef14ec463982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a732c94846902ba961f1fef14ec463982">PMSC_CTRL1_ARX2INIT</a>&#160;&#160;&#160;0x00000002UL    /* Automatic transition from receive mode into the INIT state */</td></tr>
<tr class="separator:a732c94846902ba961f1fef14ec463982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2743654604f937f66bf998ed77c5311a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a2743654604f937f66bf998ed77c5311a">PMSC_CTRL1_ATXSLP</a>&#160;&#160;&#160;0x00000800UL    /* If this bit is set then the DW1000 will automatically transition into SLEEP or DEEPSLEEP mode after transmission of a frame */</td></tr>
<tr class="separator:a2743654604f937f66bf998ed77c5311a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a117c385e7a4d2c458ea64ec4b810077b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a117c385e7a4d2c458ea64ec4b810077b">PMSC_CTRL1_ARXSLP</a>&#160;&#160;&#160;0x00001000UL    /* this bit is set then the DW1000 will automatically transition into SLEEP mode after a receive attempt */</td></tr>
<tr class="separator:a117c385e7a4d2c458ea64ec4b810077b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a689fe40a07ed73abe17d1f84aa5cb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a2a689fe40a07ed73abe17d1f84aa5cb4">PMSC_CTRL1_SNOZE</a>&#160;&#160;&#160;0x00002000UL    /* Snooze Enable */</td></tr>
<tr class="separator:a2a689fe40a07ed73abe17d1f84aa5cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82667f8ab20745178fb0d09433d5654c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a82667f8ab20745178fb0d09433d5654c">PMSC_CTRL1_SNOZR</a>&#160;&#160;&#160;0x00004000UL    /* The SNOZR bit is set to allow the snooze timer to repeat twice */</td></tr>
<tr class="separator:a82667f8ab20745178fb0d09433d5654c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe32e4ec0fe6b897a199cab9d32f73b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#afe32e4ec0fe6b897a199cab9d32f73b4">PMSC_CTRL1_PLLSYN</a>&#160;&#160;&#160;0x00008000UL    /* This enables a special 1 GHz clock used for some external SYNC modes */</td></tr>
<tr class="separator:afe32e4ec0fe6b897a199cab9d32f73b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82f73b08a15dfe055e4e7fc193de0348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a82f73b08a15dfe055e4e7fc193de0348">PMSC_CTRL1_LDERUNE</a>&#160;&#160;&#160;0x00020000UL    /* This bit enables the running of the LDE algorithm */</td></tr>
<tr class="separator:a82f73b08a15dfe055e4e7fc193de0348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bb840f9886b2525e8ccfc3201075faf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a6bb840f9886b2525e8ccfc3201075faf">PMSC_CTRL1_KHZCLKDIV_MASK</a>&#160;&#160;&#160;0xFC000000UL    /* Kilohertz clock divisor */</td></tr>
<tr class="separator:a6bb840f9886b2525e8ccfc3201075faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1a4682c7378f1f98513925510e92fa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad1a4682c7378f1f98513925510e92fa8">PMSC_CTRL1_PKTSEQ_DISABLE</a>&#160;&#160;&#160;0x00		/* writing this to PMSC CONTROL 1 register (bits 10-3) disables PMSC control of analog RF subsystems */</td></tr>
<tr class="separator:ad1a4682c7378f1f98513925510e92fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba8e4fbd1daa742c3a4770d5cce8b4d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aba8e4fbd1daa742c3a4770d5cce8b4d3">PMSC_CTRL1_PKTSEQ_ENABLE</a>&#160;&#160;&#160;0xE7		/* writing this to PMSC CONTROL 1 register (bits 10-3) enables PMSC control of analog RF subsystems */</td></tr>
<tr class="separator:aba8e4fbd1daa742c3a4770d5cce8b4d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f4f8ce55fa089f7a06dacf923b41cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a2f4f8ce55fa089f7a06dacf923b41cc4">PMSC_RES1_OFFSET</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:a2f4f8ce55fa089f7a06dacf923b41cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa832661374df8856c6502bd256baf0b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa832661374df8856c6502bd256baf0b7">PMSC_SNOZT_OFFSET</a>&#160;&#160;&#160;0x0C            /* PMSC Snooze Time Register */</td></tr>
<tr class="separator:aa832661374df8856c6502bd256baf0b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2ee62d5c67dc342ad3f8b71107c1a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa2ee62d5c67dc342ad3f8b71107c1a15">PMSC_SNOZT_LEN</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:aa2ee62d5c67dc342ad3f8b71107c1a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a65c58bfe49d92dd261c77ff3c66e55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a7a65c58bfe49d92dd261c77ff3c66e55">PMSC_RES2_OFFSET</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a7a65c58bfe49d92dd261c77ff3c66e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05ddedfac024274c902fee58f7714a0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a05ddedfac024274c902fee58f7714a0a">PMSC_RES3_OFFSET</a>&#160;&#160;&#160;0x24</td></tr>
<tr class="separator:a05ddedfac024274c902fee58f7714a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34c25bbff805a217fc77605cfec5a2c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a34c25bbff805a217fc77605cfec5a2c0">PMSC_TXFINESEQ_OFFSET</a>&#160;&#160;&#160;0x26		/* Writing PMSC_TXFINESEQ_DIS_MASK disables fine grain sequencing in the transmitter*/</td></tr>
<tr class="separator:a34c25bbff805a217fc77605cfec5a2c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb2951cc267c1c69f1a53aaafd6ce572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#acb2951cc267c1c69f1a53aaafd6ce572">PMSC_TXFINESEQ_DIS_MASK</a>&#160;&#160;&#160;(0x0)</td></tr>
<tr class="separator:acb2951cc267c1c69f1a53aaafd6ce572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ff98a425e0142f46b41e027abb53dd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a8ff98a425e0142f46b41e027abb53dd0">PMSC_TXFINESEQ_EN_MASK</a>&#160;&#160;&#160;(0B74)      /* Writing PMSC_TXFINESEQ_EN_MASK enables fine grain sequencing in the transmitter*/</td></tr>
<tr class="separator:a8ff98a425e0142f46b41e027abb53dd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4db0c211744c357c1d0301c605dad3d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a4db0c211744c357c1d0301c605dad3d1">PMSC_LEDC_OFFSET</a>&#160;&#160;&#160;0x28</td></tr>
<tr class="separator:a4db0c211744c357c1d0301c605dad3d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66feeadb98c9da5431b2ef7f5efbb103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a66feeadb98c9da5431b2ef7f5efbb103">PMSC_LEDC_LEN</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a66feeadb98c9da5431b2ef7f5efbb103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5061fa428a5372eab20cda9c0face9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab5061fa428a5372eab20cda9c0face9a">PMSC_LEDC_MASK</a>&#160;&#160;&#160;0x000001FFUL    /* 32-bit LED control register. */</td></tr>
<tr class="separator:ab5061fa428a5372eab20cda9c0face9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd3fe6ae9b1d47826c8cad00e3c7b2e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#acd3fe6ae9b1d47826c8cad00e3c7b2e3">PMSC_LEDC_BLINK_TIM_MASK</a>&#160;&#160;&#160;0x000000FFUL    /* This field determines how long the LEDs remain lit after an event that causes them to be set on. default 0x20 give 0x20 * 14mS = 400mS */</td></tr>
<tr class="separator:acd3fe6ae9b1d47826c8cad00e3c7b2e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71c897168b93c43afd381f73ea5d9df2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a71c897168b93c43afd381f73ea5d9df2">PMSC_LEDC_BLNKEN</a>&#160;&#160;&#160;0x00000100UL    /* Blink Enable. When this bit is set to 1 the LED blink feature is enabled. */</td></tr>
<tr class="separator:a71c897168b93c43afd381f73ea5d9df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63dc73bb021e5206c4ac9b301391ed6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a63dc73bb021e5206c4ac9b301391ed6f">REG_37_ID_RESERVED</a>&#160;&#160;&#160;0x37</td></tr>
<tr class="memdesc:a63dc73bb021e5206c4ac9b301391ed6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register 0x37-0x3F Please take care not to write to these registers as doing so may cause the DW1000 to malfunction.  <a href="#a63dc73bb021e5206c4ac9b301391ed6f">More...</a><br /></td></tr>
<tr class="separator:a63dc73bb021e5206c4ac9b301391ed6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84986d73b8804caa49a40ef2da4fd3a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a84986d73b8804caa49a40ef2da4fd3a3">REG_38_ID_RESERVED</a>&#160;&#160;&#160;0x38</td></tr>
<tr class="separator:a84986d73b8804caa49a40ef2da4fd3a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab47cb4f29a73f4d25e7d8f1014d3edcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ab47cb4f29a73f4d25e7d8f1014d3edcf">REG_39_ID_RESERVED</a>&#160;&#160;&#160;0x39</td></tr>
<tr class="separator:ab47cb4f29a73f4d25e7d8f1014d3edcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa880e073b49854cb0ae4605be01c4b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aa880e073b49854cb0ae4605be01c4b13">REG_3A_ID_RESERVED</a>&#160;&#160;&#160;0x3A</td></tr>
<tr class="separator:aa880e073b49854cb0ae4605be01c4b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51cf4a1cccca45351fae79f66834c574"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a51cf4a1cccca45351fae79f66834c574">REG_3B_ID_RESERVED</a>&#160;&#160;&#160;0x3B</td></tr>
<tr class="separator:a51cf4a1cccca45351fae79f66834c574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae88749321a3af332f16832d850db22f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ae88749321a3af332f16832d850db22f9">REG_3C_ID_RESERVED</a>&#160;&#160;&#160;0x3C</td></tr>
<tr class="separator:ae88749321a3af332f16832d850db22f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a439113304bdebc2999fce9f815e24586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#a439113304bdebc2999fce9f815e24586">REG_3D_ID_RESERVED</a>&#160;&#160;&#160;0x3D</td></tr>
<tr class="separator:a439113304bdebc2999fce9f815e24586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad17ecde9c1e3885edbf956231ae6166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#aad17ecde9c1e3885edbf956231ae6166">REG_3E_ID_RESERVED</a>&#160;&#160;&#160;0x3E</td></tr>
<tr class="separator:aad17ecde9c1e3885edbf956231ae6166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1b6c20bc2bb2d15dde853b46648bedc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dw1000__regs_8h.html#ad1b6c20bc2bb2d15dde853b46648bedc">REG_3F_ID_RESERVED</a>&#160;&#160;&#160;0x3F</td></tr>
<tr class="separator:ad1b6c20bc2bb2d15dde853b46648bedc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DW1000 Register Definitions This file supports assembler and C development for DW1000 enabled devices. </p>
<hr/>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<p>Copyright 2015 (c) DecaWave Ltd, Dublin, Ireland.</p>
<p>All rights reserved. </p>

<p class="definition">Definition in file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ab1c85fa05050ad44ea5051eb88761595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1c85fa05050ad44ea5051eb88761595">&#9670;&nbsp;</a></span>ACC_MEM_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACC_MEM_ID&#160;&#160;&#160;0x25            /* Read access to accumulator data */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register ACC_MEM. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00632">632</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a1efb43e72e48328820488d31ab1047a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1efb43e72e48328820488d31ab1047a0">&#9670;&nbsp;</a></span>ACC_MEM_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACC_MEM_LEN&#160;&#160;&#160;(4064)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00633">633</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a0212af5b0a9409bd8d93028a58acb3cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0212af5b0a9409bd8d93028a58acb3cb">&#9670;&nbsp;</a></span>ACK_RESP_T_ACK_TIM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACK_RESP_T_ACK_TIM_MASK&#160;&#160;&#160;0xFF000000UL    /* Auto-Acknowledgement turn-around Time */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00464">464</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a83578ad2176080283f41c70a467fd899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83578ad2176080283f41c70a467fd899">&#9670;&nbsp;</a></span>ACK_RESP_T_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACK_RESP_T_ID&#160;&#160;&#160;0x1A            /* Acknowledgement Time and Response Time */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register ACK_RESP_T. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00458">458</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a27ec12552bef40f4424025faa0b55326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27ec12552bef40f4424025faa0b55326">&#9670;&nbsp;</a></span>ACK_RESP_T_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACK_RESP_T_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00459">459</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a9fc87d68983f223cd220d27993c0a944"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fc87d68983f223cd220d27993c0a944">&#9670;&nbsp;</a></span>ACK_RESP_T_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACK_RESP_T_MASK&#160;&#160;&#160;0xFF0FFFFFUL    /* Acknowledgement Time and Response access mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00461">461</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad8f994a2ff2e5aa3ed84f58e7bec72f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8f994a2ff2e5aa3ed84f58e7bec72f7">&#9670;&nbsp;</a></span>ACK_RESP_T_W4R_TIM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACK_RESP_T_W4R_TIM_MASK&#160;&#160;&#160;0x000FFFFFUL    /* Wait-for-Response turn-around Time 20 bit field */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00462">462</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a5febbbdaf1106b4221789092221343f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5febbbdaf1106b4221789092221343f7">&#9670;&nbsp;</a></span>ACK_TIM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACK_TIM_MASK&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a0212af5b0a9409bd8d93028a58acb3cb">ACK_RESP_T_ACK_TIM_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00465">465</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="abdb79f7c7d23a8bb38cce35fdaf300b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdb79f7c7d23a8bb38cce35fdaf300b1">&#9670;&nbsp;</a></span>AGC_CFG_STS_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AGC_CFG_STS_ID&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#adc13b30d26e4a593ff6e095456bf1f1f">AGC_CTRL_ID</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00572">572</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa029d724b9e14b221d26551eaf70c1f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa029d724b9e14b221d26551eaf70c1f2">&#9670;&nbsp;</a></span>AGC_CTRL1_DIS_AM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AGC_CTRL1_DIS_AM&#160;&#160;&#160;0x0001          /* Disable AGC Measurement. The DIS_AM bit is set by default. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00577">577</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a360162316fb5455111499d19f4f28783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a360162316fb5455111499d19f4f28783">&#9670;&nbsp;</a></span>AGC_CTRL1_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AGC_CTRL1_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00575">575</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad29f839a7beb766775ec2972e03ba9f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad29f839a7beb766775ec2972e03ba9f0">&#9670;&nbsp;</a></span>AGC_CTRL1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AGC_CTRL1_MASK&#160;&#160;&#160;0x0001          /* access mask to AGC configuration and control register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00576">576</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a79be47137b7c4658044ccffeb48416c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79be47137b7c4658044ccffeb48416c3">&#9670;&nbsp;</a></span>AGC_CTRL1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AGC_CTRL1_OFFSET&#160;&#160;&#160;(0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00574">574</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="adc13b30d26e4a593ff6e095456bf1f1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc13b30d26e4a593ff6e095456bf1f1f">&#9670;&nbsp;</a></span>AGC_CTRL_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AGC_CTRL_ID&#160;&#160;&#160;0x23            /* Automatic Gain Control configuration */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register AGC_CTRL Please take care to write to this register as doing so may cause the DW1000 to malfunction. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00570">570</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a52e40b7c0fcddf03805efe89c8665c25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52e40b7c0fcddf03805efe89c8665c25">&#9670;&nbsp;</a></span>AGC_CTRL_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AGC_CTRL_LEN&#160;&#160;&#160;(32)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00571">571</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="afc8d16853a3bfd51f4e7397b3367ba92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc8d16853a3bfd51f4e7397b3367ba92">&#9670;&nbsp;</a></span>AGC_STAT1_EDG1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AGC_STAT1_EDG1_MASK&#160;&#160;&#160;0x0007C0        /* This 5-bit gain value relates to input noise power measurement. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00601">601</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae2a4cedf1d7834c6f54a7471cbac9a39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2a4cedf1d7834c6f54a7471cbac9a39">&#9670;&nbsp;</a></span>AGC_STAT1_EDG2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AGC_STAT1_EDG2_MASK&#160;&#160;&#160;0x0FF800        /* This 9-bit value relates to the input noise power measurement. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00602">602</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa059625223f1c93e7a8f3e0a2efdc519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa059625223f1c93e7a8f3e0a2efdc519">&#9670;&nbsp;</a></span>AGC_STAT1_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AGC_STAT1_LEN&#160;&#160;&#160;(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00599">599</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa5b256aac9fcf0dd4165ce32d1b66f1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5b256aac9fcf0dd4165ce32d1b66f1a">&#9670;&nbsp;</a></span>AGC_STAT1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AGC_STAT1_MASK&#160;&#160;&#160;0x0FFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00600">600</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a0c33b5ff976992c271e303c5c815ca74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c33b5ff976992c271e303c5c815ca74">&#9670;&nbsp;</a></span>AGC_STAT1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AGC_STAT1_OFFSET&#160;&#160;&#160;(0x1E)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00598">598</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a66f62811af74f309594595c1b6ba2993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66f62811af74f309594595c1b6ba2993">&#9670;&nbsp;</a></span>AGC_TUNE1_16M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AGC_TUNE1_16M&#160;&#160;&#160;0x8870</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00583">583</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="af953c0c10fbe0428f29f037666a21128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af953c0c10fbe0428f29f037666a21128">&#9670;&nbsp;</a></span>AGC_TUNE1_64M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AGC_TUNE1_64M&#160;&#160;&#160;0x889B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00584">584</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae706dca2b7ceeb205bf162515fa266eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae706dca2b7ceeb205bf162515fa266eb">&#9670;&nbsp;</a></span>AGC_TUNE1_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AGC_TUNE1_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00581">581</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a5a544379e0dfaa239640ed1053c48393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a544379e0dfaa239640ed1053c48393">&#9670;&nbsp;</a></span>AGC_TUNE1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AGC_TUNE1_MASK&#160;&#160;&#160;0xFFFF          /* It is a 16-bit tuning register for the AGC. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00582">582</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a53fb544ae97c1681df165517fd9509fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53fb544ae97c1681df165517fd9509fa">&#9670;&nbsp;</a></span>AGC_TUNE1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AGC_TUNE1_OFFSET&#160;&#160;&#160;(0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00580">580</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a71d0c6a9bbc22acb52df28ba3d83e06a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71d0c6a9bbc22acb52df28ba3d83e06a">&#9670;&nbsp;</a></span>AGC_TUNE2_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AGC_TUNE2_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00588">588</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ac5ed4d9fae03e7a4518f3efc1cb945d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5ed4d9fae03e7a4518f3efc1cb945d6">&#9670;&nbsp;</a></span>AGC_TUNE2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AGC_TUNE2_MASK&#160;&#160;&#160;0xFFFFFFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00589">589</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="af1377f7cc8b55a125b196d44e7a06c00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1377f7cc8b55a125b196d44e7a06c00">&#9670;&nbsp;</a></span>AGC_TUNE2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AGC_TUNE2_OFFSET&#160;&#160;&#160;(0x0C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00587">587</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a67ae31369241e086d5f37000e8e1baaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67ae31369241e086d5f37000e8e1baaf">&#9670;&nbsp;</a></span>AGC_TUNE2_VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AGC_TUNE2_VAL&#160;&#160;&#160;0X2502A907UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00590">590</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="acc2f0574b4df48e43f43ecfe0495c0ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc2f0574b4df48e43f43ecfe0495c0ac">&#9670;&nbsp;</a></span>AGC_TUNE3_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AGC_TUNE3_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00594">594</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aecded8a6981d2582fe4d51d9df005239"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecded8a6981d2582fe4d51d9df005239">&#9670;&nbsp;</a></span>AGC_TUNE3_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AGC_TUNE3_MASK&#160;&#160;&#160;0xFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00595">595</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="af173ebe2ec472c031a6626267ca657a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af173ebe2ec472c031a6626267ca657a1">&#9670;&nbsp;</a></span>AGC_TUNE3_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AGC_TUNE3_OFFSET&#160;&#160;&#160;(0x12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00593">593</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a85e71404a9a6fcb6fd3a703a1384e60e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85e71404a9a6fcb6fd3a703a1384e60e">&#9670;&nbsp;</a></span>AGC_TUNE3_VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AGC_TUNE3_VAL&#160;&#160;&#160;0X0055</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00596">596</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a8dac9017117cd4a875c52f3ab19b9459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dac9017117cd4a875c52f3ab19b9459">&#9670;&nbsp;</a></span>AON_ADDR_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_ADDR_LEN&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01007">1007</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a6886d434f1da81ef4e5b0830ead5fe49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6886d434f1da81ef4e5b0830ead5fe49">&#9670;&nbsp;</a></span>AON_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_ADDR_OFFSET&#160;&#160;&#160;0x04    /* AON Direct Access Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01006">1006</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a3a4a0a2690ec8308bbed731e508d78a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a4a0a2690ec8308bbed731e508d78a1">&#9670;&nbsp;</a></span>AON_CFG0_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_CFG0_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01011">1011</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa62ac34cfbbece6c79cf3348cc127813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa62ac34cfbbece6c79cf3348cc127813">&#9670;&nbsp;</a></span>AON_CFG0_LPCLKDIVA_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_CFG0_LPCLKDIVA_MASK&#160;&#160;&#160;0x0000FFE0UL    /* divider count for dividing the raw DW1000 XTAL oscillator frequency to set an LP clock frequency */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01017">1017</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa809ab8ea04431e57142201f7889c3c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa809ab8ea04431e57142201f7889c3c0">&#9670;&nbsp;</a></span>AON_CFG0_LPCLKDIVA_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_CFG0_LPCLKDIVA_SHIFT&#160;&#160;&#160;(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01018">1018</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a005d59a4b943d60c55a71f2d851c8500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a005d59a4b943d60c55a71f2d851c8500">&#9670;&nbsp;</a></span>AON_CFG0_LPDIV_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_CFG0_LPDIV_EN&#160;&#160;&#160;0x00000010UL    /* Low power divider enable configuration */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01016">1016</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a3fc76d75d4bef1c9860a39e707ea6cff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fc76d75d4bef1c9860a39e707ea6cff">&#9670;&nbsp;</a></span>AON_CFG0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_CFG0_OFFSET&#160;&#160;&#160;0x06    /* 32-bit configuration register for the always on block. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01010">1010</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a1ba2a11ab33d71fbc81a796ad3931544"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ba2a11ab33d71fbc81a796ad3931544">&#9670;&nbsp;</a></span>AON_CFG0_SLEEP_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_CFG0_SLEEP_EN&#160;&#160;&#160;0x00000001UL    /* This is the sleep enable configuration bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01012">1012</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a229aed932487bd1e08711368ab2a4c1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a229aed932487bd1e08711368ab2a4c1b">&#9670;&nbsp;</a></span>AON_CFG0_SLEEP_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_CFG0_SLEEP_SHIFT&#160;&#160;&#160;(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01020">1020</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aceafa0a8db0d0f88cfe2c6e8f9f3a940"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aceafa0a8db0d0f88cfe2c6e8f9f3a940">&#9670;&nbsp;</a></span>AON_CFG0_SLEEP_TIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_CFG0_SLEEP_TIM&#160;&#160;&#160;0xFFFF0000UL    /* Sleep time. This field configures the sleep time count elapse value */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01019">1019</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad568dc0af2c764b5af4ea6420502a8eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad568dc0af2c764b5af4ea6420502a8eb">&#9670;&nbsp;</a></span>AON_CFG0_WAKE_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_CFG0_WAKE_CNT&#160;&#160;&#160;0x00000008UL    /* Wake when sleep counter elapses */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01015">1015</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a8e8f9ee38cb656e587dc4d4436320f3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e8f9ee38cb656e587dc4d4436320f3d">&#9670;&nbsp;</a></span>AON_CFG0_WAKE_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_CFG0_WAKE_PIN&#160;&#160;&#160;0x00000002UL    /* Wake using WAKEUP pin */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01013">1013</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad18a512a9327173447033138217760a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad18a512a9327173447033138217760a9">&#9670;&nbsp;</a></span>AON_CFG0_WAKE_SPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_CFG0_WAKE_SPI&#160;&#160;&#160;0x00000004UL    /* Wake using SPI access SPICSn */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01014">1014</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aecf610f716a70a3b93d6df9876056189"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecf610f716a70a3b93d6df9876056189">&#9670;&nbsp;</a></span>AON_CFG1_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_CFG1_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01023">1023</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae19275e73e76cbb3b6537a4aa8fadeef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae19275e73e76cbb3b6537a4aa8fadeef">&#9670;&nbsp;</a></span>AON_CFG1_LPOSC_CAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_CFG1_LPOSC_CAL&#160;&#160;&#160;0x0004  /* This bit enables the calibration function that measures the period of the ICs internal low powered oscillator */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01027">1027</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a14c0c2e95423716c37ee6f86bd7eca23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14c0c2e95423716c37ee6f86bd7eca23">&#9670;&nbsp;</a></span>AON_CFG1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_CFG1_MASK&#160;&#160;&#160;0x0007  /* aceess mask to AON_CFG1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01024">1024</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa24dfe3eb871169f8d819b42f24fd5ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa24dfe3eb871169f8d819b42f24fd5ec">&#9670;&nbsp;</a></span>AON_CFG1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_CFG1_OFFSET&#160;&#160;&#160;0x0A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01022">1022</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aaedf4e829178c0e532addf1d3cb569e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaedf4e829178c0e532addf1d3cb569e3">&#9670;&nbsp;</a></span>AON_CFG1_SLEEP_CEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_CFG1_SLEEP_CEN&#160;&#160;&#160;0x0001  /* This bit enables the sleep counter */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01025">1025</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa583b3e857a48c00091838025460b5f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa583b3e857a48c00091838025460b5f0">&#9670;&nbsp;</a></span>AON_CFG1_SMXX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_CFG1_SMXX&#160;&#160;&#160;0x0002  /* This bit needs to be set to 0 for correct operation in the SLEEP state within the DW1000 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01026">1026</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a28d2ed3153249fe8326f7ff48c61299d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28d2ed3153249fe8326f7ff48c61299d">&#9670;&nbsp;</a></span>AON_CTRL_DCA_ENAB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_CTRL_DCA_ENAB&#160;&#160;&#160;0x80    /* Direct AON memory access enable bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01001">1001</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a1c7f27b95e7f38b6a3110f77734a1b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c7f27b95e7f38b6a3110f77734a1b3b">&#9670;&nbsp;</a></span>AON_CTRL_DCA_READ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_CTRL_DCA_READ&#160;&#160;&#160;0x08    /* Direct AON memory access read */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01000">1000</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a958509a6bdb4e7187613b4861f94662f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a958509a6bdb4e7187613b4861f94662f">&#9670;&nbsp;</a></span>AON_CTRL_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_CTRL_LEN&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00995">995</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a803f2fd029265728b3eb77dfc0f99c30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a803f2fd029265728b3eb77dfc0f99c30">&#9670;&nbsp;</a></span>AON_CTRL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_CTRL_MASK&#160;&#160;&#160;0x8F    /* access mask to AON_CTRL register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00996">996</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="abdb48465a9bee40a54a7286f9b2a6880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdb48465a9bee40a54a7286f9b2a6880">&#9670;&nbsp;</a></span>AON_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_CTRL_OFFSET&#160;&#160;&#160;0x02    /* The bits in this register in general cause direct activity within the AON block with respect to the stored AON memory */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00994">994</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a6eb7cdafc7a631bc828efe790106df02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eb7cdafc7a631bc828efe790106df02">&#9670;&nbsp;</a></span>AON_CTRL_RESTORE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_CTRL_RESTORE&#160;&#160;&#160;0x01    /* When this bit is set the DW1000 will copy the user configurations from the AON memory to the host interface register set. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00997">997</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ac02edd9b807602556bc5c2cbe1fbc2b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac02edd9b807602556bc5c2cbe1fbc2b3">&#9670;&nbsp;</a></span>AON_CTRL_SAVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_CTRL_SAVE&#160;&#160;&#160;0x02    /* When this bit is set the DW1000 will copy the user configurations from the host interface register set into the AON memory */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00998">998</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad0f0d81f95cae15b4a1e1f333574908b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0f0d81f95cae15b4a1e1f333574908b">&#9670;&nbsp;</a></span>AON_CTRL_UPL_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_CTRL_UPL_CFG&#160;&#160;&#160;0x04    /* Upload the AON block configurations to the AON  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00999">999</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a7ffeee6d9c8e85864bbe38055aeb2426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ffeee6d9c8e85864bbe38055aeb2426">&#9670;&nbsp;</a></span>AON_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_ID&#160;&#160;&#160;0x2C            /* Always-On register set */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00980">980</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a7e725d6b59dfb523178e2857fb408b3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e725d6b59dfb523178e2857fb408b3c">&#9670;&nbsp;</a></span>AON_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_LEN&#160;&#160;&#160;(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00981">981</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a3f70d1f90bba9ac31149ad8ac3c8b474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f70d1f90bba9ac31149ad8ac3c8b474">&#9670;&nbsp;</a></span>AON_RDAT_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_RDAT_LEN&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01004">1004</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad342007f0b84ffdc0ea2c431e40e0e2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad342007f0b84ffdc0ea2c431e40e0e2d">&#9670;&nbsp;</a></span>AON_RDAT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_RDAT_OFFSET&#160;&#160;&#160;0x03    /* AON Direct Access Read Data Result */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01003">1003</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a28ad376343554ebc3f7a3475ccaa9564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28ad376343554ebc3f7a3475ccaa9564">&#9670;&nbsp;</a></span>AON_WCFG_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_WCFG_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00984">984</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ace140d81d8829783460d6f345fafeaf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace140d81d8829783460d6f345fafeaf9">&#9670;&nbsp;</a></span>AON_WCFG_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_WCFG_MASK&#160;&#160;&#160;0x09CB  /* access mask to AON_WCFG register*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00985">985</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a9c6d3e939a818b86a682f5036d28a949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c6d3e939a818b86a682f5036d28a949">&#9670;&nbsp;</a></span>AON_WCFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_WCFG_OFFSET&#160;&#160;&#160;0x00    /* used to control what the DW1000 IC does as it wakes up from low-power SLEEP or DEEPSLEEPstates. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00983">983</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a2067654c115ff4a5bcfdc46e14a82bec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2067654c115ff4a5bcfdc46e14a82bec">&#9670;&nbsp;</a></span>AON_WCFG_ONW_L64P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_WCFG_ONW_L64P&#160;&#160;&#160;0x0080  /* On Wake-up load the Length64 receiver operating parameter set */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00990">990</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a7de6678c73c5756cf0b6f79198ca2d28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7de6678c73c5756cf0b6f79198ca2d28">&#9670;&nbsp;</a></span>AON_WCFG_ONW_LDC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_WCFG_ONW_LDC&#160;&#160;&#160;0x0040  /* On Wake-up load configurations from the AON memory into the host interface register set */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00989">989</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a00d19e75b1f96841e86db610bd0ba854"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00d19e75b1f96841e86db610bd0ba854">&#9670;&nbsp;</a></span>AON_WCFG_ONW_LEUI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_WCFG_ONW_LEUI&#160;&#160;&#160;0x0008  /* On Wake-up load the EUI from OTP memory into Register file: 0x01  Extended Unique Identifier. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00988">988</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a42da53b46c64a18daacccc119472d1e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42da53b46c64a18daacccc119472d1e8">&#9670;&nbsp;</a></span>AON_WCFG_ONW_LLDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_WCFG_ONW_LLDE&#160;&#160;&#160;0x0800  /* On Wake-up load the LDE microcode. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00992">992</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="af623a555fdac58d9d8186e0adbfaa897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af623a555fdac58d9d8186e0adbfaa897">&#9670;&nbsp;</a></span>AON_WCFG_ONW_RADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_WCFG_ONW_RADC&#160;&#160;&#160;0x0001  /* On Wake-up Run the (temperature and voltage) Analog-to-Digital Convertors */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00986">986</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a0f9ed45921b55cff487a42b265550e32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f9ed45921b55cff487a42b265550e32">&#9670;&nbsp;</a></span>AON_WCFG_ONW_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_WCFG_ONW_RX&#160;&#160;&#160;0x0002  /* On Wake-up turn on the Receiver */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00987">987</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a805a60d37c53b0fdb15ca1ba962960cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a805a60d37c53b0fdb15ca1ba962960cd">&#9670;&nbsp;</a></span>AON_WCFG_PRES_SLEEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_WCFG_PRES_SLEEP&#160;&#160;&#160;0x0100  /* Preserve Sleep. This bit determines what the DW1000 does with respect to the ARXSLP and ATXSLP sleep controls */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00991">991</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad95a63eb647f5a2cad80d983f0da2b7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad95a63eb647f5a2cad80d983f0da2b7d">&#9670;&nbsp;</a></span>BOOSTNORM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BOOSTNORM_MASK&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#aeab14c62869352356cb3473fe463c013">TX_POWER_BOOSTNORM_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00497">497</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="af15ede5bd01ba16e0525ef3aad052f39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15ede5bd01ba16e0525ef3aad052f39">&#9670;&nbsp;</a></span>BOOSTP125_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BOOSTP125_MASK&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a41a9923a9e640039cb3ac17f9ec4430d">TX_POWER_BOOSTP125_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00506">506</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a7682877a033b199bc97482628417262b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7682877a033b199bc97482628417262b">&#9670;&nbsp;</a></span>BOOSTP250_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BOOSTP250_MASK&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#aaa5a5759faec86e0e9c53c0ed7bcafd5">TX_POWER_BOOSTP250_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00503">503</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a4a73722c0e0456602799ff1aa89efeec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a73722c0e0456602799ff1aa89efeec">&#9670;&nbsp;</a></span>BOOSTP500_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BOOSTP500_MASK&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a66a77e8398c77b86a86498fbd89204a3">TX_POWER_BOOSTP500_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00500">500</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a5b3c15de4ef4cd357ab27395fddb1334"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b3c15de4ef4cd357ab27395fddb1334">&#9670;&nbsp;</a></span>CHAN_CTRL_DWSFD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHAN_CTRL_DWSFD&#160;&#160;&#160;0x00020000UL    /* Bit 17 This bit enables a non-standard DecaWave proprietary SFD sequence. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00538">538</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="afd4f07bd1926872d31ddbdcc4e6c4eae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd4f07bd1926872d31ddbdcc4e6c4eae">&#9670;&nbsp;</a></span>CHAN_CTRL_DWSFD_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHAN_CTRL_DWSFD_SHIFT&#160;&#160;&#160;(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00539">539</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a659796dad40972afb8d683ef325873bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a659796dad40972afb8d683ef325873bf">&#9670;&nbsp;</a></span>CHAN_CTRL_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHAN_CTRL_ID&#160;&#160;&#160;0x1F            /* Channel Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register CHAN_CTRL. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00517">517</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a887f6e0d2a3c37f0ddc8535270a9954e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a887f6e0d2a3c37f0ddc8535270a9954e">&#9670;&nbsp;</a></span>CHAN_CTRL_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHAN_CTRL_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00518">518</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a5f7df4fc1885f5599d993b72929397e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f7df4fc1885f5599d993b72929397e9">&#9670;&nbsp;</a></span>CHAN_CTRL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHAN_CTRL_MASK&#160;&#160;&#160;0xFFFF00FFUL    /* Channel Control Register access mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00520">520</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab60fff0e718c8d3b8d9cef5255651cb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab60fff0e718c8d3b8d9cef5255651cb9">&#9670;&nbsp;</a></span>CHAN_CTRL_RNSSFD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHAN_CTRL_RNSSFD&#160;&#160;&#160;0x00200000UL    /* Bit 21 Non-standard SFD in the receiver */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00542">542</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab9912f826f42b2bc25b3ffc3b867a133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9912f826f42b2bc25b3ffc3b867a133">&#9670;&nbsp;</a></span>CHAN_CTRL_RNSSFD_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHAN_CTRL_RNSSFD_SHIFT&#160;&#160;&#160;(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00543">543</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad311918bbc43e0bfe6aa3041c9c8c05a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad311918bbc43e0bfe6aa3041c9c8c05a">&#9670;&nbsp;</a></span>CHAN_CTRL_RX_CHAN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHAN_CTRL_RX_CHAN_MASK&#160;&#160;&#160;0x000000F0UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00524">524</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab31fbfba6deddc3b066c976cb061fe58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab31fbfba6deddc3b066c976cb061fe58">&#9670;&nbsp;</a></span>CHAN_CTRL_RX_CHAN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHAN_CTRL_RX_CHAN_SHIFT&#160;&#160;&#160;(4)             /* Bits 4..7        RX channel number 0-15 selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00525">525</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a33b18f2b522f5b474e59d0f633debd8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33b18f2b522f5b474e59d0f633debd8f">&#9670;&nbsp;</a></span>CHAN_CTRL_RX_PCOD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHAN_CTRL_RX_PCOD_MASK&#160;&#160;&#160;0xF8000000UL    /* Bits 27..31      RX Preamble Code selection, 1 to 24. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00535">535</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa2be3fbb26192809a2582881b0fc2f71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2be3fbb26192809a2582881b0fc2f71">&#9670;&nbsp;</a></span>CHAN_CTRL_RX_PCOD_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHAN_CTRL_RX_PCOD_SHIFT&#160;&#160;&#160;(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00536">536</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a48ee1111fb4783b00468848d0f8ac265"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48ee1111fb4783b00468848d0f8ac265">&#9670;&nbsp;</a></span>CHAN_CTRL_RXFPRF_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHAN_CTRL_RXFPRF_16&#160;&#160;&#160;0x00040000UL    /* Specify (Force) RX Pulse Repetition Rate: 00 = 4 MHz, 01 = 16 MHz, 10 = 64MHz. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00531">531</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a2d40c19d0274ed221518b9b9faf7d419"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d40c19d0274ed221518b9b9faf7d419">&#9670;&nbsp;</a></span>CHAN_CTRL_RXFPRF_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHAN_CTRL_RXFPRF_4&#160;&#160;&#160;0x00000000UL    /* Specify (Force) RX Pulse Repetition Rate: 00 = 4 MHz, 01 = 16 MHz, 10 = 64MHz. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00530">530</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aba94964a1316b970a83f9d58b75a0736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba94964a1316b970a83f9d58b75a0736">&#9670;&nbsp;</a></span>CHAN_CTRL_RXFPRF_64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHAN_CTRL_RXFPRF_64&#160;&#160;&#160;0x00080000UL    /* Specify (Force) RX Pulse Repetition Rate: 00 = 4 MHz, 01 = 16 MHz, 10 = 64MHz. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00532">532</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a1f8203d66e71f8f925e37f870eee3cef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f8203d66e71f8f925e37f870eee3cef">&#9670;&nbsp;</a></span>CHAN_CTRL_RXFPRF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHAN_CTRL_RXFPRF_MASK&#160;&#160;&#160;0x000C0000UL    /* Bits 18..19      Specify (Force) RX Pulse Repetition Rate: 00 = 4 MHz, 01 = 16 MHz, 10 = 64MHz. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00527">527</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a4d8cecc5c652174a0e72e1887a40718a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d8cecc5c652174a0e72e1887a40718a">&#9670;&nbsp;</a></span>CHAN_CTRL_RXFPRF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHAN_CTRL_RXFPRF_SHIFT&#160;&#160;&#160;(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00528">528</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="af95e8a27d2d64e9d76efde5faea194f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af95e8a27d2d64e9d76efde5faea194f2">&#9670;&nbsp;</a></span>CHAN_CTRL_TNSSFD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHAN_CTRL_TNSSFD&#160;&#160;&#160;0x00100000UL    /* Bit 20 Non-standard SFD in the transmitter */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00540">540</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a28e0bd26789e64f72cb904b72264676b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28e0bd26789e64f72cb904b72264676b">&#9670;&nbsp;</a></span>CHAN_CTRL_TNSSFD_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHAN_CTRL_TNSSFD_SHIFT&#160;&#160;&#160;(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00541">541</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a6e5c161278f26a1500644b28715dd515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e5c161278f26a1500644b28715dd515">&#9670;&nbsp;</a></span>CHAN_CTRL_TX_CHAN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHAN_CTRL_TX_CHAN_MASK&#160;&#160;&#160;0x0000000FUL    /* Supported channels are 1, 2, 3, 4, 5, and 7.*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00521">521</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae8b6e63a26f78e4657dda1ddbb8dcbe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8b6e63a26f78e4657dda1ddbb8dcbe2">&#9670;&nbsp;</a></span>CHAN_CTRL_TX_CHAN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHAN_CTRL_TX_CHAN_SHIFT&#160;&#160;&#160;(0)             /* Bits 0..3        TX channel number 0-15 selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00522">522</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="adde65805e955073b30b2cfa69dd5f81f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adde65805e955073b30b2cfa69dd5f81f">&#9670;&nbsp;</a></span>CHAN_CTRL_TX_PCOD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHAN_CTRL_TX_PCOD_MASK&#160;&#160;&#160;0x07C00000UL    /* Bits 22..26      TX Preamble Code selection, 1 to 24. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00533">533</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a7c23de45958fae1715023e3bd96f30c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c23de45958fae1715023e3bd96f30c2">&#9670;&nbsp;</a></span>CHAN_CTRL_TX_PCOD_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHAN_CTRL_TX_PCOD_SHIFT&#160;&#160;&#160;(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00534">534</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab3f179ac04e0b35ebe909f67b0e294ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3f179ac04e0b35ebe909f67b0e294ab">&#9670;&nbsp;</a></span>CIR_MXG_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CIR_MXG_MASK&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#aff69b2bc8efbe47473e2c1892e71c5f9">RX_EQUAL_CIR_MXG_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00372">372</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="adfb450c2a2bc3aaa20d2e19ffed4f8d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfb450c2a2bc3aaa20d2e19ffed4f8d7">&#9670;&nbsp;</a></span>CIR_MXG_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CIR_MXG_SHIFT&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a5400f1a48aadb19c1738d82bec88d41c">RX_EQUAL_CIR_MXG_SHIFT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00373">373</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa92f33f5e885c9b027aa981257a7cda6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa92f33f5e885c9b027aa981257a7cda6">&#9670;&nbsp;</a></span>CLEAR_ALLRXERROR_EVENTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLEAR_ALLRXERROR_EVENTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="dw1000__regs_8h.html#ab22cd81ecf063bed0870875c16c368e4">SYS_STATUS_RXPHE</a> | <a class="code" href="dw1000__regs_8h.html#a4fd3dd0109e04c895eed63dae6ba5b8f">SYS_STATUS_RXFCE</a> | <a class="code" href="dw1000__regs_8h.html#a6c1bfd6270ab6fab0cb93d95103f3bef">SYS_STATUS_RXRFSL</a> | \</div><div class="line">                                SYS_STATUS_RXSFDTO | <a class="code" href="dw1000__regs_8h.html#ae9f0e5dfa940b236fd41d1bea2ae1522">SYS_STATUS_RXRFTO</a> | <a class="code" href="dw1000__regs_8h.html#a2b75469680e446c4158dcf03afec9f27">SYS_STATUS_RXPTO</a> |\</div><div class="line">                                SYS_STATUS_AFFREJ | <a class="code" href="dw1000__regs_8h.html#ad623901bc5c639bb502865040e464448">SYS_STATUS_LDEERR</a>) <span class="comment">/* Clear all RX event flags after an rx error */</span></div><div class="ttc" id="dw1000__regs_8h_html_ae9f0e5dfa940b236fd41d1bea2ae1522"><div class="ttname"><a href="dw1000__regs_8h.html#ae9f0e5dfa940b236fd41d1bea2ae1522">SYS_STATUS_RXRFTO</a></div><div class="ttdeci">#define SYS_STATUS_RXRFTO</div><div class="ttdef"><b>Definition:</b> <a href="dw1000__regs_8h_source.html#l00264">dw1000_regs.h:264</a></div></div>
<div class="ttc" id="dw1000__regs_8h_html_a4fd3dd0109e04c895eed63dae6ba5b8f"><div class="ttname"><a href="dw1000__regs_8h.html#a4fd3dd0109e04c895eed63dae6ba5b8f">SYS_STATUS_RXFCE</a></div><div class="ttdeci">#define SYS_STATUS_RXFCE</div><div class="ttdef"><b>Definition:</b> <a href="dw1000__regs_8h_source.html#l00261">dw1000_regs.h:261</a></div></div>
<div class="ttc" id="dw1000__regs_8h_html_ad623901bc5c639bb502865040e464448"><div class="ttname"><a href="dw1000__regs_8h.html#ad623901bc5c639bb502865040e464448">SYS_STATUS_LDEERR</a></div><div class="ttdeci">#define SYS_STATUS_LDEERR</div><div class="ttdef"><b>Definition:</b> <a href="dw1000__regs_8h_source.html#l00265">dw1000_regs.h:265</a></div></div>
<div class="ttc" id="dw1000__regs_8h_html_a2b75469680e446c4158dcf03afec9f27"><div class="ttname"><a href="dw1000__regs_8h.html#a2b75469680e446c4158dcf03afec9f27">SYS_STATUS_RXPTO</a></div><div class="ttdeci">#define SYS_STATUS_RXPTO</div><div class="ttdef"><b>Definition:</b> <a href="dw1000__regs_8h_source.html#l00268">dw1000_regs.h:268</a></div></div>
<div class="ttc" id="dw1000__regs_8h_html_a6c1bfd6270ab6fab0cb93d95103f3bef"><div class="ttname"><a href="dw1000__regs_8h.html#a6c1bfd6270ab6fab0cb93d95103f3bef">SYS_STATUS_RXRFSL</a></div><div class="ttdeci">#define SYS_STATUS_RXRFSL</div><div class="ttdef"><b>Definition:</b> <a href="dw1000__regs_8h_source.html#l00263">dw1000_regs.h:263</a></div></div>
<div class="ttc" id="dw1000__regs_8h_html_ab22cd81ecf063bed0870875c16c368e4"><div class="ttname"><a href="dw1000__regs_8h.html#ab22cd81ecf063bed0870875c16c368e4">SYS_STATUS_RXPHE</a></div><div class="ttdeci">#define SYS_STATUS_RXPHE</div><div class="ttdef"><b>Definition:</b> <a href="dw1000__regs_8h_source.html#l00258">dw1000_regs.h:258</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00291">291</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aca7e764e5539c10a4f06692e0eef2921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca7e764e5539c10a4f06692e0eef2921">&#9670;&nbsp;</a></span>CLEAR_ALLRXGOOD_EVENTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLEAR_ALLRXGOOD_EVENTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="dw1000__regs_8h.html#a8d863c1facd288b683c9593b5bb16f13">SYS_STATUS_RXDFR</a> | <a class="code" href="dw1000__regs_8h.html#a87448e3ba3e8ed00210836e730fc3018">SYS_STATUS_RXFCG</a> | <a class="code" href="dw1000__regs_8h.html#ab4fd1c78d5f09fb5559c4f48a26a4245">SYS_STATUS_RXPRD</a> | \</div><div class="line">                                SYS_STATUS_RXSFDD | <a class="code" href="dw1000__regs_8h.html#afaba7d9ecbab0d415786401508f3f32b">SYS_STATUS_RXPHD</a> | <a class="code" href="dw1000__regs_8h.html#a70b544d858c4690fe470f161c01b1268">SYS_STATUS_LDEDONE</a>) <span class="comment">/* Clear all RX event flags after a packet reception */</span></div><div class="ttc" id="dw1000__regs_8h_html_a87448e3ba3e8ed00210836e730fc3018"><div class="ttname"><a href="dw1000__regs_8h.html#a87448e3ba3e8ed00210836e730fc3018">SYS_STATUS_RXFCG</a></div><div class="ttdeci">#define SYS_STATUS_RXFCG</div><div class="ttdef"><b>Definition:</b> <a href="dw1000__regs_8h_source.html#l00260">dw1000_regs.h:260</a></div></div>
<div class="ttc" id="dw1000__regs_8h_html_ab4fd1c78d5f09fb5559c4f48a26a4245"><div class="ttname"><a href="dw1000__regs_8h.html#ab4fd1c78d5f09fb5559c4f48a26a4245">SYS_STATUS_RXPRD</a></div><div class="ttdeci">#define SYS_STATUS_RXPRD</div><div class="ttdef"><b>Definition:</b> <a href="dw1000__regs_8h_source.html#l00254">dw1000_regs.h:254</a></div></div>
<div class="ttc" id="dw1000__regs_8h_html_a70b544d858c4690fe470f161c01b1268"><div class="ttname"><a href="dw1000__regs_8h.html#a70b544d858c4690fe470f161c01b1268">SYS_STATUS_LDEDONE</a></div><div class="ttdeci">#define SYS_STATUS_LDEDONE</div><div class="ttdef"><b>Definition:</b> <a href="dw1000__regs_8h_source.html#l00256">dw1000_regs.h:256</a></div></div>
<div class="ttc" id="dw1000__regs_8h_html_afaba7d9ecbab0d415786401508f3f32b"><div class="ttname"><a href="dw1000__regs_8h.html#afaba7d9ecbab0d415786401508f3f32b">SYS_STATUS_RXPHD</a></div><div class="ttdeci">#define SYS_STATUS_RXPHD</div><div class="ttdef"><b>Definition:</b> <a href="dw1000__regs_8h_source.html#l00257">dw1000_regs.h:257</a></div></div>
<div class="ttc" id="dw1000__regs_8h_html_a8d863c1facd288b683c9593b5bb16f13"><div class="ttname"><a href="dw1000__regs_8h.html#a8d863c1facd288b683c9593b5bb16f13">SYS_STATUS_RXDFR</a></div><div class="ttdeci">#define SYS_STATUS_RXDFR</div><div class="ttdef"><b>Definition:</b> <a href="dw1000__regs_8h_source.html#l00259">dw1000_regs.h:259</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00287">287</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ade323f926df2c969ab7a86c32611991f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade323f926df2c969ab7a86c32611991f">&#9670;&nbsp;</a></span>CLEAR_ALLTX_EVENTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLEAR_ALLTX_EVENTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="dw1000__regs_8h.html#a7dda0978b03da373d6c0fd61d67eff43">SYS_STATUS_AAT</a> | <a class="code" href="dw1000__regs_8h.html#a22c420d91ef571d486205c01ecf3bd89">SYS_STATUS_TXFRB</a> | <a class="code" href="dw1000__regs_8h.html#ae0a39895392e9dc99b28fc7bb669ca27">SYS_STATUS_TXPRS</a> | \</div><div class="line">                                SYS_STATUS_TXPHS | <a class="code" href="dw1000__regs_8h.html#a52acd338ad5b409cf37eb741ff48c012">SYS_STATUS_TXFRS</a> ) <span class="comment">/* Clear all TX event flags */</span></div><div class="ttc" id="dw1000__regs_8h_html_a52acd338ad5b409cf37eb741ff48c012"><div class="ttname"><a href="dw1000__regs_8h.html#a52acd338ad5b409cf37eb741ff48c012">SYS_STATUS_TXFRS</a></div><div class="ttdeci">#define SYS_STATUS_TXFRS</div><div class="ttdef"><b>Definition:</b> <a href="dw1000__regs_8h_source.html#l00252">dw1000_regs.h:252</a></div></div>
<div class="ttc" id="dw1000__regs_8h_html_a22c420d91ef571d486205c01ecf3bd89"><div class="ttname"><a href="dw1000__regs_8h.html#a22c420d91ef571d486205c01ecf3bd89">SYS_STATUS_TXFRB</a></div><div class="ttdeci">#define SYS_STATUS_TXFRB</div><div class="ttdef"><b>Definition:</b> <a href="dw1000__regs_8h_source.html#l00249">dw1000_regs.h:249</a></div></div>
<div class="ttc" id="dw1000__regs_8h_html_a7dda0978b03da373d6c0fd61d67eff43"><div class="ttname"><a href="dw1000__regs_8h.html#a7dda0978b03da373d6c0fd61d67eff43">SYS_STATUS_AAT</a></div><div class="ttdeci">#define SYS_STATUS_AAT</div><div class="ttdef"><b>Definition:</b> <a href="dw1000__regs_8h_source.html#l00248">dw1000_regs.h:248</a></div></div>
<div class="ttc" id="dw1000__regs_8h_html_ae0a39895392e9dc99b28fc7bb669ca27"><div class="ttname"><a href="dw1000__regs_8h.html#ae0a39895392e9dc99b28fc7bb669ca27">SYS_STATUS_TXPRS</a></div><div class="ttdeci">#define SYS_STATUS_TXPRS</div><div class="ttdef"><b>Definition:</b> <a href="dw1000__regs_8h_source.html#l00250">dw1000_regs.h:250</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00295">295</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aaa2d1a1171af97ea7c1e995fdecd7ede"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa2d1a1171af97ea7c1e995fdecd7ede">&#9670;&nbsp;</a></span>CLEAR_DBLBUFF_EVENTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLEAR_DBLBUFF_EVENTS&#160;&#160;&#160;(<a class="el" href="dw1000__regs_8h.html#a8d863c1facd288b683c9593b5bb16f13">SYS_STATUS_RXDFR</a> | <a class="el" href="dw1000__regs_8h.html#a87448e3ba3e8ed00210836e730fc3018">SYS_STATUS_RXFCG</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00289">289</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="adde0bdec35fb5f74129979b580d1b6ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adde0bdec35fb5f74129979b580d1b6ec">&#9670;&nbsp;</a></span>DEV_ID_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEV_ID_ID&#160;&#160;&#160;0x00            /* Device ID register, includes revision info (0xDECA0130) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register DEV_ID. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00027">27</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a88ba9044299b033fb9049456ef46f745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88ba9044299b033fb9049456ef46f745">&#9670;&nbsp;</a></span>DEV_ID_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEV_ID_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00028">28</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a716fe0e6c9a9bee84ff309452917203e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a716fe0e6c9a9bee84ff309452917203e">&#9670;&nbsp;</a></span>DEV_ID_MODEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEV_ID_MODEL_MASK&#160;&#160;&#160;0x0000FF00UL    /* The MODEL identifies the device. The DW1000 is device type 0x01 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00032">32</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a450563eea76c5fb89c6f7fff6b6246af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a450563eea76c5fb89c6f7fff6b6246af">&#9670;&nbsp;</a></span>DEV_ID_REV_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEV_ID_REV_MASK&#160;&#160;&#160;0x0000000FUL    /* Revision */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00030">30</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aef64e743e85739fe9496a2335277b893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef64e743e85739fe9496a2335277b893">&#9670;&nbsp;</a></span>DEV_ID_RIDTAG_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEV_ID_RIDTAG_MASK&#160;&#160;&#160;0xFFFF0000UL    /* Register Identification Tag 0XDECA */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00033">33</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad2116e027f77e7268e5756cee266f7c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2116e027f77e7268e5756cee266f7c1">&#9670;&nbsp;</a></span>DEV_ID_VER_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEV_ID_VER_MASK&#160;&#160;&#160;0x000000F0UL    /* Version */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00031">31</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a48e27e34728e1ab056c5fd97f0ccedea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48e27e34728e1ab056c5fd97f0ccedea">&#9670;&nbsp;</a></span>DIAG_TMC_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIAG_TMC_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01178">1178</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a699da5d1b8f0669842028cfeca49eef8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a699da5d1b8f0669842028cfeca49eef8">&#9670;&nbsp;</a></span>DIAG_TMC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIAG_TMC_MASK&#160;&#160;&#160;0x0010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01179">1179</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aca2a54d91b9bd781fd6b093e811b996a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca2a54d91b9bd781fd6b093e811b996a">&#9670;&nbsp;</a></span>DIAG_TMC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIAG_TMC_OFFSET&#160;&#160;&#160;0x24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01177">1177</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a1cd67a43bfd6a00112880c5aa96ce6ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cd67a43bfd6a00112880c5aa96ce6ff">&#9670;&nbsp;</a></span>DIAG_TMC_TX_PSTM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIAG_TMC_TX_PSTM&#160;&#160;&#160;0x0010      /* This test mode is provided to help support regulatory approvals spectral testing. When the TX_PSTM bit is set it enables a repeating transmission of the data from the TX_BUFFER */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01180">1180</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a346df097307fe29dd8bae37dd6568d47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a346df097307fe29dd8bae37dd6568d47">&#9670;&nbsp;</a></span>DIG_DIAG_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIG_DIAG_ID&#160;&#160;&#160;0x2F        /* Digital Diagnostics Interface */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register DIG_DIAG Digital Diagnostics interface. It contains a number of sub-registers that give diagnostics information. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01109">1109</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="add59074874babc5dc3d415324c014411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add59074874babc5dc3d415324c014411">&#9670;&nbsp;</a></span>DIG_DIAG_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIG_DIAG_LEN&#160;&#160;&#160;(41)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01110">1110</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aeeb032f790064644a9a069bbc44ad1df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeeb032f790064644a9a069bbc44ad1df">&#9670;&nbsp;</a></span>DRX_CONF_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRX_CONF_ID&#160;&#160;&#160;0x27            /* Digital Receiver configuration */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register DRX_CONF Digital Receiver configuration block. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00825">825</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa1cad283cfb9abccb852ef00051d90be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1cad283cfb9abccb852ef00051d90be">&#9670;&nbsp;</a></span>DRX_CONF_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRX_CONF_LEN&#160;&#160;&#160;(44)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00826">826</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a3d2d45182fc03e8bd4d2a29ecea4ff78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d2d45182fc03e8bd4d2a29ecea4ff78">&#9670;&nbsp;</a></span>DRX_DRX_TUNE4H_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRX_DRX_TUNE4H_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00862">862</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab91e384996af45e0598dd06b10f8df68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab91e384996af45e0598dd06b10f8df68">&#9670;&nbsp;</a></span>DRX_DRX_TUNE4H_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRX_DRX_TUNE4H_MASK&#160;&#160;&#160;0xFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00863">863</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a3600de1032eaa8222d4d1eadd6a849ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3600de1032eaa8222d4d1eadd6a849ce">&#9670;&nbsp;</a></span>DRX_DRX_TUNE4HOFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRX_DRX_TUNE4HOFFSET&#160;&#160;&#160;0x26    /* 7.2.40.10 Sub-Register 0x27:26  DRX_TUNE4H */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00861">861</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a36b3910db34febdb56300155e1ae92a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36b3910db34febdb56300155e1ae92a0">&#9670;&nbsp;</a></span>DRX_PRETOC_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRX_PRETOC_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00857">857</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a2adabc65df1b354a948d286c7c600608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2adabc65df1b354a948d286c7c600608">&#9670;&nbsp;</a></span>DRX_PRETOC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRX_PRETOC_MASK&#160;&#160;&#160;0xFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00858">858</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a8bf334a35563c11450e282f83d11fe1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bf334a35563c11450e282f83d11fe1a">&#9670;&nbsp;</a></span>DRX_PRETOC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRX_PRETOC_OFFSET&#160;&#160;&#160;0x24    /* 7.2.40.9 Sub-Register 0x27:24  DRX_PRETOC */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00856">856</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a576952cc6c1843e124511dfe8a4fe1c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a576952cc6c1843e124511dfe8a4fe1c4">&#9670;&nbsp;</a></span>DRX_SFDTOC_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRX_SFDTOC_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00852">852</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a01ca3a89240a45927903227b15b4dc06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01ca3a89240a45927903227b15b4dc06">&#9670;&nbsp;</a></span>DRX_SFDTOC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRX_SFDTOC_MASK&#160;&#160;&#160;0xFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00853">853</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a2afc5244fc9f25f9d06acffb1ab8fa72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2afc5244fc9f25f9d06acffb1ab8fa72">&#9670;&nbsp;</a></span>DRX_SFDTOC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRX_SFDTOC_OFFSET&#160;&#160;&#160;0x20    /* 7.2.40.7 Sub-Register 0x27:20  DRX_SFDTOC */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00851">851</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a12fa4ca184c4e66e62fcd47eac2f80de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12fa4ca184c4e66e62fcd47eac2f80de">&#9670;&nbsp;</a></span>DRX_TUNE0b_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRX_TUNE0b_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00829">829</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab85b466ce6d153bf0a4575cdc9f7a75e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab85b466ce6d153bf0a4575cdc9f7a75e">&#9670;&nbsp;</a></span>DRX_TUNE0b_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRX_TUNE0b_MASK&#160;&#160;&#160;0xFFFF  /* 7.2.40.2 Sub-Register 0x27:02  DRX_TUNE0b */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00830">830</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a262206be802e66852d5b5453bf79c934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a262206be802e66852d5b5453bf79c934">&#9670;&nbsp;</a></span>DRX_TUNE0b_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRX_TUNE0b_OFFSET&#160;&#160;&#160;(0x02)  /* sub-register 0x02 is a 16-bit tuning register. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00828">828</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa7ed280de4615c861be1e58807185bb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7ed280de4615c861be1e58807185bb7">&#9670;&nbsp;</a></span>DRX_TUNE1a_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRX_TUNE1a_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00834">834</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="af2033013ec49679f9cf55b4a1a0b0b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2033013ec49679f9cf55b4a1a0b0b17">&#9670;&nbsp;</a></span>DRX_TUNE1a_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRX_TUNE1a_MASK&#160;&#160;&#160;0xFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00835">835</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a580c67ce447ed4030c723641cbf96906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a580c67ce447ed4030c723641cbf96906">&#9670;&nbsp;</a></span>DRX_TUNE1a_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRX_TUNE1a_OFFSET&#160;&#160;&#160;0x04    /* 7.2.40.3 Sub-Register 0x27:04  DRX_TUNE1a */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00833">833</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a3f0d2ea8d693edc0eed5b0b9c90c6577"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f0d2ea8d693edc0eed5b0b9c90c6577">&#9670;&nbsp;</a></span>DRX_TUNE1b_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRX_TUNE1b_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00839">839</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a4cb5d8c43625fb5205b4910947b1bec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cb5d8c43625fb5205b4910947b1bec2">&#9670;&nbsp;</a></span>DRX_TUNE1b_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRX_TUNE1b_MASK&#160;&#160;&#160;0xFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00840">840</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a734c93492e12a41e47a35706ac399d85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a734c93492e12a41e47a35706ac399d85">&#9670;&nbsp;</a></span>DRX_TUNE1b_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRX_TUNE1b_OFFSET&#160;&#160;&#160;0x06    /* 7.2.40.4 Sub-Register 0x27:06  DRX_TUNE1b */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00838">838</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a3298d77ea3d410d6a06c134a4d038fea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3298d77ea3d410d6a06c134a4d038fea">&#9670;&nbsp;</a></span>DRX_TUNE2_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRX_TUNE2_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00844">844</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a1250f7086e1ba934db5df4bd19acc647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1250f7086e1ba934db5df4bd19acc647">&#9670;&nbsp;</a></span>DRX_TUNE2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRX_TUNE2_MASK&#160;&#160;&#160;0xFFFFFFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00845">845</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad5c2d9596a9d0382fb795561be1ac8ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5c2d9596a9d0382fb795561be1ac8ed">&#9670;&nbsp;</a></span>DRX_TUNE2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRX_TUNE2_OFFSET&#160;&#160;&#160;0x08    /* 7.2.40.5 Sub-Register 0x27:08  DRX_TUNE2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00843">843</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa85e1173814848419e1d71b15ba059f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa85e1173814848419e1d71b15ba059f9">&#9670;&nbsp;</a></span>DX_TIME_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DX_TIME_ID&#160;&#160;&#160;0x0A            /* Delayed Send or Receive Time (40-bit) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register DX_TIME. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00158">158</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a345d206d0d1b936f01f24847c9257810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a345d206d0d1b936f01f24847c9257810">&#9670;&nbsp;</a></span>DX_TIME_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DX_TIME_LEN&#160;&#160;&#160;(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00159">159</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a51c1b66351b1b1d837675a39ce69f3cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51c1b66351b1b1d837675a39ce69f3cf">&#9670;&nbsp;</a></span>EC_CTRL_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EC_CTRL_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00611">611</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ac4c125dba3af551a53f99fdead682ce3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4c125dba3af551a53f99fdead682ce3">&#9670;&nbsp;</a></span>EC_CTRL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EC_CTRL_MASK&#160;&#160;&#160;0x00000FFBUL    /* sub-register 0x00 is the External clock synchronisation counter configuration register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00612">612</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae387a95682925af3d85811debb9a9deb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae387a95682925af3d85811debb9a9deb">&#9670;&nbsp;</a></span>EC_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EC_CTRL_OFFSET&#160;&#160;&#160;(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00610">610</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae5ef98ccb4256ca95dd1d82969c2ce32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5ef98ccb4256ca95dd1d82969c2ce32">&#9670;&nbsp;</a></span>EC_CTRL_OSRSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EC_CTRL_OSRSM&#160;&#160;&#160;0x00000002UL    /* External receive synchronisation mode enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00614">614</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad3e34bdba4efe80254f2c76eb0e64ea0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3e34bdba4efe80254f2c76eb0e64ea0">&#9670;&nbsp;</a></span>EC_CTRL_OSTRM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EC_CTRL_OSTRM&#160;&#160;&#160;0x00000800UL    /* External timebase reset mode enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00616">616</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab10edc82f84aa9b8e606fd28cbc814b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab10edc82f84aa9b8e606fd28cbc814b0">&#9670;&nbsp;</a></span>EC_CTRL_OSTSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EC_CTRL_OSTSM&#160;&#160;&#160;0x00000001UL    /* External transmit synchronisation mode enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00613">613</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a63b90d34bff80c53f7fb9a9c0d853416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63b90d34bff80c53f7fb9a9c0d853416">&#9670;&nbsp;</a></span>EC_CTRL_PLLLCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EC_CTRL_PLLLCK&#160;&#160;&#160;0x04            /* PLL lock detect enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00615">615</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aee56ce64ac9c1bdf797722746bcb363a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee56ce64ac9c1bdf797722746bcb363a">&#9670;&nbsp;</a></span>EC_CTRL_WAIT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EC_CTRL_WAIT_MASK&#160;&#160;&#160;0x000007F8UL    /* Wait counter used for external transmit synchronisation and external timebase reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00617">617</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a061d9fc7cbde9cbd52605052cdacbb83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a061d9fc7cbde9cbd52605052cdacbb83">&#9670;&nbsp;</a></span>EC_GOLP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EC_GOLP&#160;&#160;&#160;(0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00623">623</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a8cd3c5aaf495b636ad67f0123de3b3d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cd3c5aaf495b636ad67f0123de3b3d5">&#9670;&nbsp;</a></span>EC_GOLP_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EC_GOLP_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00624">624</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a0b31072a8e5b1437a97311d65d95d689"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b31072a8e5b1437a97311d65d95d689">&#9670;&nbsp;</a></span>EC_GOLP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EC_GOLP_MASK&#160;&#160;&#160;0x0000003FUL    /* sub-register 0x08 is the External clock offset to first path 1 GHz counter, EC_GOLP */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00625">625</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab6ded3470d4c16ea332eaf61988393be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6ded3470d4c16ea332eaf61988393be">&#9670;&nbsp;</a></span>EC_GOLP_OFFSET_EXT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EC_GOLP_OFFSET_EXT_MASK&#160;&#160;&#160;0x0000003FUL    /* This register contains the 1 GHz count from the arrival of the RMARKER and the next edge of the external clock. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00626">626</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="af99c72e0f1a569dc609f3051ec718cd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af99c72e0f1a569dc609f3051ec718cd4">&#9670;&nbsp;</a></span>EC_RXTC_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EC_RXTC_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00620">620</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a6f9c3307f0b17446bdd0e66b7c369610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f9c3307f0b17446bdd0e66b7c369610">&#9670;&nbsp;</a></span>EC_RXTC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EC_RXTC_MASK&#160;&#160;&#160;0xFFFFFFFFUL    /* External clock synchronisation counter captured on RMARKER */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00621">621</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a944fcba8fad02674572defcfcab42de2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a944fcba8fad02674572defcfcab42de2">&#9670;&nbsp;</a></span>EC_RXTC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EC_RXTC_OFFSET&#160;&#160;&#160;(0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00619">619</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a6311bbf884dcfdfbdc3574fb3f731f95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6311bbf884dcfdfbdc3574fb3f731f95">&#9670;&nbsp;</a></span>EUI_64_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EUI_64_ID&#160;&#160;&#160;0x01            /* IEEE Extended Unique Identifier (63:0) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register EUI_64. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00038">38</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ac4eb89f8b178d7cac9c924c7c695c35b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4eb89f8b178d7cac9c924c7c695c35b">&#9670;&nbsp;</a></span>EUI_64_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EUI_64_LEN&#160;&#160;&#160;(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00039">39</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a30c37d84da279fb0eded62720670f7b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30c37d84da279fb0eded62720670f7b1">&#9670;&nbsp;</a></span>EVC_CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_CLR&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01117">1117</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a97cdea71a5d710d8bc65f9e53bfd7314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97cdea71a5d710d8bc65f9e53bfd7314">&#9670;&nbsp;</a></span>EVC_CTRL_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_CTRL_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01114">1114</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa5451bfd1ea67c37dc965fe627fb0be2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5451bfd1ea67c37dc965fe627fb0be2">&#9670;&nbsp;</a></span>EVC_CTRL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_CTRL_MASK&#160;&#160;&#160;0x00000003UL/* access mask to Register for bits should always be set to zero to avoid any malfunction of the device. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01115">1115</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a27948e560dd4a8b83ae7c0f43ed0cfd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27948e560dd4a8b83ae7c0f43ed0cfd2">&#9670;&nbsp;</a></span>EVC_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_CTRL_OFFSET&#160;&#160;&#160;0x00        /* Event Counter Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01113">1113</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a68593068b7a65b192ee6796eee753a4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68593068b7a65b192ee6796eee753a4a">&#9670;&nbsp;</a></span>EVC_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_EN&#160;&#160;&#160;0x00000001UL/* Event Counters Enable bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01116">1116</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aeb70f238d40984c280e51775a6b81009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb70f238d40984c280e51775a6b81009">&#9670;&nbsp;</a></span>EVC_FCE_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_FCE_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01134">1134</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="adf6c16f44f07f4ec80581d40e41dab69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf6c16f44f07f4ec80581d40e41dab69">&#9670;&nbsp;</a></span>EVC_FCE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_FCE_MASK&#160;&#160;&#160;0x0FFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01135">1135</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a8137d12c26464778d160a9ec1f89e373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8137d12c26464778d160a9ec1f89e373">&#9670;&nbsp;</a></span>EVC_FCE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_FCE_OFFSET&#160;&#160;&#160;0x0A        /* The EVC_FCE field is a 12-bit counter of the frames received with bad CRC/FCS sequence. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01133">1133</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a722e559c5c28318f8008f5a66e1e1f21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a722e559c5c28318f8008f5a66e1e1f21">&#9670;&nbsp;</a></span>EVC_FCG_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_FCG_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01130">1130</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a9d1e69337ea254d7370dea72b9b80197"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d1e69337ea254d7370dea72b9b80197">&#9670;&nbsp;</a></span>EVC_FCG_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_FCG_MASK&#160;&#160;&#160;0x0FFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01131">1131</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae46706c2abd00be022094a51cd95e70d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae46706c2abd00be022094a51cd95e70d">&#9670;&nbsp;</a></span>EVC_FCG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_FCG_OFFSET&#160;&#160;&#160;0x08        /* The EVC_FCG field is a 12-bit counter of the frames received with good CRC/FCS sequence. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01129">1129</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a973890cce9c99c4fa19a49e76609361a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a973890cce9c99c4fa19a49e76609361a">&#9670;&nbsp;</a></span>EVC_FFR_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_FFR_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01139">1139</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a40fb9392923aa8853a2a8ebf71787f78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40fb9392923aa8853a2a8ebf71787f78">&#9670;&nbsp;</a></span>EVC_FFR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_FFR_MASK&#160;&#160;&#160;0x0FFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01140">1140</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a1f9c257383773f483480b34467bb7c73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f9c257383773f483480b34467bb7c73">&#9670;&nbsp;</a></span>EVC_FFR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_FFR_OFFSET&#160;&#160;&#160;0x0C        /* The EVC_FFR field is a 12-bit counter of the frames rejected by the receive frame filtering function. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01138">1138</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ac65684a8aa78451b75a53ffdda0b743e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac65684a8aa78451b75a53ffdda0b743e">&#9670;&nbsp;</a></span>EVC_FWTO_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_FWTO_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01157">1157</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae5a1f6d2ffc11457f2b13ed0699a9763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5a1f6d2ffc11457f2b13ed0699a9763">&#9670;&nbsp;</a></span>EVC_FWTO_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_FWTO_MASK&#160;&#160;&#160;0x0FFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01158">1158</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a4330130be1fda12272189e9fe44d3a46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4330130be1fda12272189e9fe44d3a46">&#9670;&nbsp;</a></span>EVC_FWTO_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_FWTO_OFFSET&#160;&#160;&#160;0x14        /* The EVC_FWTO field is a 12-bit counter of receive frame wait timeout events */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01156">1156</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a9e7abae2701267cb776b0368a809d205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e7abae2701267cb776b0368a809d205">&#9670;&nbsp;</a></span>EVC_HPW_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_HPW_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01166">1166</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab58e79f94928e4dcd327fa6a2d5bd887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab58e79f94928e4dcd327fa6a2d5bd887">&#9670;&nbsp;</a></span>EVC_HPW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_HPW_MASK&#160;&#160;&#160;0x0FFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01167">1167</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a39ddeb1d3e9878d14df100c78562fea0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39ddeb1d3e9878d14df100c78562fea0">&#9670;&nbsp;</a></span>EVC_HPW_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_HPW_OFFSET&#160;&#160;&#160;0x18        /* The EVC_HPW field is a 12-bit counter of Half Period Warnings. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01165">1165</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="addeafaf68d2c545b595f7d2a2a98df06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addeafaf68d2c545b595f7d2a2a98df06">&#9670;&nbsp;</a></span>EVC_OVR_LEN <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_OVR_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01148">1148</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="addeafaf68d2c545b595f7d2a2a98df06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addeafaf68d2c545b595f7d2a2a98df06">&#9670;&nbsp;</a></span>EVC_OVR_LEN <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_OVR_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01148">1148</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a5746fa3f082b02fdf1a24b1e134e9ac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5746fa3f082b02fdf1a24b1e134e9ac4">&#9670;&nbsp;</a></span>EVC_OVR_MASK <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_OVR_MASK&#160;&#160;&#160;0x0FFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01149">1149</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a5746fa3f082b02fdf1a24b1e134e9ac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5746fa3f082b02fdf1a24b1e134e9ac4">&#9670;&nbsp;</a></span>EVC_OVR_MASK <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_OVR_MASK&#160;&#160;&#160;0x0FFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01149">1149</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a2e4bf233997a59bcadd14c90cb4324f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e4bf233997a59bcadd14c90cb4324f3">&#9670;&nbsp;</a></span>EVC_OVR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_OVR_OFFSET&#160;&#160;&#160;0x0E        /* The EVC_OVR field is a 12-bit counter of receive overrun events */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01142">1142</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a273cee3fdeebb091e0c58e19658e6c4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a273cee3fdeebb091e0c58e19658e6c4a">&#9670;&nbsp;</a></span>EVC_PHE_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_PHE_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01121">1121</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a0a00f042b3fa0d0b4d4e9fad5efe6b80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a00f042b3fa0d0b4d4e9fad5efe6b80">&#9670;&nbsp;</a></span>EVC_PHE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_PHE_MASK&#160;&#160;&#160;0x0FFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01122">1122</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a9258f5f4cf7a7cd9f681d462e6b60259"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9258f5f4cf7a7cd9f681d462e6b60259">&#9670;&nbsp;</a></span>EVC_PHE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_PHE_OFFSET&#160;&#160;&#160;0x04        /* PHR Error Event Counter */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01120">1120</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad2af160176a9499ad16c4a2e5e7c2f6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2af160176a9499ad16c4a2e5e7c2f6f">&#9670;&nbsp;</a></span>EVC_PTO_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_PTO_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01152">1152</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a14850adc8b59dd13a5533cbb34b59446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14850adc8b59dd13a5533cbb34b59446">&#9670;&nbsp;</a></span>EVC_PTO_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_PTO_MASK&#160;&#160;&#160;0x0FFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01153">1153</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a38488aa6d5c76173d202aa27c5412de4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38488aa6d5c76173d202aa27c5412de4">&#9670;&nbsp;</a></span>EVC_PTO_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_PTO_OFFSET&#160;&#160;&#160;0x12        /* The EVC_PTO field is a 12-bit counter of Preamble detection Timeout events */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01151">1151</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a65f7cb485c8ae57ce9738532676653dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65f7cb485c8ae57ce9738532676653dc">&#9670;&nbsp;</a></span>EVC_RES1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_RES1_OFFSET&#160;&#160;&#160;0x1C        /* Please take care not to write to this register as doing so may cause the DW1000 to malfunction. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01174">1174</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="af4fb1478d7c35be71605e10e769a97d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4fb1478d7c35be71605e10e769a97d0">&#9670;&nbsp;</a></span>EVC_RSE_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_RSE_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01125">1125</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a6f0382c5113331c82f90945769e79e34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f0382c5113331c82f90945769e79e34">&#9670;&nbsp;</a></span>EVC_RSE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_RSE_MASK&#160;&#160;&#160;0x0FFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01126">1126</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae42bda74025cadf161f16b067a1e6a45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae42bda74025cadf161f16b067a1e6a45">&#9670;&nbsp;</a></span>EVC_RSE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_RSE_OFFSET&#160;&#160;&#160;0x06        /* Reed Solomon decoder (Frame Sync Loss) Error Event Counter */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01124">1124</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="add3ddbf02e72afe5f25b18a31625fa34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add3ddbf02e72afe5f25b18a31625fa34">&#9670;&nbsp;</a></span>EVC_STO_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_STO_OFFSET&#160;&#160;&#160;0x10        /* The EVC_STO field is a 12-bit counter of SFD Timeout Error events */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01147">1147</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a03c2bb096d949c5927964be80cb37033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03c2bb096d949c5927964be80cb37033">&#9670;&nbsp;</a></span>EVC_TPW_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_TPW_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01170">1170</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ac8aa08091d826ac34891fd7e778c56f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8aa08091d826ac34891fd7e778c56f2">&#9670;&nbsp;</a></span>EVC_TPW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_TPW_MASK&#160;&#160;&#160;0x0FFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01171">1171</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a4651f62ad0521578c810fc5366811fac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4651f62ad0521578c810fc5366811fac">&#9670;&nbsp;</a></span>EVC_TPW_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_TPW_OFFSET&#160;&#160;&#160;0x1A        /* The EVC_TPW field is a 12-bit counter of Transmitter Power-Up Warnings. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01169">1169</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="af5ac1a72317e399ba3b651550907a6bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5ac1a72317e399ba3b651550907a6bd">&#9670;&nbsp;</a></span>EVC_TXFS_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_TXFS_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01161">1161</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a318c83274dec55665d208457bddf5569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a318c83274dec55665d208457bddf5569">&#9670;&nbsp;</a></span>EVC_TXFS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_TXFS_MASK&#160;&#160;&#160;0x0FFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01162">1162</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa8501837ba4b822e0f3e729375edac5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8501837ba4b822e0f3e729375edac5c">&#9670;&nbsp;</a></span>EVC_TXFS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EVC_TXFS_OFFSET&#160;&#160;&#160;0x16        /* The EVC_TXFS field is a 12-bit counter of transmit frames sent. This is incremented every time a frame is sent */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01160">1160</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a64622dd183f6b30f00b672e307637fc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64622dd183f6b30f00b672e307637fc5">&#9670;&nbsp;</a></span>EXT_SYNC_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXT_SYNC_ID&#160;&#160;&#160;0x24            /* External synchronisation control */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register EXT_SYNC. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00607">607</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a9de7821aaab38e7dc5c59b511cb06f04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9de7821aaab38e7dc5c59b511cb06f04">&#9670;&nbsp;</a></span>EXT_SYNC_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXT_SYNC_LEN&#160;&#160;&#160;(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00608">608</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae3fb1f90daa44802a59ca17c6d01dfb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3fb1f90daa44802a59ca17c6d01dfb6">&#9670;&nbsp;</a></span>FP_AMPL2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FP_AMPL2_MASK&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#aca409567e0cd50ee9a2cb6244cb5069e">RX_EQUAL_FP_AMPL2_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00362">362</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ada5980b81b328a3c9a7a02969145a21c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada5980b81b328a3c9a7a02969145a21c">&#9670;&nbsp;</a></span>FP_AMPL2_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FP_AMPL2_SHIFT&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a60cd0337c1ae0b2a7cbe4baf1936661f">RX_EQUAL_FP_AMPL2_SHIFT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00363">363</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="abb441eea644568b3c17e9ec8fc25a82a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb441eea644568b3c17e9ec8fc25a82a">&#9670;&nbsp;</a></span>FS_CTRL_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FS_CTRL_ID&#160;&#160;&#160;0x2B            /* Frequency synthesiser control block */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register Refer to section 7.2.44 Register file: 0x2B  Frequency synthesiser control block. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00943">943</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a110da376c2b944971579d4c8f18fd25c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a110da376c2b944971579d4c8f18fd25c">&#9670;&nbsp;</a></span>FS_CTRL_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FS_CTRL_LEN&#160;&#160;&#160;(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00944">944</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a088330614408ab21f732edc8a0186d59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a088330614408ab21f732edc8a0186d59">&#9670;&nbsp;</a></span>FS_PLLCFG_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FS_PLLCFG_CH1&#160;&#160;&#160;0x09000407UL    /* Operating Channel 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00951">951</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a418b0908ae3a4f1ffd65636cfb708efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a418b0908ae3a4f1ffd65636cfb708efe">&#9670;&nbsp;</a></span>FS_PLLCFG_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FS_PLLCFG_CH2&#160;&#160;&#160;0x08400508UL    /* Operating Channel 2 (same as 4) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00952">952</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a65fbe4a3a592fe6384f38e466a78acc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65fbe4a3a592fe6384f38e466a78acc6">&#9670;&nbsp;</a></span>FS_PLLCFG_CH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FS_PLLCFG_CH3&#160;&#160;&#160;0x08401009UL    /* Operating Channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00953">953</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aaf00cf1545bd62f2eb43f520ba255d81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf00cf1545bd62f2eb43f520ba255d81">&#9670;&nbsp;</a></span>FS_PLLCFG_CH4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FS_PLLCFG_CH4&#160;&#160;&#160;0x08400508UL    /* Operating Channel 4 (same as 2) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00954">954</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="af76657ff8c03b563e0722d9d25323c73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af76657ff8c03b563e0722d9d25323c73">&#9670;&nbsp;</a></span>FS_PLLCFG_CH5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FS_PLLCFG_CH5&#160;&#160;&#160;0x0800041DUL    /* Operating Channel 5 (same as 7) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00955">955</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="adec9e175879d14e844a3425b4de1d875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adec9e175879d14e844a3425b4de1d875">&#9670;&nbsp;</a></span>FS_PLLCFG_CH7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FS_PLLCFG_CH7&#160;&#160;&#160;0x0800041DUL    /* Operating Channel 7 (same as 5) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00956">956</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a142a66b28d8c84a35ca997ff82a2352a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a142a66b28d8c84a35ca997ff82a2352a">&#9670;&nbsp;</a></span>FS_PLLCFG_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FS_PLLCFG_LEN&#160;&#160;&#160;(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00950">950</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a10b694f9e185f8565c0a95d33c0f4c80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10b694f9e185f8565c0a95d33c0f4c80">&#9670;&nbsp;</a></span>FS_PLLCFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FS_PLLCFG_OFFSET&#160;&#160;&#160;0x07            /* Frequency synthesiser  PLL configuration */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00949">949</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a05c85bac535a5237c8f1812e8525abfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05c85bac535a5237c8f1812e8525abfd">&#9670;&nbsp;</a></span>FS_PLLTUNE_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FS_PLLTUNE_CH1&#160;&#160;&#160;0x1E    /* Operating Channel 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00960">960</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a7fcc3ca854b72f5f56b8f1dd7e72193d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fcc3ca854b72f5f56b8f1dd7e72193d">&#9670;&nbsp;</a></span>FS_PLLTUNE_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FS_PLLTUNE_CH2&#160;&#160;&#160;0x26    /* Operating Channel 2 (same as 4) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00961">961</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a341637d312e436cde8993cbe32d4a591"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a341637d312e436cde8993cbe32d4a591">&#9670;&nbsp;</a></span>FS_PLLTUNE_CH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FS_PLLTUNE_CH3&#160;&#160;&#160;0x5E    /* Operating Channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00962">962</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a6acc24a23575ea5e909a5a77f5cedc77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6acc24a23575ea5e909a5a77f5cedc77">&#9670;&nbsp;</a></span>FS_PLLTUNE_CH4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FS_PLLTUNE_CH4&#160;&#160;&#160;0x26    /* Operating Channel 4 (same as 2) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00963">963</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="abd10ace9db2a8e8ab8854bb8f266c94b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd10ace9db2a8e8ab8854bb8f266c94b">&#9670;&nbsp;</a></span>FS_PLLTUNE_CH5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FS_PLLTUNE_CH5&#160;&#160;&#160;0xA6    /* Operating Channel 5 (same as 7) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00964">964</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a18108ea13eb03e17933a8dd6285f122f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18108ea13eb03e17933a8dd6285f122f">&#9670;&nbsp;</a></span>FS_PLLTUNE_CH7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FS_PLLTUNE_CH7&#160;&#160;&#160;0xA6    /* Operating Channel 7 (same as 5) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00965">965</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a8c7d3e4ddba3f3750dfebed8bffc313a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c7d3e4ddba3f3750dfebed8bffc313a">&#9670;&nbsp;</a></span>FS_PLLTUNE_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FS_PLLTUNE_LEN&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00959">959</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a15a51ef74429b89e88b20e29e5df2b50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15a51ef74429b89e88b20e29e5df2b50">&#9670;&nbsp;</a></span>FS_PLLTUNE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FS_PLLTUNE_OFFSET&#160;&#160;&#160;0x0B            /* Frequency synthesiser  PLL Tuning */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00958">958</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a21b432fc9a6ede6df972145797707805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21b432fc9a6ede6df972145797707805">&#9670;&nbsp;</a></span>FS_RES1_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FS_RES1_LEN&#160;&#160;&#160;(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00947">947</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a2a1ac100becbbbec14c843fd9b8e3c8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a1ac100becbbbec14c843fd9b8e3c8b">&#9670;&nbsp;</a></span>FS_RES1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FS_RES1_OFFSET&#160;&#160;&#160;0x00            /* reserved area. Please take care not to write to this area as doing so may cause the DW1000 to malfunction. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00946">946</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ac4f066545a1883eaa48ab82fa5b5eb61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4f066545a1883eaa48ab82fa5b5eb61">&#9670;&nbsp;</a></span>FS_RES2_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FS_RES2_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00968">968</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a7bb3a1778056038e5d904e4447762efd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bb3a1778056038e5d904e4447762efd">&#9670;&nbsp;</a></span>FS_RES2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FS_RES2_OFFSET&#160;&#160;&#160;0x0C    /* reserved area. Please take care not to write to this area as doing so may cause the DW1000 to malfunction. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00967">967</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a189ff594e6b3138cc3d192ac95ebf211"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a189ff594e6b3138cc3d192ac95ebf211">&#9670;&nbsp;</a></span>FS_RES3_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FS_RES3_LEN&#160;&#160;&#160;(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00975">975</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a6e7aaa049676e7ad6eadcf08ba57b5ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e7aaa049676e7ad6eadcf08ba57b5ae">&#9670;&nbsp;</a></span>FS_RES3_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FS_RES3_OFFSET&#160;&#160;&#160;0x0F    /* reserved area. Please take care not to write to this area as doing so may cause the DW1000 to malfunction. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00974">974</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a7ecfe286f6cbe6f7ec951d59c9e708b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ecfe286f6cbe6f7ec951d59c9e708b4">&#9670;&nbsp;</a></span>FS_XTALT_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FS_XTALT_LEN&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00971">971</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a8da77421be588eca9972afb49d5e3892"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8da77421be588eca9972afb49d5e3892">&#9670;&nbsp;</a></span>FS_XTALT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FS_XTALT_MASK&#160;&#160;&#160;0x1F    /* Crystal Trim. Crystals may be trimmed using this register setting to tune out errors, see 8.1  IC Calibration  Crystal Oscillator Trim. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00972">972</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a8fe825c8c1e98b3cc59247afd74c3286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fe825c8c1e98b3cc59247afd74c3286">&#9670;&nbsp;</a></span>FS_XTALT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FS_XTALT_OFFSET&#160;&#160;&#160;0x0E    /* Frequency synthesiser  Crystal trim */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00970">970</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aad92849c77c882448049b005b4107edb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad92849c77c882448049b005b4107edb">&#9670;&nbsp;</a></span>GDM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GDM0&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a189cf791e21a5e9018c10e23a5c4ba19">GxM0</a>    /* Mask <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> setting the direction of GPIO0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00699">699</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a6753f40f60f7630b5db24071b0273e1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6753f40f60f7630b5db24071b0273e1d">&#9670;&nbsp;</a></span>GDM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GDM1&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a66e2dc2d0b12299a5aa2cc9e7c4d5c64">GxM1</a>    /* Mask <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> setting the direction of GPIO1. (See <a class="el" href="dw1000__regs_8h.html#aad92849c77c882448049b005b4107edb">GDM0</a>). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00700">700</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a60e12617aba3430891a06fe0fdd1a3f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60e12617aba3430891a06fe0fdd1a3f7">&#9670;&nbsp;</a></span>GDM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GDM2&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a35441d471b7966fec90a42cda5cc995c">GxM2</a>    /* Mask <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> setting the direction of GPIO2. (See <a class="el" href="dw1000__regs_8h.html#aad92849c77c882448049b005b4107edb">GDM0</a>). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00701">701</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a9b352770636360165384516edfd395bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b352770636360165384516edfd395bb">&#9670;&nbsp;</a></span>GDM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GDM3&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a40250b7e0083b06a1bb10022d8c7ddb8">GxM3</a>    /* Mask <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> setting the direction of GPIO3. (See <a class="el" href="dw1000__regs_8h.html#aad92849c77c882448049b005b4107edb">GDM0</a>). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00702">702</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a8f3aede758d1af8d99c69cb9bff4a5bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f3aede758d1af8d99c69cb9bff4a5bd">&#9670;&nbsp;</a></span>GDM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GDM4&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a3af8e2ca18874d7bfa16d02b4fa9c568">GxM4</a>    /* Mask <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> setting the direction of GPIO4. (See <a class="el" href="dw1000__regs_8h.html#aad92849c77c882448049b005b4107edb">GDM0</a>). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00703">703</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a91e81bb4a8ad96adebc55bd532477899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91e81bb4a8ad96adebc55bd532477899">&#9670;&nbsp;</a></span>GDM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GDM5&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#acb85bd8b19159946d8486e35c55222b5">GxM5</a>    /* Mask <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> setting the direction of GPIO5. (See <a class="el" href="dw1000__regs_8h.html#aad92849c77c882448049b005b4107edb">GDM0</a>). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00704">704</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a7009bc97cea75aa7febd8bb758eee408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7009bc97cea75aa7febd8bb758eee408">&#9670;&nbsp;</a></span>GDM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GDM6&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a278f57a5992323e6b1419d8e97039164">GxM6</a>    /* Mask <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> setting the direction of GPIO6. (See <a class="el" href="dw1000__regs_8h.html#aad92849c77c882448049b005b4107edb">GDM0</a>). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00705">705</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ac7d9b437ab1a0eb6f2a42dbe82eefdf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7d9b437ab1a0eb6f2a42dbe82eefdf4">&#9670;&nbsp;</a></span>GDM7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GDM7&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a37a58f7ffcc26405b5ebb3b0e56e26d0">GxM7</a>    /* Mask <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> setting the direction of GPIO7. (See <a class="el" href="dw1000__regs_8h.html#aad92849c77c882448049b005b4107edb">GDM0</a>). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00706">706</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab9de9a77e71d3bbd09903be3819b7ae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9de9a77e71d3bbd09903be3819b7ae3">&#9670;&nbsp;</a></span>GDM8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GDM8&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#afa2388a5181811ca5426c41b1bfda9fd">GxM8</a>    /* Mask <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> setting the direction of GPIO8. (See <a class="el" href="dw1000__regs_8h.html#aad92849c77c882448049b005b4107edb">GDM0</a>). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00707">707</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae7cbc79764041951078b3b433ba0bcf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7cbc79764041951078b3b433ba0bcf0">&#9670;&nbsp;</a></span>GDP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GDP0&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a69b8b5dfbb848f64cffeb005670efe6c">GxP0</a>    /* Direction Selection <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> GPIO0. 1 = input, 0 = output. Only changed <a class="el" href="serial_8cpp.html#a20c1e3e3859df1c8b9c6649da37ff62e">if</a> the <a class="el" href="dw1000__regs_8h.html#aad92849c77c882448049b005b4107edb">GDM0</a> mask bit has a value of 1 <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> the write operation*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00689">689</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a7505f411cd955292419483bb7741fa6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7505f411cd955292419483bb7741fa6a">&#9670;&nbsp;</a></span>GDP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GDP1&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ab39d1ba5d69de4526508705086a82be1">GxP1</a>    /* Direction Selection <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> GPIO1. (See <a class="el" href="dw1000__regs_8h.html#ae7cbc79764041951078b3b433ba0bcf0">GDP0</a>). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00690">690</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa1ce5567d83ab2803dffb22105198f86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1ce5567d83ab2803dffb22105198f86">&#9670;&nbsp;</a></span>GDP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GDP2&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a84bfc25766d505bab9d23ad61acaed9c">GxP2</a>    /* Direction Selection <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> GPIO2. (See <a class="el" href="dw1000__regs_8h.html#ae7cbc79764041951078b3b433ba0bcf0">GDP0</a>). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00691">691</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a3dbe7adb39f3a94917b5f5c73c6ee112"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dbe7adb39f3a94917b5f5c73c6ee112">&#9670;&nbsp;</a></span>GDP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GDP3&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a5cca787431e300f7dfefdbea014a1bed">GxP3</a>    /* Direction Selection <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> GPIO3. (See <a class="el" href="dw1000__regs_8h.html#ae7cbc79764041951078b3b433ba0bcf0">GDP0</a>). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00692">692</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa277f3ad18263637ba05c90f65d9bb66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa277f3ad18263637ba05c90f65d9bb66">&#9670;&nbsp;</a></span>GDP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GDP4&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#afdb56f95b62986996764d0313c0c4ba0">GxP4</a>    /* Direction Selection <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> GPIO4. (See <a class="el" href="dw1000__regs_8h.html#ae7cbc79764041951078b3b433ba0bcf0">GDP0</a>). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00693">693</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a222de5d6321efe0b4cf64426eb766de9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a222de5d6321efe0b4cf64426eb766de9">&#9670;&nbsp;</a></span>GDP5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GDP5&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a5da6b0490a7227244c817546cdd7d9e3">GxP5</a>    /* Direction Selection <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> GPIO5. (See <a class="el" href="dw1000__regs_8h.html#ae7cbc79764041951078b3b433ba0bcf0">GDP0</a>). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00694">694</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad400a5127d238b8aa00dca9aae507f72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad400a5127d238b8aa00dca9aae507f72">&#9670;&nbsp;</a></span>GDP6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GDP6&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a222c3167602df3782fd630d65888697b">GxP6</a>    /* Direction Selection <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> GPIO6. (See <a class="el" href="dw1000__regs_8h.html#ae7cbc79764041951078b3b433ba0bcf0">GDP0</a>). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00695">695</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a5ad292cf8686dc0ffab762e99989bfd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ad292cf8686dc0ffab762e99989bfd4">&#9670;&nbsp;</a></span>GDP7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GDP7&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a196e9fec399df8d774159e29688ef28a">GxP7</a>    /* Direction Selection <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> GPIO7. (See <a class="el" href="dw1000__regs_8h.html#ae7cbc79764041951078b3b433ba0bcf0">GDP0</a>). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00696">696</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a08696a16977a53c26615cec37bca2b61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08696a16977a53c26615cec37bca2b61">&#9670;&nbsp;</a></span>GDP8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GDP8&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ad9f25b11f702811ca028c81517c8ad09">GxP8</a>    /* Direction Selection <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> GPIO8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00697">697</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a0b879187dc96feeaedc278b82f3060ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b879187dc96feeaedc278b82f3060ce">&#9670;&nbsp;</a></span>GIBES0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIBES0&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a7ee3ab4b925defc7f1ea811c8eba85cc">GIRQx0</a>  /* <a class="el" href="group___device___peripheral___registers___d_a14680_b_a.html#ga1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a> IRQ Both Edge selection <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> GPIO0 input. Value 0 = GPIO_IMODE register selects the edge. Value 1 = Both edges trigger the interrupt. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00769">769</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae40b58c3694b23734370d0fdc243b5a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae40b58c3694b23734370d0fdc243b5a3">&#9670;&nbsp;</a></span>GIBES1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIBES1&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a80a473527dfeb47e90b38b06cb41254e">GIRQx1</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00770">770</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a7220d2bdf786c2752ce45f42e1b1951c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7220d2bdf786c2752ce45f42e1b1951c">&#9670;&nbsp;</a></span>GIBES2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIBES2&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a97052f5b97670a11ec6b49424efb01b9">GIRQx2</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00771">771</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a4335952244373363e2f89637da7c16a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4335952244373363e2f89637da7c16a2">&#9670;&nbsp;</a></span>GIBES3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIBES3&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a2719b23fd0157c80df9be9fe8eb7e6e2">GIRQx3</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00772">772</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="acd6b02b8d05cdf86af1e38ad56c93859"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd6b02b8d05cdf86af1e38ad56c93859">&#9670;&nbsp;</a></span>GIBES4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIBES4&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ad55183d049649a9aa76b05db32fa7b37">GIRQx4</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00773">773</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="acec1a8947fd17142102b746e1432d656"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acec1a8947fd17142102b746e1432d656">&#9670;&nbsp;</a></span>GIBES5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIBES5&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a0e984be8ba0d02be4a4bd153d7f4a377">GIRQx5</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00774">774</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="afab38fb3600cf64e6e824ffbb29c7264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afab38fb3600cf64e6e824ffbb29c7264">&#9670;&nbsp;</a></span>GIBES6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIBES6&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a2b4a6e52079fea6f76dab36e0efe3b16">GIRQx6</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00775">775</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="abb53647ebff5e14911202c4e591b1067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb53647ebff5e14911202c4e591b1067">&#9670;&nbsp;</a></span>GIBES7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIBES7&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ae9054c974088c3f03c3a5bbf84b5666a">GIRQx7</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00776">776</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="af1ce726b76152df8a07842af052a1adc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1ce726b76152df8a07842af052a1adc">&#9670;&nbsp;</a></span>GIBES8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIBES8&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#aaf480fc9bd24f6b8bb202eca2903d9af">GIRQx8</a>  /* Value 0 = use GPIO_IMODE, 1 = Both Edges */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00777">777</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a03c7ddd76b70cc79d6dbbba0316f6c04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03c7ddd76b70cc79d6dbbba0316f6c04">&#9670;&nbsp;</a></span>GICLR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GICLR0&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a7ee3ab4b925defc7f1ea811c8eba85cc">GIRQx0</a>  /* <a class="el" href="group___device___peripheral___registers___d_a14680_b_a.html#ga1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a> IRQ latch clear <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> GPIO0 input. Write 1 to clear the GPIO0 interrupt latch. Writing 0 has no effect. Reading returns zero */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00783">783</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a5496d0ae7b83a3de6cc6e40878d6e58e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5496d0ae7b83a3de6cc6e40878d6e58e">&#9670;&nbsp;</a></span>GICLR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GICLR1&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a80a473527dfeb47e90b38b06cb41254e">GIRQx1</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00784">784</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a56f121299c6b13468758384c410d54db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56f121299c6b13468758384c410d54db">&#9670;&nbsp;</a></span>GICLR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GICLR2&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a97052f5b97670a11ec6b49424efb01b9">GIRQx2</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00785">785</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ac37beda338733cba16e7f748b1e9569c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac37beda338733cba16e7f748b1e9569c">&#9670;&nbsp;</a></span>GICLR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GICLR3&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a2719b23fd0157c80df9be9fe8eb7e6e2">GIRQx3</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00786">786</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a87964048dbbe14955d20d6c055d7dafe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87964048dbbe14955d20d6c055d7dafe">&#9670;&nbsp;</a></span>GICLR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GICLR4&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ad55183d049649a9aa76b05db32fa7b37">GIRQx4</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00787">787</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aacc9b0fb3be70e2bb4d3fa8bda40672b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacc9b0fb3be70e2bb4d3fa8bda40672b">&#9670;&nbsp;</a></span>GICLR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GICLR5&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a0e984be8ba0d02be4a4bd153d7f4a377">GIRQx5</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00788">788</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a52a46d66b6d80875633118b730a57b6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52a46d66b6d80875633118b730a57b6e">&#9670;&nbsp;</a></span>GICLR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GICLR6&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a2b4a6e52079fea6f76dab36e0efe3b16">GIRQx6</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00789">789</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab1e09056664afe35e148642fd95fb83f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1e09056664afe35e148642fd95fb83f">&#9670;&nbsp;</a></span>GICLR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GICLR7&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ae9054c974088c3f03c3a5bbf84b5666a">GIRQx7</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00790">790</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aef2a8bc4e0c33fc8fd8ac78c5a2bb0d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef2a8bc4e0c33fc8fd8ac78c5a2bb0d7">&#9670;&nbsp;</a></span>GICLR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GICLR8&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#aaf480fc9bd24f6b8bb202eca2903d9af">GIRQx8</a>  /* Write 1 to clear the interrupt latch */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00791">791</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa2963aaa50180873b9cdb328ad65b7a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2963aaa50180873b9cdb328ad65b7a8">&#9670;&nbsp;</a></span>GIDBE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIDBE0&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a7ee3ab4b925defc7f1ea811c8eba85cc">GIRQx0</a>  /* <a class="el" href="group___device___peripheral___registers___d_a14680_b_a.html#ga1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a> IRQ de-bounce enable <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> GPIO0. Value 1 = de-bounce enabled. Value 0 = de-bounce disabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00797">797</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a3d5623f259f571e9c3350e8b189383d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d5623f259f571e9c3350e8b189383d0">&#9670;&nbsp;</a></span>GIDBE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIDBE1&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a80a473527dfeb47e90b38b06cb41254e">GIRQx1</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00798">798</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a7417a63812043cdc98cdff45af335fe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7417a63812043cdc98cdff45af335fe9">&#9670;&nbsp;</a></span>GIDBE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIDBE2&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a97052f5b97670a11ec6b49424efb01b9">GIRQx2</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00799">799</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a1e3a8c17ae140da8fbf26a8e2769c070"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e3a8c17ae140da8fbf26a8e2769c070">&#9670;&nbsp;</a></span>GIDBE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIDBE3&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a2719b23fd0157c80df9be9fe8eb7e6e2">GIRQx3</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00800">800</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a6e64ac5b79dd224dc3e19506d6e7986e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e64ac5b79dd224dc3e19506d6e7986e">&#9670;&nbsp;</a></span>GIDBE4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIDBE4&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ad55183d049649a9aa76b05db32fa7b37">GIRQx4</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00801">801</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a102ead8d64326ca62e6c3f300ed8f56d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a102ead8d64326ca62e6c3f300ed8f56d">&#9670;&nbsp;</a></span>GIDBE5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIDBE5&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a0e984be8ba0d02be4a4bd153d7f4a377">GIRQx5</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00802">802</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a9f14556c514a911f4617e526d0bbbdfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f14556c514a911f4617e526d0bbbdfa">&#9670;&nbsp;</a></span>GIDBE6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIDBE6&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a2b4a6e52079fea6f76dab36e0efe3b16">GIRQx6</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00803">803</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a0693cb57f60d4e252bc6c2b8d900fa0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0693cb57f60d4e252bc6c2b8d900fa0b">&#9670;&nbsp;</a></span>GIDBE7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIDBE7&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ae9054c974088c3f03c3a5bbf84b5666a">GIRQx7</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00804">804</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a024b585dc4197b164f84c1890546bfdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a024b585dc4197b164f84c1890546bfdc">&#9670;&nbsp;</a></span>GIDBE8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIDBE8&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#aaf480fc9bd24f6b8bb202eca2903d9af">GIRQx8</a>  /* Value 1 = de-bounce enabled, 0 = de-bounce disabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00805">805</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a55ada8949d4585743e7d2c4ed29000e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55ada8949d4585743e7d2c4ed29000e7">&#9670;&nbsp;</a></span>GIMOD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIMOD0&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a7ee3ab4b925defc7f1ea811c8eba85cc">GIRQx0</a>  /* <a class="el" href="group___device___peripheral___registers___d_a14680_b_a.html#ga1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a> IRQ Mode selection <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> GPIO0 input. Value 0 = Level sensitive interrupt. Value 1 = Edge triggered interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00755">755</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a7bda3bc258fc89d30ab827e651a9b8a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bda3bc258fc89d30ab827e651a9b8a0">&#9670;&nbsp;</a></span>GIMOD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIMOD1&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a80a473527dfeb47e90b38b06cb41254e">GIRQx1</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00756">756</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a167ba7f139d8b64588d1d1c86ba6b9c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a167ba7f139d8b64588d1d1c86ba6b9c4">&#9670;&nbsp;</a></span>GIMOD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIMOD2&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a97052f5b97670a11ec6b49424efb01b9">GIRQx2</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00757">757</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a58d269c07ca77aead525af7f40a5b57e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58d269c07ca77aead525af7f40a5b57e">&#9670;&nbsp;</a></span>GIMOD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIMOD3&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a2719b23fd0157c80df9be9fe8eb7e6e2">GIRQx3</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00758">758</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a3d004c8345718b693d3454b7d2629970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d004c8345718b693d3454b7d2629970">&#9670;&nbsp;</a></span>GIMOD4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIMOD4&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ad55183d049649a9aa76b05db32fa7b37">GIRQx4</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00759">759</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa5bc6b3b243c0bf0967a45a550add874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5bc6b3b243c0bf0967a45a550add874">&#9670;&nbsp;</a></span>GIMOD5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIMOD5&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a0e984be8ba0d02be4a4bd153d7f4a377">GIRQx5</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00760">760</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a9880a548da59e8f190887d86c0e77644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9880a548da59e8f190887d86c0e77644">&#9670;&nbsp;</a></span>GIMOD6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIMOD6&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a2b4a6e52079fea6f76dab36e0efe3b16">GIRQx6</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00761">761</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aeef3544b29d9b68fb65c18aaf3d391ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeef3544b29d9b68fb65c18aaf3d391ef">&#9670;&nbsp;</a></span>GIMOD7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIMOD7&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ae9054c974088c3f03c3a5bbf84b5666a">GIRQx7</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00762">762</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a29fa08458dee185b1314ba3c2379a0e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29fa08458dee185b1314ba3c2379a0e3">&#9670;&nbsp;</a></span>GIMOD8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIMOD8&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#aaf480fc9bd24f6b8bb202eca2903d9af">GIRQx8</a>  /* Value 0 = Level, 1 = Edge. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00763">763</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a0b56f982471e6cf2c34ae542f76deebf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b56f982471e6cf2c34ae542f76deebf">&#9670;&nbsp;</a></span>GIRQE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIRQE0&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a7ee3ab4b925defc7f1ea811c8eba85cc">GIRQx0</a>  /* <a class="el" href="group___device___peripheral___registers___d_a14680_b_a.html#ga1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a> IRQ Enable <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> GPIO0 input. Value 1 = enable, 0 = disable*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00727">727</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae78e3e4cac4027ac46a1a3dbfa852d95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae78e3e4cac4027ac46a1a3dbfa852d95">&#9670;&nbsp;</a></span>GIRQE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIRQE1&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a80a473527dfeb47e90b38b06cb41254e">GIRQx1</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00728">728</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a9ff792a73ebb18326023a192171b73e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ff792a73ebb18326023a192171b73e4">&#9670;&nbsp;</a></span>GIRQE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIRQE2&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a97052f5b97670a11ec6b49424efb01b9">GIRQx2</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00729">729</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa8f7aaffbfe42726757a7a24d06eb616"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8f7aaffbfe42726757a7a24d06eb616">&#9670;&nbsp;</a></span>GIRQE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIRQE3&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a2719b23fd0157c80df9be9fe8eb7e6e2">GIRQx3</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00730">730</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab2b0ddc2a70e336976b32c28c527df1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2b0ddc2a70e336976b32c28c527df1c">&#9670;&nbsp;</a></span>GIRQE4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIRQE4&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ad55183d049649a9aa76b05db32fa7b37">GIRQx4</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00731">731</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a5d7eb3e5c482bb72e1a60bf2b677cfff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d7eb3e5c482bb72e1a60bf2b677cfff">&#9670;&nbsp;</a></span>GIRQE5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIRQE5&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a0e984be8ba0d02be4a4bd153d7f4a377">GIRQx5</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00732">732</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="abaab850535a3341e5faefe0fd2c79cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaab850535a3341e5faefe0fd2c79cc9">&#9670;&nbsp;</a></span>GIRQE6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIRQE6&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a2b4a6e52079fea6f76dab36e0efe3b16">GIRQx6</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00733">733</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a734dee82f92f181e5a2799a2c375abe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a734dee82f92f181e5a2799a2c375abe3">&#9670;&nbsp;</a></span>GIRQE7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIRQE7&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ae9054c974088c3f03c3a5bbf84b5666a">GIRQx7</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00734">734</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a092d9d7697a52c4c07680305bc1592e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a092d9d7697a52c4c07680305bc1592e2">&#9670;&nbsp;</a></span>GIRQE8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIRQE8&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#aaf480fc9bd24f6b8bb202eca2903d9af">GIRQx8</a>  /* Value 1 = enable, 0 = disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00735">735</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a7ee3ab4b925defc7f1ea811c8eba85cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ee3ab4b925defc7f1ea811c8eba85cc">&#9670;&nbsp;</a></span>GIRQx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIRQx0&#160;&#160;&#160;0x00000001UL    /* IRQ bit0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00718">718</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a80a473527dfeb47e90b38b06cb41254e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80a473527dfeb47e90b38b06cb41254e">&#9670;&nbsp;</a></span>GIRQx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIRQx1&#160;&#160;&#160;0x00000002UL    /* IRQ bit1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00719">719</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a97052f5b97670a11ec6b49424efb01b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97052f5b97670a11ec6b49424efb01b9">&#9670;&nbsp;</a></span>GIRQx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIRQx2&#160;&#160;&#160;0x00000004UL    /* IRQ bit2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00720">720</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a2719b23fd0157c80df9be9fe8eb7e6e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2719b23fd0157c80df9be9fe8eb7e6e2">&#9670;&nbsp;</a></span>GIRQx3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIRQx3&#160;&#160;&#160;0x00000008UL    /* IRQ bit3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00721">721</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad55183d049649a9aa76b05db32fa7b37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad55183d049649a9aa76b05db32fa7b37">&#9670;&nbsp;</a></span>GIRQx4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIRQx4&#160;&#160;&#160;0x00000010UL    /* IRQ bit4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00722">722</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a0e984be8ba0d02be4a4bd153d7f4a377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e984be8ba0d02be4a4bd153d7f4a377">&#9670;&nbsp;</a></span>GIRQx5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIRQx5&#160;&#160;&#160;0x00000020UL    /* IRQ bit5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00723">723</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a2b4a6e52079fea6f76dab36e0efe3b16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b4a6e52079fea6f76dab36e0efe3b16">&#9670;&nbsp;</a></span>GIRQx6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIRQx6&#160;&#160;&#160;0x00000040UL    /* IRQ bit6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00724">724</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae9054c974088c3f03c3a5bbf84b5666a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9054c974088c3f03c3a5bbf84b5666a">&#9670;&nbsp;</a></span>GIRQx7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIRQx7&#160;&#160;&#160;0x00000080UL    /* IRQ bit7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00725">725</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aaf480fc9bd24f6b8bb202eca2903d9af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf480fc9bd24f6b8bb202eca2903d9af">&#9670;&nbsp;</a></span>GIRQx8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIRQx8&#160;&#160;&#160;0x00000100UL    /* IRQ bit8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00726">726</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa42a0a2ebed2d7a5e942d7b7fb7040be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa42a0a2ebed2d7a5e942d7b7fb7040be">&#9670;&nbsp;</a></span>GISEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GISEN0&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a7ee3ab4b925defc7f1ea811c8eba85cc">GIRQx0</a>  /* <a class="el" href="group___device___peripheral___registers___d_a14680_b_a.html#ga1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a> IRQ Sense selection GPIO0 input. Value 0 = High or Rising-Edge, 1 = Low or falling-edge.*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00741">741</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ade2e2d03570ecd64f5ed044049976bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade2e2d03570ecd64f5ed044049976bfc">&#9670;&nbsp;</a></span>GISEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GISEN1&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a80a473527dfeb47e90b38b06cb41254e">GIRQx1</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00742">742</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a13c6f5036b8ec9c74f6f3fec1066a2ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13c6f5036b8ec9c74f6f3fec1066a2ad">&#9670;&nbsp;</a></span>GISEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GISEN2&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a97052f5b97670a11ec6b49424efb01b9">GIRQx2</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00743">743</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a3eaee1d61e52963a69de830457595aa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3eaee1d61e52963a69de830457595aa8">&#9670;&nbsp;</a></span>GISEN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GISEN3&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a2719b23fd0157c80df9be9fe8eb7e6e2">GIRQx3</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00744">744</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="acab063db845ce493acf82f87f2392075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acab063db845ce493acf82f87f2392075">&#9670;&nbsp;</a></span>GISEN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GISEN4&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ad55183d049649a9aa76b05db32fa7b37">GIRQx4</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00745">745</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a998dfdeab43b365229410c5ba921dfb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a998dfdeab43b365229410c5ba921dfb0">&#9670;&nbsp;</a></span>GISEN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GISEN5&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a0e984be8ba0d02be4a4bd153d7f4a377">GIRQx5</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00746">746</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa50b37233916e1ba40a1b5730ddb494c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa50b37233916e1ba40a1b5730ddb494c">&#9670;&nbsp;</a></span>GISEN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GISEN6&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a2b4a6e52079fea6f76dab36e0efe3b16">GIRQx6</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00747">747</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a79964e7e6f5bd1eea57a90e0ffe17597"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79964e7e6f5bd1eea57a90e0ffe17597">&#9670;&nbsp;</a></span>GISEN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GISEN7&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ae9054c974088c3f03c3a5bbf84b5666a">GIRQx7</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00748">748</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a5bda37c08f4205fd05fe4dff2ed7f152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bda37c08f4205fd05fe4dff2ed7f152">&#9670;&nbsp;</a></span>GISEN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GISEN8&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#aaf480fc9bd24f6b8bb202eca2903d9af">GIRQx8</a>  /* Value 0 = High or Rising-Edge, 1 = Low or falling-edge */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00749">749</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a88bfc74e04ac481875698053022132ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88bfc74e04ac481875698053022132ea">&#9670;&nbsp;</a></span>GPIO_CTRL_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CTRL_ID&#160;&#160;&#160;0x26            /* Peripheral register bus 1 access - GPIO control */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register GPIO_CTRL. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00639">639</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="acab18443904f4bff506c0578473cb235"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acab18443904f4bff506c0578473cb235">&#9670;&nbsp;</a></span>GPIO_CTRL_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CTRL_LEN&#160;&#160;&#160;(44)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00640">640</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a481b2d8e32283f3f315cf714d1cb1e3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a481b2d8e32283f3f315cf714d1cb1e3b">&#9670;&nbsp;</a></span>GPIO_DIR_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DIR_LEN&#160;&#160;&#160;(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00666">666</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a36129b624680f3e1eb6002daa3eda61d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36129b624680f3e1eb6002daa3eda61d">&#9670;&nbsp;</a></span>GPIO_DIR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DIR_MASK&#160;&#160;&#160;0x0011FFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00667">667</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a4ed8ddd4e8f61e0f566c4a1a13c52148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ed8ddd4e8f61e0f566c4a1a13c52148">&#9670;&nbsp;</a></span>GPIO_DIR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DIR_OFFSET&#160;&#160;&#160;0x08            /* sub-register 0x08 is the GPIO Direction Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00665">665</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa1274d2c19e0b67a33f8aa7d6f560397"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1274d2c19e0b67a33f8aa7d6f560397">&#9670;&nbsp;</a></span>GPIO_DOUT_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DOUT_LEN&#160;&#160;&#160;(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00711">711</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a80cc2a32f391e75dbfe3a925b6ce6e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80cc2a32f391e75dbfe3a925b6ce6e92">&#9670;&nbsp;</a></span>GPIO_DOUT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DOUT_MASK&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a36129b624680f3e1eb6002daa3eda61d">GPIO_DIR_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00712">712</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a2c825f11ac92175acb6245bbb9803e00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c825f11ac92175acb6245bbb9803e00">&#9670;&nbsp;</a></span>GPIO_DOUT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DOUT_OFFSET&#160;&#160;&#160;0x0C            /* sub-register 0x0C is the GPIO data output register. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00710">710</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a745136ef4d2b181c94dcd7f8293db697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a745136ef4d2b181c94dcd7f8293db697">&#9670;&nbsp;</a></span>GPIO_IBES_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IBES_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00767">767</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a95c9ca7ca818bcf72ee0611b11b63d07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95c9ca7ca818bcf72ee0611b11b63d07">&#9670;&nbsp;</a></span>GPIO_IBES_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IBES_MASK&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a16ccbc6b3eb8a213df3b004375cf3e4e">GPIO_IRQE_MASK</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00768">768</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a12bce6d758436bcc082bf835b3b1059d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12bce6d758436bcc082bf835b3b1059d">&#9670;&nbsp;</a></span>GPIO_IBES_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IBES_OFFSET&#160;&#160;&#160;0x1C    /* sub-register 0x1C is the GPIO interrupt Both Edge selection register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00766">766</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a8dd8c43f714dced6f3de3d13161a2276"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dd8c43f714dced6f3de3d13161a2276">&#9670;&nbsp;</a></span>GPIO_ICLR_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ICLR_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00781">781</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aca65810a6ca2abc496ac9099503ff16b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca65810a6ca2abc496ac9099503ff16b">&#9670;&nbsp;</a></span>GPIO_ICLR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ICLR_MASK&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a16ccbc6b3eb8a213df3b004375cf3e4e">GPIO_IRQE_MASK</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00782">782</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab2fb49c9f755e4bffa5808b78b972191"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2fb49c9f755e4bffa5808b78b972191">&#9670;&nbsp;</a></span>GPIO_ICLR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ICLR_OFFSET&#160;&#160;&#160;0x20    /* sub-register 0x20 is the GPIO interrupt clear register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00780">780</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a2414e93f2395f1c1045bc39741256ec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2414e93f2395f1c1045bc39741256ec9">&#9670;&nbsp;</a></span>GPIO_IDBE_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDBE_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00795">795</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a9a5c26837dfc45287fca5aad8b85a1d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a5c26837dfc45287fca5aad8b85a1d3">&#9670;&nbsp;</a></span>GPIO_IDBE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDBE_MASK&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a16ccbc6b3eb8a213df3b004375cf3e4e">GPIO_IRQE_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00796">796</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a781e269c4f8d412d0eb43844716a153c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a781e269c4f8d412d0eb43844716a153c">&#9670;&nbsp;</a></span>GPIO_IDBE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDBE_OFFSET&#160;&#160;&#160;0x24    /* sub-register 0x24 is the GPIO interrupt de-bounce enable register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00794">794</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad77c688981d380e621ac57efe7b59289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad77c688981d380e621ac57efe7b59289">&#9670;&nbsp;</a></span>GPIO_IMODE_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IMODE_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00753">753</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a4f1774f33d120ecc113789ef11b179be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f1774f33d120ecc113789ef11b179be">&#9670;&nbsp;</a></span>GPIO_IMODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IMODE_MASK&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a16ccbc6b3eb8a213df3b004375cf3e4e">GPIO_IRQE_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00754">754</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="af3d3d47d2f04ad175c06b9577cf1b1bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3d3d47d2f04ad175c06b9577cf1b1bc">&#9670;&nbsp;</a></span>GPIO_IMODE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IMODE_OFFSET&#160;&#160;&#160;0x18    /* sub-register 0x18 is the GPIO interrupt mode selection register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00752">752</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a6220c5d7cb9e3c4fd03c5537f3daaa5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6220c5d7cb9e3c4fd03c5537f3daaa5a">&#9670;&nbsp;</a></span>GPIO_IRQE_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IRQE_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00716">716</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a16ccbc6b3eb8a213df3b004375cf3e4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16ccbc6b3eb8a213df3b004375cf3e4e">&#9670;&nbsp;</a></span>GPIO_IRQE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IRQE_MASK&#160;&#160;&#160;0x000001FFUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00717">717</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab4c5dea172d30c303df5c9ad2b42dfab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4c5dea172d30c303df5c9ad2b42dfab">&#9670;&nbsp;</a></span>GPIO_IRQE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IRQE_OFFSET&#160;&#160;&#160;0x10            /* sub-register 0x10 is the GPIO interrupt enable register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00715">715</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad6cd17b2278a8d164472362707633c75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6cd17b2278a8d164472362707633c75">&#9670;&nbsp;</a></span>GPIO_ISEN_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ISEN_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00739">739</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a41e977ba0ed1e006147ef9dc7b06a082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41e977ba0ed1e006147ef9dc7b06a082">&#9670;&nbsp;</a></span>GPIO_ISEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ISEN_MASK&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a16ccbc6b3eb8a213df3b004375cf3e4e">GPIO_IRQE_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00740">740</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="acb79f4731d60f9f00adfc8bfb384625b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb79f4731d60f9f00adfc8bfb384625b">&#9670;&nbsp;</a></span>GPIO_ISEN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ISEN_OFFSET&#160;&#160;&#160;0x14    /* sub-register 0x14 is the GPIO interrupt sense selection register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00738">738</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab6274b5574f6bad17120789c3797383b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6274b5574f6bad17120789c3797383b">&#9670;&nbsp;</a></span>GPIO_LNA_byte_no</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LNA_byte_no&#160;&#160;&#160;(2)				/* byte offset <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> LNA drive */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00660">660</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a286f8631b54316de0b5b2ee2c1786828"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a286f8631b54316de0b5b2ee2c1786828">&#9670;&nbsp;</a></span>GPIO_MODE_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODE_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00644">644</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a60078f74d184e10418a0e1d074d6dd43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60078f74d184e10418a0e1d074d6dd43">&#9670;&nbsp;</a></span>GPIO_MODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODE_MASK&#160;&#160;&#160;0x00FFFFC0UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00645">645</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa2a5bbbcb74757aecf837db663892f63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2a5bbbcb74757aecf837db663892f63">&#9670;&nbsp;</a></span>GPIO_MODE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODE_OFFSET&#160;&#160;&#160;0x00            /* sub-register 0x00 is the GPIO Mode Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00643">643</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a2d355ec017c23e02d5d5c7d4456e0083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d355ec017c23e02d5d5c7d4456e0083">&#9670;&nbsp;</a></span>GPIO_MSGP0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MSGP0_MASK&#160;&#160;&#160;0x000000C0UL    /* Mode Selection for GPIO0/RXOKLED */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00647">647</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a81b170f3d18b4f7ab8b4f9d8b8f2551b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81b170f3d18b4f7ab8b4f9d8b8f2551b">&#9670;&nbsp;</a></span>GPIO_MSGP1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MSGP1_MASK&#160;&#160;&#160;0x00000300UL    /* Mode Selection for GPIO1/SFDLED */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00648">648</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a9a942472d1babb156c35768e01c91a50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a942472d1babb156c35768e01c91a50">&#9670;&nbsp;</a></span>GPIO_MSGP2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MSGP2_MASK&#160;&#160;&#160;0x00000C00UL    /* Mode Selection for GPIO2/RXLED */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00649">649</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a492dea1906ecabf34d3ce69e56df58d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a492dea1906ecabf34d3ce69e56df58d6">&#9670;&nbsp;</a></span>GPIO_MSGP3_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MSGP3_MASK&#160;&#160;&#160;0x00003000UL    /* Mode Selection for GPIO3/TXLED */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00650">650</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aeb51891ef95d9080a55e628bceba7552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb51891ef95d9080a55e628bceba7552">&#9670;&nbsp;</a></span>GPIO_MSGP4_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MSGP4_MASK&#160;&#160;&#160;0x0000C000UL    /* Mode Selection for GPIO4/EXTPA */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00651">651</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="abc3be4e39f325bdc3ec43549fe871131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc3be4e39f325bdc3ec43549fe871131">&#9670;&nbsp;</a></span>GPIO_MSGP5_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MSGP5_MASK&#160;&#160;&#160;0x00030000UL    /* Mode Selection for GPIO5/EXTTXE */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00652">652</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a4212ab0a5860a84d1c597ebf8800eb45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4212ab0a5860a84d1c597ebf8800eb45">&#9670;&nbsp;</a></span>GPIO_MSGP6_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MSGP6_MASK&#160;&#160;&#160;0x000C0000UL    /* Mode Selection for GPIO6/EXTRXE */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00653">653</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a52313189e523a949daf25ea94b61fa1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52313189e523a949daf25ea94b61fa1f">&#9670;&nbsp;</a></span>GPIO_MSGP7_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MSGP7_MASK&#160;&#160;&#160;0x00300000UL    /* Mode Selection for SYNC/GPIO7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00654">654</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="afed0a8eda4af2308942bd5f0c7db2b6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afed0a8eda4af2308942bd5f0c7db2b6e">&#9670;&nbsp;</a></span>GPIO_MSGP8_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MSGP8_MASK&#160;&#160;&#160;0x00C00000UL    /* Mode Selection for IRQ/GPIO8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00655">655</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a6509c1dc3519db97830cbc7a8f616050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6509c1dc3519db97830cbc7a8f616050">&#9670;&nbsp;</a></span>GPIO_PIN5_EXTTXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PIN5_EXTTXE&#160;&#160;&#160;0x00010000UL	/* The pin operates as the EXTTXE output */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00657">657</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="adb609995a7c8abe5daca5d463dfb1862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb609995a7c8abe5daca5d463dfb1862">&#9670;&nbsp;</a></span>GPIO_PIN5_EXTTXE_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PIN5_EXTTXE_8&#160;&#160;&#160;0x01			/* The pin operates as the EXTTXE output. byte */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00661">661</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a17a35a731224321ead189645b6d4bbc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17a35a731224321ead189645b6d4bbc6">&#9670;&nbsp;</a></span>GPIO_PIN6_EXTRXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PIN6_EXTRXE&#160;&#160;&#160;0x00040000UL	/* The pin operates as the EXTRXE output */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00658">658</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a77353b21876b56439ed438b10896286b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77353b21876b56439ed438b10896286b">&#9670;&nbsp;</a></span>GPIO_PIN6_EXTRXE_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PIN6_EXTRXE_8&#160;&#160;&#160;0x04			/* The pin operates as the EXTRXE output. byte */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00662">662</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa74bc87f8dfcbed92bcb7cd3af3e2374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa74bc87f8dfcbed92bcb7cd3af3e2374">&#9670;&nbsp;</a></span>GPIO_RAW_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_RAW_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00809">809</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a52983e75bc8b59480d8dadd090903ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52983e75bc8b59480d8dadd090903ff6">&#9670;&nbsp;</a></span>GPIO_RAW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_RAW_MASK&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a16ccbc6b3eb8a213df3b004375cf3e4e">GPIO_IRQE_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00810">810</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a5fa5663018b8174eaea0d611e05a7337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fa5663018b8174eaea0d611e05a7337">&#9670;&nbsp;</a></span>GPIO_RAW_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_RAW_OFFSET&#160;&#160;&#160;0x28    /* sub-register 0x28 allows the raw state of the GPIO pin to be read. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00808">808</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a020e2cc3494fe03d729a6ee2bd689732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a020e2cc3494fe03d729a6ee2bd689732">&#9670;&nbsp;</a></span>GRAWP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GRAWP0&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a7ee3ab4b925defc7f1ea811c8eba85cc">GIRQx0</a>  /* This bit reflects the raw <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#adc450f498cd8d7e3bdc87075d17b2129">state</a> of GPIO0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00811">811</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aaa42c326f8a5b3e05d83bda3d4179dee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa42c326f8a5b3e05d83bda3d4179dee">&#9670;&nbsp;</a></span>GRAWP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GRAWP1&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a80a473527dfeb47e90b38b06cb41254e">GIRQx1</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00812">812</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a31ac287e96e0193baffb3f6b55508533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31ac287e96e0193baffb3f6b55508533">&#9670;&nbsp;</a></span>GRAWP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GRAWP2&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a97052f5b97670a11ec6b49424efb01b9">GIRQx2</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00813">813</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="afddd6808be7445e637563ab343ef9182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afddd6808be7445e637563ab343ef9182">&#9670;&nbsp;</a></span>GRAWP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GRAWP3&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a2719b23fd0157c80df9be9fe8eb7e6e2">GIRQx3</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00814">814</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a79e76490187539f3c2ddd6208fad4792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79e76490187539f3c2ddd6208fad4792">&#9670;&nbsp;</a></span>GRAWP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GRAWP4&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ad55183d049649a9aa76b05db32fa7b37">GIRQx4</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00815">815</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a24d6b83077cba553decde11c74c2627c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24d6b83077cba553decde11c74c2627c">&#9670;&nbsp;</a></span>GRAWP5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GRAWP5&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a0e984be8ba0d02be4a4bd153d7f4a377">GIRQx5</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00816">816</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a6a8a715cd3715971e7fc030df7d38a89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a8a715cd3715971e7fc030df7d38a89">&#9670;&nbsp;</a></span>GRAWP6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GRAWP6&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a2b4a6e52079fea6f76dab36e0efe3b16">GIRQx6</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00817">817</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="acce885e52855878cfab8b2695e5580dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acce885e52855878cfab8b2695e5580dd">&#9670;&nbsp;</a></span>GRAWP7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GRAWP7&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ae9054c974088c3f03c3a5bbf84b5666a">GIRQx7</a>  /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00818">818</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a6bf73d9bf3663001adf2402d7a9617c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bf73d9bf3663001adf2402d7a9617c1">&#9670;&nbsp;</a></span>GRAWP8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GRAWP8&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#aaf480fc9bd24f6b8bb202eca2903d9af">GIRQx8</a>  /* This bit reflects the raw <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#adc450f498cd8d7e3bdc87075d17b2129">state</a> of GPIO8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00819">819</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a189cf791e21a5e9018c10e23a5c4ba19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a189cf791e21a5e9018c10e23a5c4ba19">&#9670;&nbsp;</a></span>GxM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GxM0&#160;&#160;&#160;0x00000010UL    /* Mask for GPIO0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00679">679</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a66e2dc2d0b12299a5aa2cc9e7c4d5c64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66e2dc2d0b12299a5aa2cc9e7c4d5c64">&#9670;&nbsp;</a></span>GxM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GxM1&#160;&#160;&#160;0x00000020UL    /* Mask for GPIO1. (See GDM0). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00680">680</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a35441d471b7966fec90a42cda5cc995c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35441d471b7966fec90a42cda5cc995c">&#9670;&nbsp;</a></span>GxM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GxM2&#160;&#160;&#160;0x00000040UL    /* Mask for GPIO2. (See GDM0). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00681">681</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a40250b7e0083b06a1bb10022d8c7ddb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40250b7e0083b06a1bb10022d8c7ddb8">&#9670;&nbsp;</a></span>GxM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GxM3&#160;&#160;&#160;0x00000080UL    /* Mask for GPIO3. (See GDM0). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00682">682</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a3af8e2ca18874d7bfa16d02b4fa9c568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3af8e2ca18874d7bfa16d02b4fa9c568">&#9670;&nbsp;</a></span>GxM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GxM4&#160;&#160;&#160;0x00001000UL    /* Mask for GPIO4. (See GDM0). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00683">683</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="acb85bd8b19159946d8486e35c55222b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb85bd8b19159946d8486e35c55222b5">&#9670;&nbsp;</a></span>GxM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GxM5&#160;&#160;&#160;0x00002000UL    /* Mask for GPIO5. (See GDM0). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00684">684</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a278f57a5992323e6b1419d8e97039164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a278f57a5992323e6b1419d8e97039164">&#9670;&nbsp;</a></span>GxM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GxM6&#160;&#160;&#160;0x00004000UL    /* Mask for GPIO6. (See GDM0). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00685">685</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a37a58f7ffcc26405b5ebb3b0e56e26d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37a58f7ffcc26405b5ebb3b0e56e26d0">&#9670;&nbsp;</a></span>GxM7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GxM7&#160;&#160;&#160;0x00008000UL    /* Mask for GPIO7. (See GDM0). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00686">686</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="afa2388a5181811ca5426c41b1bfda9fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa2388a5181811ca5426c41b1bfda9fd">&#9670;&nbsp;</a></span>GxM8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GxM8&#160;&#160;&#160;0x00100000UL    /* Mask for GPIO8. (See GDM0). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00687">687</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a69b8b5dfbb848f64cffeb005670efe6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69b8b5dfbb848f64cffeb005670efe6c">&#9670;&nbsp;</a></span>GxP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GxP0&#160;&#160;&#160;0x00000001UL    /* GPIO0 Only changed if the GxM0 mask bit has a value of 1 for the write operation*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00669">669</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab39d1ba5d69de4526508705086a82be1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab39d1ba5d69de4526508705086a82be1">&#9670;&nbsp;</a></span>GxP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GxP1&#160;&#160;&#160;0x00000002UL    /* GPIO1. (See GDP0). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00670">670</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a84bfc25766d505bab9d23ad61acaed9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84bfc25766d505bab9d23ad61acaed9c">&#9670;&nbsp;</a></span>GxP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GxP2&#160;&#160;&#160;0x00000004UL    /* GPIO2. (See GDP0). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00671">671</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a5cca787431e300f7dfefdbea014a1bed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cca787431e300f7dfefdbea014a1bed">&#9670;&nbsp;</a></span>GxP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GxP3&#160;&#160;&#160;0x00000008UL    /* GPIO3. (See GDP0). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00672">672</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="afdb56f95b62986996764d0313c0c4ba0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdb56f95b62986996764d0313c0c4ba0">&#9670;&nbsp;</a></span>GxP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GxP4&#160;&#160;&#160;0x00000100UL    /* GPIO4. (See GDP0). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00673">673</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a5da6b0490a7227244c817546cdd7d9e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5da6b0490a7227244c817546cdd7d9e3">&#9670;&nbsp;</a></span>GxP5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GxP5&#160;&#160;&#160;0x00000200UL    /* GPIO5. (See GDP0). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00674">674</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a222c3167602df3782fd630d65888697b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a222c3167602df3782fd630d65888697b">&#9670;&nbsp;</a></span>GxP6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GxP6&#160;&#160;&#160;0x00000400UL    /* GPIO6. (See GDP0). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00675">675</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a196e9fec399df8d774159e29688ef28a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a196e9fec399df8d774159e29688ef28a">&#9670;&nbsp;</a></span>GxP7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GxP7&#160;&#160;&#160;0x00000800UL    /* GPIO7. (See GDP0). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00676">676</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad9f25b11f702811ca028c81517c8ad09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9f25b11f702811ca028c81517c8ad09">&#9670;&nbsp;</a></span>GxP8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GxP8&#160;&#160;&#160;0x00010000UL    /* GPIO8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00677">677</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a24ea48d2ad77e12ddee8477142b6d8ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24ea48d2ad77e12ddee8477142b6d8ef">&#9670;&nbsp;</a></span>LDE_CFG1_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDE_CFG1_LEN&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01085">1085</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a4be3d80372f4ab525a176202476bdf1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4be3d80372f4ab525a176202476bdf1b">&#9670;&nbsp;</a></span>LDE_CFG1_NSTDEV_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDE_CFG1_NSTDEV_MASK&#160;&#160;&#160;0x1F    /* Number of Standard Deviations mask. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01086">1086</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a7499ef85fe79d4c8d2f68fd430192944"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7499ef85fe79d4c8d2f68fd430192944">&#9670;&nbsp;</a></span>LDE_CFG1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDE_CFG1_OFFSET&#160;&#160;&#160;0x0806  /*8-bit configuration register*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01084">1084</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab34f0d4709ca796f9dd9812fea78bd41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab34f0d4709ca796f9dd9812fea78bd41">&#9670;&nbsp;</a></span>LDE_CFG1_PMULT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDE_CFG1_PMULT_MASK&#160;&#160;&#160;0xE0    /* Peak Multiplier mask. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01087">1087</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ac93d2f12905f50c8f39051026306ae5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac93d2f12905f50c8f39051026306ae5d">&#9670;&nbsp;</a></span>LDE_CFG2_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDE_CFG2_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01099">1099</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a48d3d9af1023eb17d672ca546d127e2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48d3d9af1023eb17d672ca546d127e2d">&#9670;&nbsp;</a></span>LDE_CFG2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDE_CFG2_OFFSET&#160;&#160;&#160;0x1806  /* 16-bit LDE configuration tuning register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01098">1098</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab6e5e6c06cf4e719d7268dd73267304a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6e5e6c06cf4e719d7268dd73267304a">&#9670;&nbsp;</a></span>LDE_IF_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDE_IF_ID&#160;&#160;&#160;0x2E            /* Leading edge detection control block */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register LDE_IF Refer to section 7.2.47 Register file: 0x2E  Leading Edge Detection Interface PLEASE NOTE: Other areas within the address space of Register file: 0x2E  Leading Edge Detection Interface are reserved. To ensure proper operation of the LDE algorithm (i.e. to avoid loss of performance or a malfunction), care must be taken not to write to any byte locations other than those defined in the sub-sections below. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01078">1078</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a0bf5da7e9f14e90f50e98c36fdabeedd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bf5da7e9f14e90f50e98c36fdabeedd">&#9670;&nbsp;</a></span>LDE_IF_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDE_IF_LEN&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01079">1079</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a5ba89aeeb75ddf06f02e0986c2efaaa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ba89aeeb75ddf06f02e0986c2efaaa9">&#9670;&nbsp;</a></span>LDE_PPAMPL_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDE_PPAMPL_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01093">1093</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa11bdbb654333005ad01fd8049ca8cce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa11bdbb654333005ad01fd8049ca8cce">&#9670;&nbsp;</a></span>LDE_PPAMPL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDE_PPAMPL_OFFSET&#160;&#160;&#160;0x1002  /* reporting the magnitude of the peak signal seen in the accumulator data memory */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01092">1092</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae3092e694a8dd3126ce8956fc44b3486"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3092e694a8dd3126ce8956fc44b3486">&#9670;&nbsp;</a></span>LDE_PPINDX_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDE_PPINDX_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01090">1090</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab03ec6b03b7b6c84a12cc1102dc5d2e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab03ec6b03b7b6c84a12cc1102dc5d2e1">&#9670;&nbsp;</a></span>LDE_PPINDX_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDE_PPINDX_OFFSET&#160;&#160;&#160;0x1000  /* reporting the position within the accumulator that the LDE algorithm has determined to contain the maximum */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01089">1089</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a9028dfc94ccc9e5b9a114fed9dc918de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9028dfc94ccc9e5b9a114fed9dc918de">&#9670;&nbsp;</a></span>LDE_REPC_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDE_REPC_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01102">1102</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a3920f95006a8f4c2c1237dbae35b561e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3920f95006a8f4c2c1237dbae35b561e">&#9670;&nbsp;</a></span>LDE_REPC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDE_REPC_OFFSET&#160;&#160;&#160;0x2804  /* 16-bit configuration register for setting the replica avoidance coefficient */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01101">1101</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aedbf1f67e059a96bcbe81bafd0a35e1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedbf1f67e059a96bcbe81bafd0a35e1b">&#9670;&nbsp;</a></span>LDE_RXANTD_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDE_RXANTD_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01096">1096</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a3711404bc938eba2820bd902e56893b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3711404bc938eba2820bd902e56893b5">&#9670;&nbsp;</a></span>LDE_RXANTD_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDE_RXANTD_OFFSET&#160;&#160;&#160;0x1804  /* 16-bit configuration register for setting the receive antenna delay */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01095">1095</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aea7053a8d24dc9f237175ae30fe801c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea7053a8d24dc9f237175ae30fe801c8">&#9670;&nbsp;</a></span>LDE_THRESH_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDE_THRESH_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01082">1082</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a452701cb29c5ffd8f4458d5c462ce388"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a452701cb29c5ffd8f4458d5c462ce388">&#9670;&nbsp;</a></span>LDE_THRESH_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDE_THRESH_OFFSET&#160;&#160;&#160;0x0000  /* 16-bit status register reporting the threshold that was used to find the first path */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01081">1081</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="afb5a1d8b95d7981f376b5fbc2a9d2f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb5a1d8b95d7981f376b5fbc2a9d2f67">&#9670;&nbsp;</a></span>OTP_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_ADDR&#160;&#160;&#160;0x04            /* 16-bit register used to select the address within the OTP memory block */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01039">1039</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a6e8851c31fa8ddcc73870f504a3d426c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e8851c31fa8ddcc73870f504a3d426c">&#9670;&nbsp;</a></span>OTP_ADDR_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_ADDR_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01040">1040</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a9de38728f3ca6eb2a5a7d981ff28f92f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9de38728f3ca6eb2a5a7d981ff28f92f">&#9670;&nbsp;</a></span>OTP_ADDR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_ADDR_MASK&#160;&#160;&#160;0x07FF          /* This 11-bit field specifies the address within OTP memory that will be accessed read or written. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01041">1041</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a283097b50faac5b1aa03214048931079"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a283097b50faac5b1aa03214048931079">&#9670;&nbsp;</a></span>OTP_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_CTRL&#160;&#160;&#160;0x06            /* used to control the operation of the OTP memory */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01043">1043</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a70143d2e60953dcd124d3df517ced74c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70143d2e60953dcd124d3df517ced74c">&#9670;&nbsp;</a></span>OTP_CTRL_LDELOAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_CTRL_LDELOAD&#160;&#160;&#160;0x8000          /* This bit forces a load of LDE microcode */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01048">1048</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a4bd36fd244615fc208d5fc9830599efc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bd36fd244615fc208d5fc9830599efc">&#9670;&nbsp;</a></span>OTP_CTRL_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_CTRL_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01044">1044</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a2b7a78d46a3d8ad22f3c24d18e99a05d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b7a78d46a3d8ad22f3c24d18e99a05d">&#9670;&nbsp;</a></span>OTP_CTRL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_CTRL_MASK&#160;&#160;&#160;0x8002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01045">1045</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a003284037d9aea4e24d9fb3e2d18cafd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a003284037d9aea4e24d9fb3e2d18cafd">&#9670;&nbsp;</a></span>OTP_CTRL_OTPPROG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_CTRL_OTPPROG&#160;&#160;&#160;0x0040          /* Setting this bit will cause the contents of OTP_WDAT to be written to OTP_ADDR. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01049">1049</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aae45551250eda54d9746db689ae50688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae45551250eda54d9746db689ae50688">&#9670;&nbsp;</a></span>OTP_CTRL_OTPRDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_CTRL_OTPRDEN&#160;&#160;&#160;0x0001			/* This bit forces the OTP into manual read mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01046">1046</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae03b8e629e799defe4b6a1a8f978bb99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae03b8e629e799defe4b6a1a8f978bb99">&#9670;&nbsp;</a></span>OTP_CTRL_OTPREAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_CTRL_OTPREAD&#160;&#160;&#160;0x0002          /* This bit commands a read operation from the address specified in the OTP_ADDR register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01047">1047</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a1242aa69ee4749f88cb1326869966532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1242aa69ee4749f88cb1326869966532">&#9670;&nbsp;</a></span>OTP_IF_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_IF_ID&#160;&#160;&#160;0x2D            /* One Time Programmable Memory Interface */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register OTP_IF Refer to section 7.2.46 Register file: 0x2D  OTP Memory Interface. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01033">1033</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a0e97a8aa0c763a44954f83f258640dda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e97a8aa0c763a44954f83f258640dda">&#9670;&nbsp;</a></span>OTP_IF_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_IF_LEN&#160;&#160;&#160;(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01034">1034</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="acbd9a65eac00a165986b93f92c2a1204"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbd9a65eac00a165986b93f92c2a1204">&#9670;&nbsp;</a></span>OTP_RDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_RDAT&#160;&#160;&#160;0x0A            /* 32-bit register. The data value read from an OTP location will appear here */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01057">1057</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a63b2d22f9c4ab80b489dbcef50e2d352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63b2d22f9c4ab80b489dbcef50e2d352">&#9670;&nbsp;</a></span>OTP_RDAT_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_RDAT_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01058">1058</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a1e769cec1bd763209dcd20e33b71cd45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e769cec1bd763209dcd20e33b71cd45">&#9670;&nbsp;</a></span>OTP_SF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_SF&#160;&#160;&#160;0x12            /*8-bit special function register used to select and load special receiver operational parameter */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01063">1063</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aacd4a9ec5fb9e7c694f668a31d254763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacd4a9ec5fb9e7c694f668a31d254763">&#9670;&nbsp;</a></span>OTP_SF_LDO_KICK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_SF_LDO_KICK&#160;&#160;&#160;0x02            /* This bit when set initiates a load of the LDO tune code */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01067">1067</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa26bfc484d7b50aee44b33594b4d6a64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa26bfc484d7b50aee44b33594b4d6a64">&#9670;&nbsp;</a></span>OTP_SF_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_SF_LEN&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01064">1064</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae5fc0e2860fc9058b3fc644452ad9511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5fc0e2860fc9058b3fc644452ad9511">&#9670;&nbsp;</a></span>OTP_SF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_SF_MASK&#160;&#160;&#160;0x63</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01065">1065</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a5fedfae89c2f9f053b5612679cd931c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fedfae89c2f9f053b5612679cd931c7">&#9670;&nbsp;</a></span>OTP_SF_OPS_KICK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_SF_OPS_KICK&#160;&#160;&#160;0x01            /* This bit when set initiates a load of the operating parameter set selected by the OPS_SEL */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01066">1066</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a10dc44f42a89ac0739e85c21f5ecc322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10dc44f42a89ac0739e85c21f5ecc322">&#9670;&nbsp;</a></span>OTP_SF_OPS_SEL_L64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_SF_OPS_SEL_L64&#160;&#160;&#160;0x00            /* Operating parameter set selection: Length64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01068">1068</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab8cabd27add454572132f5875dde971a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8cabd27add454572132f5875dde971a">&#9670;&nbsp;</a></span>OTP_SF_OPS_SEL_TIGHT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_SF_OPS_SEL_TIGHT&#160;&#160;&#160;0x40            /* Operating parameter set selection: Tight */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01069">1069</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a640e5cd6604a17d6d2bcab8f9a426636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a640e5cd6604a17d6d2bcab8f9a426636">&#9670;&nbsp;</a></span>OTP_SRDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_SRDAT&#160;&#160;&#160;0x0E            /* 32-bit register. The data value stored in the OTP SR (0x400) location will appear here after power up */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01060">1060</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae65e692f84a33bda6a9bb22e3c27938f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae65e692f84a33bda6a9bb22e3c27938f">&#9670;&nbsp;</a></span>OTP_SRDAT_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_SRDAT_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01061">1061</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab3bcf8b482c31bfe55165e206b3c195b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3bcf8b482c31bfe55165e206b3c195b">&#9670;&nbsp;</a></span>OTP_STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_STAT&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01051">1051</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad7d6e14185290d72a14c3e9fb67adf73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7d6e14185290d72a14c3e9fb67adf73">&#9670;&nbsp;</a></span>OTP_STAT_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_STAT_LEN&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01052">1052</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a185fd86a48073f4f2841fdb081a620be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a185fd86a48073f4f2841fdb081a620be">&#9670;&nbsp;</a></span>OTP_STAT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_STAT_MASK&#160;&#160;&#160;0x0003</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01053">1053</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="accc94608ebe832500bae1434e5d18560"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accc94608ebe832500bae1434e5d18560">&#9670;&nbsp;</a></span>OTP_STAT_OTPPRGD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_STAT_OTPPRGD&#160;&#160;&#160;0x0001          /* OTP Programming Done */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01054">1054</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a2299e67275d5a17f86136ac27541715a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2299e67275d5a17f86136ac27541715a">&#9670;&nbsp;</a></span>OTP_WDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_WDAT&#160;&#160;&#160;0x00            /* 32-bit register. The data value to be programmed into an OTP location  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01036">1036</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a51dc24d41835e14aae0d3910ec6ea958"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51dc24d41835e14aae0d3910ec6ea958">&#9670;&nbsp;</a></span>OTP_WDAT_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_WDAT_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01037">1037</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a6f8f662a31326c024f62b720671615c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f8f662a31326c024f62b720671615c6">&#9670;&nbsp;</a></span>PANADR_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PANADR_ID&#160;&#160;&#160;0x03            /* PAN ID (31:16) and Short Address (15:0) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register PANADR. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00044">44</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a8f8999fba519747beabb10cac02e324b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f8999fba519747beabb10cac02e324b">&#9670;&nbsp;</a></span>PANADR_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PANADR_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00045">45</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a10703c73ec45e331f51f18baab307697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10703c73ec45e331f51f18baab307697">&#9670;&nbsp;</a></span>PANADR_PAN_ID_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PANADR_PAN_ID_MASK&#160;&#160;&#160;0xFFFF00F0UL    /* PAN Identifier */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00048">48</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="abe8700dcbedf6da698979f7999ddb359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe8700dcbedf6da698979f7999ddb359">&#9670;&nbsp;</a></span>PANADR_SHORT_ADDR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PANADR_SHORT_ADDR_MASK&#160;&#160;&#160;0x0000FFFFUL    /* Short Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00047">47</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="afb452cac229c2075baa5502cdbb17d9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb452cac229c2075baa5502cdbb17d9e">&#9670;&nbsp;</a></span>PMSC_CTRL0_FACE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_CTRL0_FACE&#160;&#160;&#160;0x00000040UL    /* Force Accumulator Clock Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01214">1214</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a47df7415153640ce91439054bdc3cd88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47df7415153640ce91439054bdc3cd88">&#9670;&nbsp;</a></span>PMSC_CTRL0_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_CTRL0_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01201">1201</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a23f5a5447ab6f2c709918e199ebaed24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23f5a5447ab6f2c709918e199ebaed24">&#9670;&nbsp;</a></span>PMSC_CTRL0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_CTRL0_MASK&#160;&#160;&#160;0xF08F847FUL    /* access mask to register PMSC_CTRL0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01202">1202</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="adef9d26cbeba56cbe43138649b5dd13f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adef9d26cbeba56cbe43138649b5dd13f">&#9670;&nbsp;</a></span>PMSC_CTRL0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_CTRL0_OFFSET&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01200">1200</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="afde4276654f23382e873a9c39d1bd615"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afde4276654f23382e873a9c39d1bd615">&#9670;&nbsp;</a></span>PMSC_CTRL0_RXCLKS_125M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_CTRL0_RXCLKS_125M&#160;&#160;&#160;0x00000008UL    /* Force RX clock enable and sourced from the 125 MHz PLL clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01208">1208</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a8189dcb9f9b98ae4f63e2f2e5b739111"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8189dcb9f9b98ae4f63e2f2e5b739111">&#9670;&nbsp;</a></span>PMSC_CTRL0_RXCLKS_19M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_CTRL0_RXCLKS_19M&#160;&#160;&#160;0x00000004UL    /* Force RX clock enable and sourced clock from the 19.2 MHz XTI clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01207">1207</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a2c15432429411493851cfa9b17716f96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c15432429411493851cfa9b17716f96">&#9670;&nbsp;</a></span>PMSC_CTRL0_RXCLKS_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_CTRL0_RXCLKS_AUTO&#160;&#160;&#160;0x00000000UL    /* The RX clock will be disabled until it is required for an RX operation */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01206">1206</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a39254005be53232db0ca33d067092289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39254005be53232db0ca33d067092289">&#9670;&nbsp;</a></span>PMSC_CTRL0_RXCLKS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_CTRL0_RXCLKS_OFF&#160;&#160;&#160;0x0000000CUL    /* Force RX clock off. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01209">1209</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a6ffc4d5011724024e1c1a118626e1ad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ffc4d5011724024e1c1a118626e1ad0">&#9670;&nbsp;</a></span>PMSC_CTRL0_SYSCLKS_125M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_CTRL0_SYSCLKS_125M&#160;&#160;&#160;0x00000002UL    /* Force system clock to the 125 MHz PLL clock. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01205">1205</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a475bf4af9a9975ff216c945d624c8704"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a475bf4af9a9975ff216c945d624c8704">&#9670;&nbsp;</a></span>PMSC_CTRL0_SYSCLKS_19M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_CTRL0_SYSCLKS_19M&#160;&#160;&#160;0x00000001UL    /* Force system clock to be the 19.2 MHz XTI clock. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01204">1204</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a69183ef51135c7c4bb8987e380ae1f8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69183ef51135c7c4bb8987e380ae1f8b">&#9670;&nbsp;</a></span>PMSC_CTRL0_SYSCLKS_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_CTRL0_SYSCLKS_AUTO&#160;&#160;&#160;0x00000000UL    /* The system clock will run off the 19.2 MHz XTI clock until the PLL is calibrated and locked, then it will switch over the 125 MHz PLL clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01203">1203</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ac6fe37f9899b0396b6f8a23241f86e69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6fe37f9899b0396b6f8a23241f86e69">&#9670;&nbsp;</a></span>PMSC_CTRL0_TXCLKS_125M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_CTRL0_TXCLKS_125M&#160;&#160;&#160;0x00000020UL    /* Force TX clock enable and sourced from the 125 MHz PLL clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01212">1212</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a8c7032404fd74aae05f92cd4f76b87c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c7032404fd74aae05f92cd4f76b87c4">&#9670;&nbsp;</a></span>PMSC_CTRL0_TXCLKS_19M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_CTRL0_TXCLKS_19M&#160;&#160;&#160;0x00000010UL    /* Force TX clock enable and sourced clock from the 19.2 MHz XTI clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01211">1211</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aed34974edf75d0e2f21189b2cd4ce7a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed34974edf75d0e2f21189b2cd4ce7a0">&#9670;&nbsp;</a></span>PMSC_CTRL0_TXCLKS_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_CTRL0_TXCLKS_AUTO&#160;&#160;&#160;0x00000000UL    /* The TX clock will be disabled until it is required for a TX operation */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01210">1210</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a16dd484861370c3f19df801015d48069"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16dd484861370c3f19df801015d48069">&#9670;&nbsp;</a></span>PMSC_CTRL0_TXCLKS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_CTRL0_TXCLKS_OFF&#160;&#160;&#160;0x00000030UL    /* Force TX clock off */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01213">1213</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a732c94846902ba961f1fef14ec463982"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a732c94846902ba961f1fef14ec463982">&#9670;&nbsp;</a></span>PMSC_CTRL1_ARX2INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_CTRL1_ARX2INIT&#160;&#160;&#160;0x00000002UL    /* Automatic transition from receive mode into the INIT state */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01219">1219</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a117c385e7a4d2c458ea64ec4b810077b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a117c385e7a4d2c458ea64ec4b810077b">&#9670;&nbsp;</a></span>PMSC_CTRL1_ARXSLP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_CTRL1_ARXSLP&#160;&#160;&#160;0x00001000UL    /* this bit is set then the DW1000 will automatically transition into SLEEP mode after a receive attempt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01221">1221</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a2743654604f937f66bf998ed77c5311a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2743654604f937f66bf998ed77c5311a">&#9670;&nbsp;</a></span>PMSC_CTRL1_ATXSLP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_CTRL1_ATXSLP&#160;&#160;&#160;0x00000800UL    /* If this bit is set then the DW1000 will automatically transition into SLEEP or DEEPSLEEP mode after transmission of a frame */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01220">1220</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a6bb840f9886b2525e8ccfc3201075faf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bb840f9886b2525e8ccfc3201075faf">&#9670;&nbsp;</a></span>PMSC_CTRL1_KHZCLKDIV_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_CTRL1_KHZCLKDIV_MASK&#160;&#160;&#160;0xFC000000UL    /* Kilohertz clock divisor */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01226">1226</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a82f73b08a15dfe055e4e7fc193de0348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82f73b08a15dfe055e4e7fc193de0348">&#9670;&nbsp;</a></span>PMSC_CTRL1_LDERUNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_CTRL1_LDERUNE&#160;&#160;&#160;0x00020000UL    /* This bit enables the running of the LDE algorithm */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01225">1225</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a3ac6ad7718c6b10af49d6f020b13a0c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ac6ad7718c6b10af49d6f020b13a0c7">&#9670;&nbsp;</a></span>PMSC_CTRL1_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_CTRL1_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01217">1217</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="af7235ff20bae12218a1cf8d4da870d74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7235ff20bae12218a1cf8d4da870d74">&#9670;&nbsp;</a></span>PMSC_CTRL1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_CTRL1_MASK&#160;&#160;&#160;0xFC02F802UL    /* access mask to register PMSC_CTRL1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01218">1218</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a206f9d67a93e9b452f2a5695e46a8dc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a206f9d67a93e9b452f2a5695e46a8dc1">&#9670;&nbsp;</a></span>PMSC_CTRL1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_CTRL1_OFFSET&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01216">1216</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad1a4682c7378f1f98513925510e92fa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1a4682c7378f1f98513925510e92fa8">&#9670;&nbsp;</a></span>PMSC_CTRL1_PKTSEQ_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_CTRL1_PKTSEQ_DISABLE&#160;&#160;&#160;0x00		/* writing this to PMSC CONTROL 1 register (bits 10-3) disables PMSC control of analog RF subsystems */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01227">1227</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aba8e4fbd1daa742c3a4770d5cce8b4d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba8e4fbd1daa742c3a4770d5cce8b4d3">&#9670;&nbsp;</a></span>PMSC_CTRL1_PKTSEQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_CTRL1_PKTSEQ_ENABLE&#160;&#160;&#160;0xE7		/* writing this to PMSC CONTROL 1 register (bits 10-3) enables PMSC control of analog RF subsystems */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01228">1228</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="afe32e4ec0fe6b897a199cab9d32f73b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe32e4ec0fe6b897a199cab9d32f73b4">&#9670;&nbsp;</a></span>PMSC_CTRL1_PLLSYN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_CTRL1_PLLSYN&#160;&#160;&#160;0x00008000UL    /* This enables a special 1 GHz clock used for some external SYNC modes */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01224">1224</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a2a689fe40a07ed73abe17d1f84aa5cb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a689fe40a07ed73abe17d1f84aa5cb4">&#9670;&nbsp;</a></span>PMSC_CTRL1_SNOZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_CTRL1_SNOZE&#160;&#160;&#160;0x00002000UL    /* Snooze Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01222">1222</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a82667f8ab20745178fb0d09433d5654c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82667f8ab20745178fb0d09433d5654c">&#9670;&nbsp;</a></span>PMSC_CTRL1_SNOZR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_CTRL1_SNOZR&#160;&#160;&#160;0x00004000UL    /* The SNOZR bit is set to allow the snooze timer to repeat twice */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01223">1223</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a1754d490d290ea2c1a2ad4d933edbaf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1754d490d290ea2c1a2ad4d933edbaf1">&#9670;&nbsp;</a></span>PMSC_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_ID&#160;&#160;&#160;0x36            /* Power Management System Control Block */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register PMSC. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01197">1197</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="acd3fe6ae9b1d47826c8cad00e3c7b2e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd3fe6ae9b1d47826c8cad00e3c7b2e3">&#9670;&nbsp;</a></span>PMSC_LEDC_BLINK_TIM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_LEDC_BLINK_TIM_MASK&#160;&#160;&#160;0x000000FFUL    /* This field determines how long the LEDs remain lit after an event that causes them to be set on. default 0x20 give 0x20 * 14mS = 400mS */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01246">1246</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a71c897168b93c43afd381f73ea5d9df2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71c897168b93c43afd381f73ea5d9df2">&#9670;&nbsp;</a></span>PMSC_LEDC_BLNKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_LEDC_BLNKEN&#160;&#160;&#160;0x00000100UL    /* Blink Enable. When this bit is set to 1 the LED blink feature is enabled. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01247">1247</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a66feeadb98c9da5431b2ef7f5efbb103"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66feeadb98c9da5431b2ef7f5efbb103">&#9670;&nbsp;</a></span>PMSC_LEDC_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_LEDC_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01244">1244</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab5061fa428a5372eab20cda9c0face9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5061fa428a5372eab20cda9c0face9a">&#9670;&nbsp;</a></span>PMSC_LEDC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_LEDC_MASK&#160;&#160;&#160;0x000001FFUL    /* 32-bit LED control register. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01245">1245</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a4db0c211744c357c1d0301c605dad3d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4db0c211744c357c1d0301c605dad3d1">&#9670;&nbsp;</a></span>PMSC_LEDC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_LEDC_OFFSET&#160;&#160;&#160;0x28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01243">1243</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a61ca6e2ad252d7dd219806b2f9b7870b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61ca6e2ad252d7dd219806b2f9b7870b">&#9670;&nbsp;</a></span>PMSC_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_LEN&#160;&#160;&#160;(48)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01198">1198</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a2f4f8ce55fa089f7a06dacf923b41cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f4f8ce55fa089f7a06dacf923b41cc4">&#9670;&nbsp;</a></span>PMSC_RES1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_RES1_OFFSET&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01230">1230</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a7a65c58bfe49d92dd261c77ff3c66e55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a65c58bfe49d92dd261c77ff3c66e55">&#9670;&nbsp;</a></span>PMSC_RES2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_RES2_OFFSET&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01235">1235</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a05ddedfac024274c902fee58f7714a0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05ddedfac024274c902fee58f7714a0a">&#9670;&nbsp;</a></span>PMSC_RES3_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_RES3_OFFSET&#160;&#160;&#160;0x24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01237">1237</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa2ee62d5c67dc342ad3f8b71107c1a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2ee62d5c67dc342ad3f8b71107c1a15">&#9670;&nbsp;</a></span>PMSC_SNOZT_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_SNOZT_LEN&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01233">1233</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa832661374df8856c6502bd256baf0b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa832661374df8856c6502bd256baf0b7">&#9670;&nbsp;</a></span>PMSC_SNOZT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_SNOZT_OFFSET&#160;&#160;&#160;0x0C            /* PMSC Snooze Time Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01232">1232</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="acb2951cc267c1c69f1a53aaafd6ce572"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb2951cc267c1c69f1a53aaafd6ce572">&#9670;&nbsp;</a></span>PMSC_TXFINESEQ_DIS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_TXFINESEQ_DIS_MASK&#160;&#160;&#160;(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01240">1240</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a8ff98a425e0142f46b41e027abb53dd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ff98a425e0142f46b41e027abb53dd0">&#9670;&nbsp;</a></span>PMSC_TXFINESEQ_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_TXFINESEQ_EN_MASK&#160;&#160;&#160;(0B74)      /* Writing PMSC_TXFINESEQ_EN_MASK enables fine grain sequencing in the transmitter*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01241">1241</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a34c25bbff805a217fc77605cfec5a2c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34c25bbff805a217fc77605cfec5a2c0">&#9670;&nbsp;</a></span>PMSC_TXFINESEQ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMSC_TXFINESEQ_OFFSET&#160;&#160;&#160;0x26		/* Writing PMSC_TXFINESEQ_DIS_MASK disables fine grain sequencing in the transmitter*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01239">1239</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a51bb3e55359e6ecabc64400b5301711b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51bb3e55359e6ecabc64400b5301711b">&#9670;&nbsp;</a></span>PP_AMPL3_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PP_AMPL3_MASK&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a7271e99fd9b4e78de5c705804cc21670">RX_EQUAL_PP_AMPL3_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00367">367</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a4c9b5b6a1a7e0bdb1e73bc7a4d5b3780"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c9b5b6a1a7e0bdb1e73bc7a4d5b3780">&#9670;&nbsp;</a></span>PP_AMPL3_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PP_AMPL3_SHIFT&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a9c26e1a22060d88702228def2c40ad14">RX_EQUAL_PP_AMPL3_SHIFT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00368">368</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aaa9e654f7d5aa738e025fc57ad53cd18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa9e654f7d5aa738e025fc57ad53cd18">&#9670;&nbsp;</a></span>REG_05_ID_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_05_ID_RESERVED&#160;&#160;&#160;0x05</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register 0x05. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00053">53</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a92342a9155f87d0eebb58f8875d357bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92342a9155f87d0eebb58f8875d357bd">&#9670;&nbsp;</a></span>REG_07_ID_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_07_ID_RESERVED&#160;&#160;&#160;0x07</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register 0x07. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00103">103</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a86095112e860ddbc2097efad01787ad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86095112e860ddbc2097efad01787ad4">&#9670;&nbsp;</a></span>REG_0B_ID_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_0B_ID_RESERVED&#160;&#160;&#160;0x0B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register 0x08. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00164">164</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad0c6467e6050cb01dd28c5db1b7bc821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0c6467e6050cb01dd28c5db1b7bc821">&#9670;&nbsp;</a></span>REG_16_ID_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_16_ID_RESERVED&#160;&#160;&#160;0x16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00420">420</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="affbf04600eb9912eefadb1c617d9eada"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affbf04600eb9912eefadb1c617d9eada">&#9670;&nbsp;</a></span>REG_1B_ID_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_1B_ID_RESERVED&#160;&#160;&#160;0x1B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register 0x1B 0x1C. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00472">472</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a293a084955ea827a03f39ca0294310ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a293a084955ea827a03f39ca0294310ff">&#9670;&nbsp;</a></span>REG_1C_ID_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_1C_ID_RESERVED&#160;&#160;&#160;0x1C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00473">473</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a95ebe5a762ac24f66af7fdec5cd71a5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95ebe5a762ac24f66af7fdec5cd71a5b">&#9670;&nbsp;</a></span>REG_20_ID_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_20_ID_RESERVED&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register 0x20. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00551">551</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a3942e619c6a960e7edddc52de0ea1822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3942e619c6a960e7edddc52de0ea1822">&#9670;&nbsp;</a></span>REG_22_ID_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_22_ID_RESERVED&#160;&#160;&#160;0x22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00564">564</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa6a051ee59146e00bf9934bc7d12e737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6a051ee59146e00bf9934bc7d12e737">&#9670;&nbsp;</a></span>REG_29_ID_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_29_ID_RESERVED&#160;&#160;&#160;0x29</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00904">904</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a5b0e691df1d793c6a6b9f1eb4ff263e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b0e691df1d793c6a6b9f1eb4ff263e5">&#9670;&nbsp;</a></span>REG_30_ID_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_30_ID_RESERVED&#160;&#160;&#160;0x30</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register 0x30-0x35 Please take care not to write to these registers as doing so may cause the DW1000 to malfunction. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01187">1187</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="afc61f132d5cb53bda95d3d2c93b2d172"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc61f132d5cb53bda95d3d2c93b2d172">&#9670;&nbsp;</a></span>REG_31_ID_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_31_ID_RESERVED&#160;&#160;&#160;0x31</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01188">1188</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a2e81ea5c601765392539b665cf4e434d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e81ea5c601765392539b665cf4e434d">&#9670;&nbsp;</a></span>REG_32_ID_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_32_ID_RESERVED&#160;&#160;&#160;0x32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01189">1189</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a8bdee50fad8711e99a8ff029f2c93870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bdee50fad8711e99a8ff029f2c93870">&#9670;&nbsp;</a></span>REG_33_ID_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_33_ID_RESERVED&#160;&#160;&#160;0x33</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01190">1190</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a543bee6b8dc9794cdb90fdfd9725c04b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a543bee6b8dc9794cdb90fdfd9725c04b">&#9670;&nbsp;</a></span>REG_34_ID_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_34_ID_RESERVED&#160;&#160;&#160;0x34</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01191">1191</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a7da676bcc3d0bf3e9d5a031b8462edbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7da676bcc3d0bf3e9d5a031b8462edbc">&#9670;&nbsp;</a></span>REG_35_ID_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_35_ID_RESERVED&#160;&#160;&#160;0x35</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01192">1192</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a63dc73bb021e5206c4ac9b301391ed6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63dc73bb021e5206c4ac9b301391ed6f">&#9670;&nbsp;</a></span>REG_37_ID_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_37_ID_RESERVED&#160;&#160;&#160;0x37</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register 0x37-0x3F Please take care not to write to these registers as doing so may cause the DW1000 to malfunction. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01253">1253</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a84986d73b8804caa49a40ef2da4fd3a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84986d73b8804caa49a40ef2da4fd3a3">&#9670;&nbsp;</a></span>REG_38_ID_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_38_ID_RESERVED&#160;&#160;&#160;0x38</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01254">1254</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab47cb4f29a73f4d25e7d8f1014d3edcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab47cb4f29a73f4d25e7d8f1014d3edcf">&#9670;&nbsp;</a></span>REG_39_ID_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_39_ID_RESERVED&#160;&#160;&#160;0x39</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01255">1255</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa880e073b49854cb0ae4605be01c4b13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa880e073b49854cb0ae4605be01c4b13">&#9670;&nbsp;</a></span>REG_3A_ID_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_3A_ID_RESERVED&#160;&#160;&#160;0x3A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01256">1256</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a51cf4a1cccca45351fae79f66834c574"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51cf4a1cccca45351fae79f66834c574">&#9670;&nbsp;</a></span>REG_3B_ID_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_3B_ID_RESERVED&#160;&#160;&#160;0x3B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01257">1257</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae88749321a3af332f16832d850db22f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae88749321a3af332f16832d850db22f9">&#9670;&nbsp;</a></span>REG_3C_ID_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_3C_ID_RESERVED&#160;&#160;&#160;0x3C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01258">1258</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a439113304bdebc2999fce9f815e24586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a439113304bdebc2999fce9f815e24586">&#9670;&nbsp;</a></span>REG_3D_ID_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_3D_ID_RESERVED&#160;&#160;&#160;0x3D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01259">1259</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aad17ecde9c1e3885edbf956231ae6166"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad17ecde9c1e3885edbf956231ae6166">&#9670;&nbsp;</a></span>REG_3E_ID_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_3E_ID_RESERVED&#160;&#160;&#160;0x3E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01260">1260</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad1b6c20bc2bb2d15dde853b46648bedc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1b6c20bc2bb2d15dde853b46648bedc">&#9670;&nbsp;</a></span>REG_3F_ID_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_3F_ID_RESERVED&#160;&#160;&#160;0x3F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l01261">1261</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a42e4039f1140cedf72ffa58cd9bc7f7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42e4039f1140cedf72ffa58cd9bc7f7a">&#9670;&nbsp;</a></span>RF_CONF_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RF_CONF_ID&#160;&#160;&#160;0x28            /* Analog RF Configuration */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register RF_CONF Analog RF Configuration block Refer to section 7.2.41 Register file: 0x28  Analog RF configuration block. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00872">872</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a03d3dcf6e13f7a5883cc39d9cfe9d353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03d3dcf6e13f7a5883cc39d9cfe9d353">&#9670;&nbsp;</a></span>RF_CONF_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RF_CONF_LEN&#160;&#160;&#160;(58)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00873">873</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae6893ea320f8816697e503a09ae38c47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6893ea320f8816697e503a09ae38c47">&#9670;&nbsp;</a></span>RF_CONF_PLLEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RF_CONF_PLLEN_MASK&#160;&#160;&#160;0x0000E000UL   /* enable PLLs */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00877">877</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad3d5b27653356ab2f7a5c25ca85e06f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3d5b27653356ab2f7a5c25ca85e06f0">&#9670;&nbsp;</a></span>RF_CONF_RXEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RF_CONF_RXEN_MASK&#160;&#160;&#160;0x00200000UL   /* RX enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00875">875</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a71665da5b84eb915da7f52b8779640fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71665da5b84eb915da7f52b8779640fc">&#9670;&nbsp;</a></span>RF_CONF_TXALLEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RF_CONF_TXALLEN_MASK&#160;&#160;&#160;(<a class="el" href="dw1000__regs_8h.html#a029b96848e11722aba89c0f3282b62a9">RF_CONF_TXEN_MASK</a> | <a class="el" href="dw1000__regs_8h.html#a041089cc9f0c4a2e19861cf98ab7d432">RF_CONF_TXPOW_MASK</a> | <a class="el" href="dw1000__regs_8h.html#ae6893ea320f8816697e503a09ae38c47">RF_CONF_PLLEN_MASK</a> | <a class="el" href="dw1000__regs_8h.html#a592ab461fcb3e27f7b6f2b8930e37f9b">RF_CONF_TXBLOCKSEN_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00880">880</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a592ab461fcb3e27f7b6f2b8930e37f9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a592ab461fcb3e27f7b6f2b8930e37f9b">&#9670;&nbsp;</a></span>RF_CONF_TXBLOCKSEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RF_CONF_TXBLOCKSEN_MASK&#160;&#160;&#160;0x00001F00UL   /* enable TX blocks */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00878">878</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a029b96848e11722aba89c0f3282b62a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a029b96848e11722aba89c0f3282b62a9">&#9670;&nbsp;</a></span>RF_CONF_TXEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RF_CONF_TXEN_MASK&#160;&#160;&#160;0x00400000UL   /* TX enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00874">874</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a70905716f7ceaffa505d76fcd4c14fce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70905716f7ceaffa505d76fcd4c14fce">&#9670;&nbsp;</a></span>RF_CONF_TXPLLPOWEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RF_CONF_TXPLLPOWEN_MASK&#160;&#160;&#160;(<a class="el" href="dw1000__regs_8h.html#ae6893ea320f8816697e503a09ae38c47">RF_CONF_PLLEN_MASK</a> | <a class="el" href="dw1000__regs_8h.html#a041089cc9f0c4a2e19861cf98ab7d432">RF_CONF_TXPOW_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00879">879</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a041089cc9f0c4a2e19861cf98ab7d432"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a041089cc9f0c4a2e19861cf98ab7d432">&#9670;&nbsp;</a></span>RF_CONF_TXPOW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RF_CONF_TXPOW_MASK&#160;&#160;&#160;0x001F0000UL   /* turn on power all LDOs */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00876">876</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ac83cc134209f5b84356886520498240b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac83cc134209f5b84356886520498240b">&#9670;&nbsp;</a></span>RF_RXCTRLH_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RF_RXCTRLH_OFFSET&#160;&#160;&#160;0x0B    /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00882">882</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad3e7ee750944d0de67d7d4200532dd58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3e7ee750944d0de67d7d4200532dd58">&#9670;&nbsp;</a></span>RF_STATUS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RF_STATUS_OFFSET&#160;&#160;&#160;0x2C    /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00896">896</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a88452680b5bd942e4ca079da9037b0ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88452680b5bd942e4ca079da9037b0ac">&#9670;&nbsp;</a></span>RF_TXCTRL_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RF_TXCTRL_CH1&#160;&#160;&#160;0x00005C40UL    /* 32-bit value to program to Sub-Register 0x28:0C  RF_TXCTRL */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00888">888</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aada88f880f1081b9b66161b7d38292b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aada88f880f1081b9b66161b7d38292b5">&#9670;&nbsp;</a></span>RF_TXCTRL_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RF_TXCTRL_CH2&#160;&#160;&#160;0x00045CA0UL    /* 32-bit value to program to Sub-Register 0x28:0C  RF_TXCTRL */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00889">889</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a00e7038b280f5b68fb5e84b302c7ed1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00e7038b280f5b68fb5e84b302c7ed1b">&#9670;&nbsp;</a></span>RF_TXCTRL_CH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RF_TXCTRL_CH3&#160;&#160;&#160;0x00086CC0UL    /* 32-bit value to program to Sub-Register 0x28:0C  RF_TXCTRL */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00890">890</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a661e634f27eb304d047228340b3d29d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a661e634f27eb304d047228340b3d29d9">&#9670;&nbsp;</a></span>RF_TXCTRL_CH4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RF_TXCTRL_CH4&#160;&#160;&#160;0x00045C80UL    /* 32-bit value to program to Sub-Register 0x28:0C  RF_TXCTRL */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00891">891</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a35330aac009e535d2dc4d57463950309"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35330aac009e535d2dc4d57463950309">&#9670;&nbsp;</a></span>RF_TXCTRL_CH5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RF_TXCTRL_CH5&#160;&#160;&#160;0x001E3FE0UL    /* 32-bit value to program to Sub-Register 0x28:0C  RF_TXCTRL */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00892">892</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a2b89d9f4a311946c149e7dcc4a6ea896"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b89d9f4a311946c149e7dcc4a6ea896">&#9670;&nbsp;</a></span>RF_TXCTRL_CH7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RF_TXCTRL_CH7&#160;&#160;&#160;0x001E7DE0UL    /* 32-bit value to program to Sub-Register 0x28:0C  RF_TXCTRL */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00893">893</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa90ffcdd48f8b042bbeedb9befb94f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa90ffcdd48f8b042bbeedb9befb94f98">&#9670;&nbsp;</a></span>RF_TXCTRL_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RF_TXCTRL_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00885">885</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a5d84324a65eb6070ba8b05321b8e0b4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d84324a65eb6070ba8b05321b8e0b4c">&#9670;&nbsp;</a></span>RF_TXCTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RF_TXCTRL_OFFSET&#160;&#160;&#160;0x0C    /* Analog TX Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00884">884</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a0387f2626461315e7c437d1f34b10cfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0387f2626461315e7c437d1f34b10cfd">&#9670;&nbsp;</a></span>RF_TXCTRL_TXMTUNE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RF_TXCTRL_TXMTUNE_MASK&#160;&#160;&#160;0x000001E0UL    /* Transmit mixer tuning register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00886">886</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad5a7b42fd5c47075c7d6fdf413e6c4cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5a7b42fd5c47075c7d6fdf413e6c4cd">&#9670;&nbsp;</a></span>RF_TXCTRL_TXTXMQ_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RF_TXCTRL_TXTXMQ_MASK&#160;&#160;&#160;0x00000E00UL    /* Transmit mixer Q-factor tuning register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00887">887</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a4083cd58f0401dfa3f7e047fad4d61f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4083cd58f0401dfa3f7e047fad4d61f5">&#9670;&nbsp;</a></span>RX_BUFFER_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_BUFFER_ID&#160;&#160;&#160;0x11            /* Receive Data Buffer (in double buffer set) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register RX_BUFFER. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00344">344</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a02af5673dcad8e0c27e9a81089f6595b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02af5673dcad8e0c27e9a81089f6595b">&#9670;&nbsp;</a></span>RX_BUFFER_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_BUFFER_LEN&#160;&#160;&#160;(1024)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00345">345</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aff69b2bc8efbe47473e2c1892e71c5f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff69b2bc8efbe47473e2c1892e71c5f9">&#9670;&nbsp;</a></span>RX_EQUAL_CIR_MXG_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_EQUAL_CIR_MXG_MASK&#160;&#160;&#160;0xFFFF000000000000ULL   /* Channel Impulse Response Max Growth */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00370">370</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a5400f1a48aadb19c1738d82bec88d41c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5400f1a48aadb19c1738d82bec88d41c">&#9670;&nbsp;</a></span>RX_EQUAL_CIR_MXG_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_EQUAL_CIR_MXG_SHIFT&#160;&#160;&#160;(48)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00371">371</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aca409567e0cd50ee9a2cb6244cb5069e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca409567e0cd50ee9a2cb6244cb5069e">&#9670;&nbsp;</a></span>RX_EQUAL_FP_AMPL2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_EQUAL_FP_AMPL2_MASK&#160;&#160;&#160;0xFFFF0000ULL   /* First Path Amplitude point 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00360">360</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a60cd0337c1ae0b2a7cbe4baf1936661f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60cd0337c1ae0b2a7cbe4baf1936661f">&#9670;&nbsp;</a></span>RX_EQUAL_FP_AMPL2_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_EQUAL_FP_AMPL2_SHIFT&#160;&#160;&#160;(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00361">361</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a7271e99fd9b4e78de5c705804cc21670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7271e99fd9b4e78de5c705804cc21670">&#9670;&nbsp;</a></span>RX_EQUAL_PP_AMPL3_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_EQUAL_PP_AMPL3_MASK&#160;&#160;&#160;0x0000FFFF00000000ULL   /* First Path Amplitude point 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00365">365</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a9c26e1a22060d88702228def2c40ad14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c26e1a22060d88702228def2c40ad14">&#9670;&nbsp;</a></span>RX_EQUAL_PP_AMPL3_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_EQUAL_PP_AMPL3_SHIFT&#160;&#160;&#160;(32)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00366">366</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aaee1366e28a09c0e921e668d408a2624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaee1366e28a09c0e921e668d408a2624">&#9670;&nbsp;</a></span>RX_EQUAL_STD_NOISE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_EQUAL_STD_NOISE_MASK&#160;&#160;&#160;0x0000FFFFULL   /* Standard Deviation of Noise */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00355">355</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a74d5eb64176f506ad0dfdc0ba04417d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74d5eb64176f506ad0dfdc0ba04417d5">&#9670;&nbsp;</a></span>RX_EQUAL_STD_NOISE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_EQUAL_STD_NOISE_SHIFT&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00356">356</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="af7a34f290dbabd0881b1c140ae3a3152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7a34f290dbabd0881b1c140ae3a3152">&#9670;&nbsp;</a></span>RX_FINFO_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FINFO_ID&#160;&#160;&#160;0x10            /* RX Frame Information (in double buffer set) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register RX_FINFO. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00302">302</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a47d624719a85942b31bfe032e59e3d00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47d624719a85942b31bfe032e59e3d00">&#9670;&nbsp;</a></span>RX_FINFO_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FINFO_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00303">303</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a2e3fee8000a7c8edafa87c1094f490fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e3fee8000a7c8edafa87c1094f490fe">&#9670;&nbsp;</a></span>RX_FINFO_MASK_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FINFO_MASK_32&#160;&#160;&#160;0xFFFFFBFFUL    /* System event Status Register access mask (all unused fields should always be writen as zero) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00305">305</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a441fdecbb85ffb41329615a227738c4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a441fdecbb85ffb41329615a227738c4c">&#9670;&nbsp;</a></span>RX_FINFO_RNG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FINFO_RNG&#160;&#160;&#160;0x00008000UL    /* Receiver Ranging. Ranging bit in the received PHY header identifying the frame as a ranging packet. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00329">329</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a2116c8877e179dad4f88dea46930980b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2116c8877e179dad4f88dea46930980b">&#9670;&nbsp;</a></span>RX_FINFO_RNG_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FINFO_RNG_SHIFT&#160;&#160;&#160;(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00330">330</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aeaf3e6a22069d3d538245c970ad6f9f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaf3e6a22069d3d538245c970ad6f9f8">&#9670;&nbsp;</a></span>RX_FINFO_RXBR_110k</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FINFO_RXBR_110k&#160;&#160;&#160;0x00000000UL    /* Received bit rate = 110 kbps */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00324">324</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad9c877f958cc6458f0578fc824231f1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9c877f958cc6458f0578fc824231f1f">&#9670;&nbsp;</a></span>RX_FINFO_RXBR_6M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FINFO_RXBR_6M&#160;&#160;&#160;0x00004000UL    /* Received bit rate = 6.8 Mbps */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00326">326</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a7af6842f988b52037e394b327dda66c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7af6842f988b52037e394b327dda66c8">&#9670;&nbsp;</a></span>RX_FINFO_RXBR_850k</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FINFO_RXBR_850k&#160;&#160;&#160;0x00002000UL    /* Received bit rate = 850 kbps */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00325">325</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a53646ebb549ed98e2f623e00df503fcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53646ebb549ed98e2f623e00df503fcc">&#9670;&nbsp;</a></span>RX_FINFO_RXBR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FINFO_RXBR_MASK&#160;&#160;&#160;0x00006000UL    /* Receive Bit Rate report. This field reports the received bit rate */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00323">323</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a100792c09a4fd69af5658f6ef55a4bde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a100792c09a4fd69af5658f6ef55a4bde">&#9670;&nbsp;</a></span>RX_FINFO_RXBR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FINFO_RXBR_SHIFT&#160;&#160;&#160;(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00327">327</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a6f41453f0ddf2d22c3ad6b999028848b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f41453f0ddf2d22c3ad6b999028848b">&#9670;&nbsp;</a></span>RX_FINFO_RXFL_MASK_1023</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FINFO_RXFL_MASK_1023&#160;&#160;&#160;0x000003FFUL    /* Receive Frame Length Extension (0 to 1023) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00308">308</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a00384c4f9351cca5c4ba39c31acf91f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00384c4f9351cca5c4ba39c31acf91f5">&#9670;&nbsp;</a></span>RX_FINFO_RXFLE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FINFO_RXFLE_MASK&#160;&#160;&#160;0x00000380UL    /* Receive Frame Length Extension (0 to 7)&lt;&lt;7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00307">307</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad0230b7e7ba767094703b436c9c3e621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0230b7e7ba767094703b436c9c3e621">&#9670;&nbsp;</a></span>RX_FINFO_RXFLEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FINFO_RXFLEN_MASK&#160;&#160;&#160;0x0000007FUL    /* Receive Frame Length (0 to 127) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00306">306</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a83f9318c2d9e69d014d3633e3ef2fe71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83f9318c2d9e69d014d3633e3ef2fe71">&#9670;&nbsp;</a></span>RX_FINFO_RXNSPL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FINFO_RXNSPL_MASK&#160;&#160;&#160;0x00001800UL    /* Receive Non-Standard Preamble Length */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00310">310</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a69e25249ff2c759040ae614953fd75d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69e25249ff2c759040ae614953fd75d6">&#9670;&nbsp;</a></span>RX_FINFO_RXPACC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FINFO_RXPACC_MASK&#160;&#160;&#160;0xFFF00000UL    /* Preamble Accumulation Count */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00337">337</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a1c8bd713f3bced4169f76a487d0f59b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c8bd713f3bced4169f76a487d0f59b1">&#9670;&nbsp;</a></span>RX_FINFO_RXPACC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FINFO_RXPACC_SHIFT&#160;&#160;&#160;(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00338">338</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa81b34c9dcaaf535e89fa758d979fbe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa81b34c9dcaaf535e89fa758d979fbe4">&#9670;&nbsp;</a></span>RX_FINFO_RXPEL_1024</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FINFO_RXPEL_1024&#160;&#160;&#160;0x00080000UL    /* Receive Preamble length = 1024 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00318">318</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae5ed2a571a42b9c916d8832e83ea4603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5ed2a571a42b9c916d8832e83ea4603">&#9670;&nbsp;</a></span>RX_FINFO_RXPEL_128</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FINFO_RXPEL_128&#160;&#160;&#160;0x00040800UL    /* Receive Preamble length = 128 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00315">315</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aaa5dfb9366476d05809b7837c8484a47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa5dfb9366476d05809b7837c8484a47">&#9670;&nbsp;</a></span>RX_FINFO_RXPEL_1536</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FINFO_RXPEL_1536&#160;&#160;&#160;0x00080800UL    /* Receive Preamble length = 1536 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00319">319</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a504c5508ac6db9b3d94cbac6ec6ca5d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a504c5508ac6db9b3d94cbac6ec6ca5d3">&#9670;&nbsp;</a></span>RX_FINFO_RXPEL_2048</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FINFO_RXPEL_2048&#160;&#160;&#160;0x00081000UL    /* Receive Preamble length = 2048 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00320">320</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a0f28de9732b217b6f2f427b3d74c0d28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f28de9732b217b6f2f427b3d74c0d28">&#9670;&nbsp;</a></span>RX_FINFO_RXPEL_256</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FINFO_RXPEL_256&#160;&#160;&#160;0x00041000UL    /* Receive Preamble length = 256 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00316">316</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aef2420881d3903a3d5521fbb57124136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef2420881d3903a3d5521fbb57124136">&#9670;&nbsp;</a></span>RX_FINFO_RXPEL_4096</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FINFO_RXPEL_4096&#160;&#160;&#160;0x000C0000UL    /* Receive Preamble length = 4096 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00321">321</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab379eb05bf1fbd947fca6d780900c464"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab379eb05bf1fbd947fca6d780900c464">&#9670;&nbsp;</a></span>RX_FINFO_RXPEL_512</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FINFO_RXPEL_512&#160;&#160;&#160;0x00041800UL    /* Receive Preamble length = 512 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00317">317</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae9d6a5e305b9352e88bec59517545567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9d6a5e305b9352e88bec59517545567">&#9670;&nbsp;</a></span>RX_FINFO_RXPEL_64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FINFO_RXPEL_64&#160;&#160;&#160;0x00040000UL    /* Receive Preamble length = 64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00314">314</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a49cf4d366f36a9dd9fc053639776c7fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49cf4d366f36a9dd9fc053639776c7fe">&#9670;&nbsp;</a></span>RX_FINFO_RXPEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FINFO_RXPEL_MASK&#160;&#160;&#160;0x000C1800UL    /* Receive Preamble Length = RXPSR+RXNSPL */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00313">313</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a3dd9aff441d650464410585620dcf9ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dd9aff441d650464410585620dcf9ee">&#9670;&nbsp;</a></span>RX_FINFO_RXPRF_16M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FINFO_RXPRF_16M&#160;&#160;&#160;0x00010000UL    /* PRF being employed in the receiver = 16M */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00333">333</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad6383255bd5ff6fd587ae16e0d1fa52c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6383255bd5ff6fd587ae16e0d1fa52c">&#9670;&nbsp;</a></span>RX_FINFO_RXPRF_64M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FINFO_RXPRF_64M&#160;&#160;&#160;0x00020000UL    /* PRF being employed in the receiver = 64M */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00334">334</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a086befa3f708b6ecc36506c6c7432d31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a086befa3f708b6ecc36506c6c7432d31">&#9670;&nbsp;</a></span>RX_FINFO_RXPRF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FINFO_RXPRF_MASK&#160;&#160;&#160;0x00030000UL    /* RX Pulse Repetition Rate report */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00332">332</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa823cc4422fae85b0e9c31f34ae4e7d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa823cc4422fae85b0e9c31f34ae4e7d4">&#9670;&nbsp;</a></span>RX_FINFO_RXPRF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FINFO_RXPRF_SHIFT&#160;&#160;&#160;(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00335">335</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="af0203f9e82ab6881c466ee985098f040"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0203f9e82ab6881c466ee985098f040">&#9670;&nbsp;</a></span>RX_FINFO_RXPSR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FINFO_RXPSR_MASK&#160;&#160;&#160;0x000C0000UL    /* RX Preamble Repetition. 00 = 16 symbols, 01 = 64 symbols, 10 = 1024 symbols, 11 = 4096 symbols */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00311">311</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa1438373974087885c44cf9c6a100ca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1438373974087885c44cf9c6a100ca8">&#9670;&nbsp;</a></span>RX_FQUAL_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FQUAL_ID&#160;&#160;&#160;0x12            /* Rx Frame Quality information (in double buffer set) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register RX_FQUAL. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00351">351</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a618d35b2c1b37102708fbc5cd8427be0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a618d35b2c1b37102708fbc5cd8427be0">&#9670;&nbsp;</a></span>RX_FQUAL_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FQUAL_LEN&#160;&#160;&#160;(8)             /* note 64 bit register*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00352">352</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a1fa3de4549ef0405c0ef6ab9f0b4f2a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fa3de4549ef0405c0ef6ab9f0b4f2a4">&#9670;&nbsp;</a></span>RX_FWTO_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FWTO_ID&#160;&#160;&#160;0x0C            /* Receive Frame Wait Timeout Period */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register RX_FWTO. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00169">169</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a87c3423fe0ade424ef2c6df0c3392bd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87c3423fe0ade424ef2c6df0c3392bd5">&#9670;&nbsp;</a></span>RX_FWTO_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FWTO_LEN&#160;&#160;&#160;(2)             /* doc bug*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00170">170</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a02adc95245e632355466a06e4b4d5d6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02adc95245e632355466a06e4b4d5d6a">&#9670;&nbsp;</a></span>RX_FWTO_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FWTO_MASK&#160;&#160;&#160;0xFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00172">172</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a5422bbd6f1e33f216e8a12decb29a6c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5422bbd6f1e33f216e8a12decb29a6c9">&#9670;&nbsp;</a></span>RX_SNIFF_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_SNIFF_ID&#160;&#160;&#160;0x1D            /* Sniff Mode Configuration */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register RX_SNIFF Sniff Mode Configuration or Pulsed Preamble Reception Configuration. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00479">479</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a632ea02fcb764feea95a7ebd7b0c13e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a632ea02fcb764feea95a7ebd7b0c13e4">&#9670;&nbsp;</a></span>RX_SNIFF_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_SNIFF_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00480">480</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a617aa7ff1f93aa27bfc814d3cecaff86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a617aa7ff1f93aa27bfc814d3cecaff86">&#9670;&nbsp;</a></span>RX_SNIFF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_SNIFF_MASK&#160;&#160;&#160;0x0000FF0FUL    /*  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00482">482</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a94f4ac375fa4ea42a4a1374736c03ffa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94f4ac375fa4ea42a4a1374736c03ffa">&#9670;&nbsp;</a></span>RX_SNIFF_SNIFF_OFFT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_SNIFF_SNIFF_OFFT_MASK&#160;&#160;&#160;0x0000FF00UL   /* SNIFF Mode OFF time specified in units of approximately 1mkS, or 128 system clock cycles.*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00485">485</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad6a098ba00fd1febf4f1ef0fa3a46fe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6a098ba00fd1febf4f1ef0fa3a46fe8">&#9670;&nbsp;</a></span>RX_SNIFF_SNIFF_ONT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_SNIFF_SNIFF_ONT_MASK&#160;&#160;&#160;0x0000000FUL    /* SNIFF Mode ON time. Specified in units of PAC */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00483">483</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a7d9dcc856a11771b377dd836a939d3a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d9dcc856a11771b377dd836a939d3a2">&#9670;&nbsp;</a></span>RX_STAMP_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_STAMP_LEN&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a551d3ed51b343f474f9176bde513276e">RX_TIME_RX_STAMP_LEN</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00409">409</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="afe7095389292ae780e77e1ba1c27e465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe7095389292ae780e77e1ba1c27e465">&#9670;&nbsp;</a></span>RX_TIME_FP_AMPL1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_TIME_FP_AMPL1_OFFSET&#160;&#160;&#160;(7)    /* byte 7..8 16 bit First Path Amplitude point 1 */   /* doc bug */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00413">413</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a3be97f98f0c06b83625a23f8adb2765c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3be97f98f0c06b83625a23f8adb2765c">&#9670;&nbsp;</a></span>RX_TIME_FP_INDEX_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_TIME_FP_INDEX_OFFSET&#160;&#160;&#160;(5)    /* byte 5..6 16 bit First path index. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00412">412</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a527d88c80b733a1ad1ae0cd39a8c79d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a527d88c80b733a1ad1ae0cd39a8c79d2">&#9670;&nbsp;</a></span>RX_TIME_FP_RAWST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_TIME_FP_RAWST_OFFSET&#160;&#160;&#160;(9)    /* byte 9..13 40 bit Raw Timestamp <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> the frame */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00414">414</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="afc2bced2e42d756919f0d9587a7a8413"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc2bced2e42d756919f0d9587a7a8413">&#9670;&nbsp;</a></span>RX_TIME_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_TIME_ID&#160;&#160;&#160;0x15            /* Receive Message Time of Arrival (in double buffer set) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register RX_TIME. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00406">406</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a4099eb53fd6e02f0ba067b9b19d8a7eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4099eb53fd6e02f0ba067b9b19d8a7eb">&#9670;&nbsp;</a></span>RX_TIME_LLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_TIME_LLEN&#160;&#160;&#160;(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00407">407</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a551d3ed51b343f474f9176bde513276e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a551d3ed51b343f474f9176bde513276e">&#9670;&nbsp;</a></span>RX_TIME_RX_STAMP_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_TIME_RX_STAMP_LEN&#160;&#160;&#160;(5)             /* read only 5 bytes (the adjusted timestamp (40:0)) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00408">408</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae574e9f9b625ae16c92b7e985fe58f84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae574e9f9b625ae16c92b7e985fe58f84">&#9670;&nbsp;</a></span>RX_TIME_RX_STAMP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_TIME_RX_STAMP_OFFSET&#160;&#160;&#160;(0) /* byte 0..4 40 bit Reports the fully adjusted time of reception. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00411">411</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a0ddac39358a872ee845cf042c7ef8976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ddac39358a872ee845cf042c7ef8976">&#9670;&nbsp;</a></span>RX_TTCKI_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_TTCKI_ID&#160;&#160;&#160;0x13            /* Receiver Time Tracking Interval (in double buffer set) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register RX_TTCKI The value here is the interval over which the timing offset reported in the RXTOFS field of Register file: 0x14  RX_TTCKO is measured. The clock offset is calculated by dividing RXTTCKI by RXTOFS. The value in RXTTCKI will take just one of two values depending on the PRF: 0x01F00000 @ 16 MHz PRF, and 0x01FC0000 @ 64 MHz PRF. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00385">385</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="abcc2e9e591400d6f835ed2565a950991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcc2e9e591400d6f835ed2565a950991">&#9670;&nbsp;</a></span>RX_TTCKI_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_TTCKI_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00386">386</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="af154a15497231accc6230781d41ffefc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af154a15497231accc6230781d41ffefc">&#9670;&nbsp;</a></span>RX_TTCKO_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_TTCKO_ID&#160;&#160;&#160;0x14            /* Receiver Time Tracking Offset (in double buffer set) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register RX_TTCKO. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00391">391</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aada255abe61dc9c8dae8d5affcfe52f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aada255abe61dc9c8dae8d5affcfe52f2">&#9670;&nbsp;</a></span>RX_TTCKO_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_TTCKO_LEN&#160;&#160;&#160;(5)             /* Note 40 bit register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00392">392</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a83f8e195c3c585bfe143f8440065c90f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83f8e195c3c585bfe143f8440065c90f">&#9670;&nbsp;</a></span>RX_TTCKO_MASK_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_TTCKO_MASK_32&#160;&#160;&#160;0xFF07FFFFUL    /* Receiver Time Tracking Offset access mask (all unused fields should always be writen as zero) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00394">394</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ac1db1201cde7291b8c4d6ee5a9f7fa4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1db1201cde7291b8c4d6ee5a9f7fa4e">&#9670;&nbsp;</a></span>RX_TTCKO_RCPHASE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_TTCKO_RCPHASE_MASK&#160;&#160;&#160;0x7F0000000000ULL   /* This 7-bit field reports the receive carrier phase adjustment at time the ranging timestamp is made. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00400">400</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a4d2ab0a23d00f5842d964003682cf1d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d2ab0a23d00f5842d964003682cf1d2">&#9670;&nbsp;</a></span>RX_TTCKO_RSMPDEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_TTCKO_RSMPDEL_MASK&#160;&#160;&#160;0xFF000000UL    /* This 8-bit field reports an internal re-sampler delay value */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00398">398</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae65fdc038f699ccc83b2503543af1fbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae65fdc038f699ccc83b2503543af1fbf">&#9670;&nbsp;</a></span>RX_TTCKO_RXTOFS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_TTCKO_RXTOFS_MASK&#160;&#160;&#160;0x0007FFFFUL    /* RX time tracking offset. This RXTOFS value is a 19-bit signed quantity*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00396">396</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab11fcce49b1e2ca1c3834cf21caf7012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab11fcce49b1e2ca1c3834cf21caf7012">&#9670;&nbsp;</a></span>SNIFF_OFFT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SNIFF_OFFT_MASK&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a94f4ac375fa4ea42a4a1374736c03ffa">RX_SNIFF_SNIFF_OFFT_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00486">486</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ac2ec649a14c81d9fac277759f79ff5fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2ec649a14c81d9fac277759f79ff5fd">&#9670;&nbsp;</a></span>SNIFF_ONT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SNIFF_ONT_MASK&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ad6a098ba00fd1febf4f1ef0fa3a46fe8">RX_SNIFF_SNIFF_ONT_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00484">484</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="af652ff68c3484f607ac90a0ed2f3fc97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af652ff68c3484f607ac90a0ed2f3fc97">&#9670;&nbsp;</a></span>STD_NOISE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STD_NOISE_MASK&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#aaee1366e28a09c0e921e668d408a2624">RX_EQUAL_STD_NOISE_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00357">357</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae89380117176b3ec684b83025474dde6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae89380117176b3ec684b83025474dde6">&#9670;&nbsp;</a></span>STD_NOISE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STD_NOISE_SHIFT&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a74d5eb64176f506ad0dfdc0ba04417d5">RX_EQUAL_STD_NOISE_SHIFT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00358">358</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a6de62cc531d5500f0f88bfa001aaae2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6de62cc531d5500f0f88bfa001aaae2a">&#9670;&nbsp;</a></span>SYS_CFG_AACKPEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CFG_AACKPEND&#160;&#160;&#160;0x80000000UL    /* Automatic Acknowledgement Pending bit control */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00090">90</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad2ebb676841b8a577fedad861deb4e34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2ebb676841b8a577fedad861deb4e34">&#9670;&nbsp;</a></span>SYS_CFG_AUTOACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CFG_AUTOACK&#160;&#160;&#160;0x40000000UL    /* Automatic Acknowledgement Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00089">89</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a6d24b4ae981b5b1d6197a9720a45c18e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d24b4ae981b5b1d6197a9720a45c18e">&#9670;&nbsp;</a></span>SYS_CFG_DIS_DRXB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CFG_DIS_DRXB&#160;&#160;&#160;0x00001000UL    /* Disable Double RX Buffer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00077">77</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="abbe2b6c29fb73145cd8cb9f2dca7b354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbe2b6c29fb73145cd8cb9f2dca7b354">&#9670;&nbsp;</a></span>SYS_CFG_DIS_FCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CFG_DIS_FCE&#160;&#160;&#160;0x00000800UL    /* Disable frame check error handling */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00076">76</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a77a580b5955a8886e7eb062611581ffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77a580b5955a8886e7eb062611581ffe">&#9670;&nbsp;</a></span>SYS_CFG_DIS_PHE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CFG_DIS_PHE&#160;&#160;&#160;0x00002000UL    /* Disable receiver abort on PHR error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00078">78</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="af2cc6f4bbd8812fe9959bbe2b0c85390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2cc6f4bbd8812fe9959bbe2b0c85390">&#9670;&nbsp;</a></span>SYS_CFG_DIS_RSDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CFG_DIS_RSDE&#160;&#160;&#160;0x00004000UL    /* Disable Receiver Abort on RSD error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00079">79</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aaf07b88c1b2932a520dc48edd32ff1f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf07b88c1b2932a520dc48edd32ff1f8">&#9670;&nbsp;</a></span>SYS_CFG_DIS_STXP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CFG_DIS_STXP&#160;&#160;&#160;0x00040000UL    /* Disable Smart TX Power control */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00084">84</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a73441338a7070eba5f43b768aa4f3df3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73441338a7070eba5f43b768aa4f3df3">&#9670;&nbsp;</a></span>SYS_CFG_FCS_INIT2F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CFG_FCS_INIT2F&#160;&#160;&#160;0x00008000UL    /* initial seed value for the FCS generation and checking function */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00080">80</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a124738b7fdd7abfe5a653a61338bbbf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a124738b7fdd7abfe5a653a61338bbbf9">&#9670;&nbsp;</a></span>SYS_CFG_FF_ALL_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CFG_FF_ALL_EN&#160;&#160;&#160;0x000001FEUL    /* Frame filtering options all frames allowed */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00062">62</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a39261b8d6fc91f70c6ed21027340e92e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39261b8d6fc91f70c6ed21027340e92e">&#9670;&nbsp;</a></span>SYS_CFG_FFA4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CFG_FFA4&#160;&#160;&#160;0x00000080UL    /* Frame Filtering Allow frames with frame type field of 4, (binary 100) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00071">71</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a1fbf57a0ded54feae19ac79ef2c13f73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fbf57a0ded54feae19ac79ef2c13f73">&#9670;&nbsp;</a></span>SYS_CFG_FFA5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CFG_FFA5&#160;&#160;&#160;0x00000100UL    /* Frame Filtering Allow frames with frame type field of 5, (binary 101) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00073">73</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a975d5936ee08ac31ec2a8d0cdc60fdd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a975d5936ee08ac31ec2a8d0cdc60fdd3">&#9670;&nbsp;</a></span>SYS_CFG_FFAA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CFG_FFAA&#160;&#160;&#160;0x00000010UL    /* Frame Filtering Allow Acknowledgment frame reception */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00068">68</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa499b71ebe382dfba20d4712cdd32aac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa499b71ebe382dfba20d4712cdd32aac">&#9670;&nbsp;</a></span>SYS_CFG_FFAB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CFG_FFAB&#160;&#160;&#160;0x00000004UL    /* Frame Filtering Allow Beacon frame reception */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00066">66</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="acba24fd5bec0154ea21465dac93ac580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acba24fd5bec0154ea21465dac93ac580">&#9670;&nbsp;</a></span>SYS_CFG_FFAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CFG_FFAD&#160;&#160;&#160;0x00000008UL    /* Frame Filtering Allow Data frame reception */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00067">67</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a9195a831795ce38fe1dbf980b2425802"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9195a831795ce38fe1dbf980b2425802">&#9670;&nbsp;</a></span>SYS_CFG_FFAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CFG_FFAM&#160;&#160;&#160;0x00000020UL    /* Frame Filtering Allow MAC command frame reception */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00069">69</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad5163df57b1b48c68578164cf35ea00a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5163df57b1b48c68578164cf35ea00a">&#9670;&nbsp;</a></span>SYS_CFG_FFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CFG_FFAR&#160;&#160;&#160;0x00000040UL    /* Frame Filtering Allow Reserved frame types */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00070">70</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a18a07054775ffd62764cfd3726d11575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18a07054775ffd62764cfd3726d11575">&#9670;&nbsp;</a></span>SYS_CFG_FFBC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CFG_FFBC&#160;&#160;&#160;0x00000002UL    /* Frame Filtering Behave as a Co-ordinator */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00065">65</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a3e2e0c8317e28c6ecae0475562d45aac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e2e0c8317e28c6ecae0475562d45aac">&#9670;&nbsp;</a></span>SYS_CFG_FFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CFG_FFE&#160;&#160;&#160;0x00000001UL    /* Frame Filtering Enable. This bit enables the frame filtering functionality */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00064">64</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="abd2f79f673e2cbfdd9ae6b6e7ae3e64a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd2f79f673e2cbfdd9ae6b6e7ae3e64a">&#9670;&nbsp;</a></span>SYS_CFG_HIRQ_POL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CFG_HIRQ_POL&#160;&#160;&#160;0x00000200UL    /* Host interrupt polarity */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00074">74</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a555961045b2585a4f224aecb367f0f6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a555961045b2585a4f224aecb367f0f6c">&#9670;&nbsp;</a></span>SYS_CFG_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CFG_ID&#160;&#160;&#160;0x04            /* System Configuration (31:0) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register SYS_CFG. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00058">58</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa0d21ad8baff29fa4d4deb46a327e65f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0d21ad8baff29fa4d4deb46a327e65f">&#9670;&nbsp;</a></span>SYS_CFG_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CFG_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00059">59</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a08683df73319873d0600d45756cea8e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08683df73319873d0600d45756cea8e2">&#9670;&nbsp;</a></span>SYS_CFG_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CFG_MASK&#160;&#160;&#160;0xF047FFFFUL    /* access mask to SYS_CFG_ID */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00061">61</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a2c8233562eb7c5abb8202d701fe4cf31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c8233562eb7c5abb8202d701fe4cf31">&#9670;&nbsp;</a></span>SYS_CFG_PHR_MODE_00</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CFG_PHR_MODE_00&#160;&#160;&#160;0x00000000UL    /* Standard Frame mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00082">82</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a3ef15aab95f803dbb0b90fed17f9d274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ef15aab95f803dbb0b90fed17f9d274">&#9670;&nbsp;</a></span>SYS_CFG_PHR_MODE_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CFG_PHR_MODE_11&#160;&#160;&#160;0x00030000UL    /* Long Frames mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00083">83</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa1b9caf35632d030926d6650d0dc94ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1b9caf35632d030926d6650d0dc94ce">&#9670;&nbsp;</a></span>SYS_CFG_RXAUTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CFG_RXAUTR&#160;&#160;&#160;0x20000000UL    /* Receiver Auto-Re-enable. This bit is used to cause the receiver to re-enable automatically */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00088">88</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a51c56b6d87f24649ecb30691ca3c0d81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51c56b6d87f24649ecb30691ca3c0d81">&#9670;&nbsp;</a></span>SYS_CFG_RXM110K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CFG_RXM110K&#160;&#160;&#160;0x00400000UL    /* Receiver Mode 110 kbps data rate */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00085">85</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a12d23c48aad2b676422d345ca0c9b439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12d23c48aad2b676422d345ca0c9b439">&#9670;&nbsp;</a></span>SYS_CFG_RXWTOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CFG_RXWTOE&#160;&#160;&#160;0x10000000UL    /* Receive Wait Timeout Enable. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00087">87</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a7ff6c62951b0f43e3a96be76283804a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ff6c62951b0f43e3a96be76283804a8">&#9670;&nbsp;</a></span>SYS_CFG_SPI_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CFG_SPI_EDGE&#160;&#160;&#160;0x00000400UL    /* SPI data launch edge */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00075">75</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aef721ee831b24d6a0923e648d5ef8b92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef721ee831b24d6a0923e648d5ef8b92">&#9670;&nbsp;</a></span>SYS_CTRL_CANSFCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CTRL_CANSFCS&#160;&#160;&#160;0x00000008UL    /* Cancel Suppression of auto-FCS transmission (on the current frame) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00185">185</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="acf574e2458246105de5250b3b8a7f8f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf574e2458246105de5250b3b8a7f8f7">&#9670;&nbsp;</a></span>SYS_CTRL_HRBT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CTRL_HRBT&#160;&#160;&#160;(<a class="el" href="dw1000__regs_8h.html#ad4b9d0e57a1bb41b1a0982979e76e59a">SYS_CTRL_HSRBTOGGLE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00194">194</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aeb3669eeaadb76019385b31e1a249479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb3669eeaadb76019385b31e1a249479">&#9670;&nbsp;</a></span>SYS_CTRL_HRBT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CTRL_HRBT_OFFSET&#160;&#160;&#160;(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00195">195</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad4b9d0e57a1bb41b1a0982979e76e59a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4b9d0e57a1bb41b1a0982979e76e59a">&#9670;&nbsp;</a></span>SYS_CTRL_HSRBTOGGLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CTRL_HSRBTOGGLE&#160;&#160;&#160;0x01000000UL    /* Host side receiver buffer pointer toggle - toggles 0/1 host side data set pointer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00193">193</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa5ee6a88c4cfd57e9f2805d304ec5300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5ee6a88c4cfd57e9f2805d304ec5300">&#9670;&nbsp;</a></span>SYS_CTRL_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CTRL_ID&#160;&#160;&#160;0x0D            /* System Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register SYS_CTRL. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00177">177</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a09bfd8fd089d07d307629cb1d887b55b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09bfd8fd089d07d307629cb1d887b55b">&#9670;&nbsp;</a></span>SYS_CTRL_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CTRL_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00178">178</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ac45697b9932dd8008dbe24a2e7574b8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac45697b9932dd8008dbe24a2e7574b8b">&#9670;&nbsp;</a></span>SYS_CTRL_MASK_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CTRL_MASK_32&#160;&#160;&#160;0x010003CFUL    /* System Control Register access mask (all unused fields should always be writen as zero) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00180">180</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aee7e7dfdde39f79bd9ad7e291046ff19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee7e7dfdde39f79bd9ad7e291046ff19">&#9670;&nbsp;</a></span>SYS_CTRL_RXDLYE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CTRL_RXDLYE&#160;&#160;&#160;0x00000200UL    /* Receiver Delayed Enable (Enables Receiver when SY_TIME[0x??] == RXD_TIME[0x??] CHECK comment*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00190">190</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a22c2a85161d7b229e98a219f110cb280"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22c2a85161d7b229e98a219f110cb280">&#9670;&nbsp;</a></span>SYS_CTRL_RXENAB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CTRL_RXENAB&#160;&#160;&#160;0x00000100UL    /* Enable Receiver Now */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00189">189</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa49e9530b7b602b725887aad83bd77e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa49e9530b7b602b725887aad83bd77e2">&#9670;&nbsp;</a></span>SYS_CTRL_SFCST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CTRL_SFCST&#160;&#160;&#160;0x00000001UL    /* Suppress Auto-FCS Transmission (on this frame) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00182">182</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a284b21755138af73364c30a680909d80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a284b21755138af73364c30a680909d80">&#9670;&nbsp;</a></span>SYS_CTRL_TRXOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CTRL_TRXOFF&#160;&#160;&#160;0x00000040UL    /* Transceiver Off. Force Transciever OFF abort TX or RX immediately */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00186">186</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="acb2f2e2169a5dc7671dda4f23988aef8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb2f2e2169a5dc7671dda4f23988aef8">&#9670;&nbsp;</a></span>SYS_CTRL_TXDLYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CTRL_TXDLYS&#160;&#160;&#160;0x00000004UL    /* Transmitter Delayed Sending (initiates sending when SYS_TIME == TXD_TIME */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00184">184</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a6a499cd8d9feb8321bfaa8331d5a6835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a499cd8d9feb8321bfaa8331d5a6835">&#9670;&nbsp;</a></span>SYS_CTRL_TXSTRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CTRL_TXSTRT&#160;&#160;&#160;0x00000002UL    /* Start Transmitting Now */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00183">183</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a152469a538ed2e284828d0d35f9202b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a152469a538ed2e284828d0d35f9202b2">&#9670;&nbsp;</a></span>SYS_CTRL_WAIT4RESP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CTRL_WAIT4RESP&#160;&#160;&#160;0x00000080UL    /* Wait for Response */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00187">187</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a219b5ba03d254ecf2079fb93cf0890c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a219b5ba03d254ecf2079fb93cf0890c7">&#9670;&nbsp;</a></span>SYS_MASK_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_ID&#160;&#160;&#160;0x0E            /* System Event Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register SYS_MASK. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00200">200</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a2e600b92a30be52c22571116af7d5c1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e600b92a30be52c22571116af7d5c1c">&#9670;&nbsp;</a></span>SYS_MASK_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00201">201</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a20b1d1510b46ef3ca6d6ab58e9c709af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20b1d1510b46ef3ca6d6ab58e9c709af">&#9670;&nbsp;</a></span>SYS_MASK_MAAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_MAAT&#160;&#160;&#160;0x00000008UL    /* Mask automatic acknowledge trigger event */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00207">207</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab733c33bc5b08e56f7aafeeef7301e26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab733c33bc5b08e56f7aafeeef7301e26">&#9670;&nbsp;</a></span>SYS_MASK_MAFFREJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_MAFFREJ&#160;&#160;&#160;0x20000000UL    /* Mask Automatic Frame Filtering rejection event   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00235">235</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad7464e238d48836c3c1158a234adfa55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7464e238d48836c3c1158a234adfa55">&#9670;&nbsp;</a></span>SYS_MASK_MASK_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_MASK_32&#160;&#160;&#160;0x3FF7FFFEUL    /* System Event Mask Register access mask (all unused fields should always be writen as zero) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00203">203</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a97f22847489e6e2b62dbe6366fecdda7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97f22847489e6e2b62dbe6366fecdda7">&#9670;&nbsp;</a></span>SYS_MASK_MCPLLLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_MCPLLLL&#160;&#160;&#160;0x02000000UL    /* Mask Clock PLL Loosing Lock warning event    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00231">231</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aaf3f094259985db763135ecda49f82cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf3f094259985db763135ecda49f82cc">&#9670;&nbsp;</a></span>SYS_MASK_MCPLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_MCPLOCK&#160;&#160;&#160;0x00000002UL    /* Mask clock PLL lock event    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00205">205</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a3e8f69187b4d94db0a42bb0e96d49281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e8f69187b4d94db0a42bb0e96d49281">&#9670;&nbsp;</a></span>SYS_MASK_MESYNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_MESYNCR&#160;&#160;&#160;0x00000004UL    /* Mask clock PLL lock event    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00206">206</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad013eee0bd1c4973b9792a89babf8acc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad013eee0bd1c4973b9792a89babf8acc">&#9670;&nbsp;</a></span>SYS_MASK_MGPIOIRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_MGPIOIRQ&#160;&#160;&#160;0x00400000UL    /* Mask GPIO interrupt event    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00227">227</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a54b92b3f1f7f88fa347af203e3418216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54b92b3f1f7f88fa347af203e3418216">&#9670;&nbsp;</a></span>SYS_MASK_MHPDWARN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_MHPDWARN&#160;&#160;&#160;0x08000000UL    /* Mask Half Period Delay Warning event */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00233">233</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad859240cf24abc4a61c6a484aed2d0b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad859240cf24abc4a61c6a484aed2d0b5">&#9670;&nbsp;</a></span>SYS_MASK_MLDEDONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_MLDEDONE&#160;&#160;&#160;0x00000400UL    /* Mask LDE processing done event   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00215">215</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a23aff814e4d440e1a914e4da86d4dfe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23aff814e4d440e1a914e4da86d4dfe9">&#9670;&nbsp;</a></span>SYS_MASK_MLDEERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_MLDEERR&#160;&#160;&#160;0x00040000UL    /* Mask leading edge detection processing error event   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00224">224</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a3497b4fae97470362fbcccda30e732e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3497b4fae97470362fbcccda30e732e2">&#9670;&nbsp;</a></span>SYS_MASK_MRFPLLLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_MRFPLLLL&#160;&#160;&#160;0x01000000UL    /* Mask RF PLL Loosing Lock warning event   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00230">230</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa9ed30ad442284e2533832975f7a7c99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9ed30ad442284e2533832975f7a7c99">&#9670;&nbsp;</a></span>SYS_MASK_MRXDFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_MRXDFR&#160;&#160;&#160;0x00002000UL    /* Mask receiver data frame ready event */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00218">218</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa978f4525eada98829d5f14ca2be727c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa978f4525eada98829d5f14ca2be727c">&#9670;&nbsp;</a></span>SYS_MASK_MRXFCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_MRXFCE&#160;&#160;&#160;0x00008000UL    /* Mask receiver FCS error event    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00220">220</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a71bf88ce6954edaa110fdbcc002b6c4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71bf88ce6954edaa110fdbcc002b6c4a">&#9670;&nbsp;</a></span>SYS_MASK_MRXFCG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_MRXFCG&#160;&#160;&#160;0x00004000UL    /* Mask receiver FCS good event */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00219">219</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a7c8482506cb7963ba7b7fbe647c6ad15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c8482506cb7963ba7b7fbe647c6ad15">&#9670;&nbsp;</a></span>SYS_MASK_MRXOVRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_MRXOVRR&#160;&#160;&#160;0x00100000UL    /* Mask Receiver Overrun event  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00225">225</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a90b5ec85c09c5fe1219a193ec927c424"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90b5ec85c09c5fe1219a193ec927c424">&#9670;&nbsp;</a></span>SYS_MASK_MRXPHD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_MRXPHD&#160;&#160;&#160;0x00000800UL    /* Mask receiver PHY header detect event    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00216">216</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a172be7a87ce7eaf55909478ceaf7ab6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a172be7a87ce7eaf55909478ceaf7ab6c">&#9670;&nbsp;</a></span>SYS_MASK_MRXPHE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_MRXPHE&#160;&#160;&#160;0x00001000UL    /* Mask receiver PHY header error event */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00217">217</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a9f7fb9a34dd48fb94febcc35a9f51c7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f7fb9a34dd48fb94febcc35a9f51c7c">&#9670;&nbsp;</a></span>SYS_MASK_MRXPRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_MRXPRD&#160;&#160;&#160;0x00000100UL    /* Mask receiver preamble detected event    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00213">213</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ac0ed4e112cd6359db64c1f4048b1cde9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0ed4e112cd6359db64c1f4048b1cde9">&#9670;&nbsp;</a></span>SYS_MASK_MRXPTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_MRXPTO&#160;&#160;&#160;0x00200000UL    /* Mask Preamble detection timeout event    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00226">226</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae21209f6244038b9161b81dc9e610945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae21209f6244038b9161b81dc9e610945">&#9670;&nbsp;</a></span>SYS_MASK_MRXRFSL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_MRXRFSL&#160;&#160;&#160;0x00010000UL    /* Mask receiver Reed Solomon Frame Sync Loss event */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00222">222</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="abd6ace1ba636a5a2fa455654f5fc10a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd6ace1ba636a5a2fa455654f5fc10a6">&#9670;&nbsp;</a></span>SYS_MASK_MRXRFTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_MRXRFTO&#160;&#160;&#160;0x00020000UL    /* Mask Receive Frame Wait Timeout event    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00223">223</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a47864d690c9c7d00c84e406c38e1be64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47864d690c9c7d00c84e406c38e1be64">&#9670;&nbsp;</a></span>SYS_MASK_MRXSFDD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_MRXSFDD&#160;&#160;&#160;0x00000200UL    /* Mask receiver SFD detected event */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00214">214</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa3cafc5844c392bce8c0d8cd2a5d253e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3cafc5844c392bce8c0d8cd2a5d253e">&#9670;&nbsp;</a></span>SYS_MASK_MRXSFDTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_MRXSFDTO&#160;&#160;&#160;0x04000000UL    /* Mask Receive SFD timeout event   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00232">232</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a68aa8236cf02a79220d2378510efbe4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68aa8236cf02a79220d2378510efbe4c">&#9670;&nbsp;</a></span>SYS_MASK_MSLP2INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_MSLP2INIT&#160;&#160;&#160;0x00800000UL    /* Mask SLEEP to INIT event */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00228">228</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad05a235170eed693d1053c9bf5d459ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad05a235170eed693d1053c9bf5d459ff">&#9670;&nbsp;</a></span>SYS_MASK_MTXBERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_MTXBERR&#160;&#160;&#160;0x10000000UL    /* Mask Transmit Buffer Error event */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00234">234</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a22e149a3630da734b6017e09ad7c9d94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22e149a3630da734b6017e09ad7c9d94">&#9670;&nbsp;</a></span>SYS_MASK_MTXFRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_MTXFRB&#160;&#160;&#160;0x00000010UL    /* Mask transmit frame begins event */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00208">208</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae1ac29b1d694eea6787f312483bdcb95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1ac29b1d694eea6787f312483bdcb95">&#9670;&nbsp;</a></span>SYS_MASK_MTXFRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_MTXFRS&#160;&#160;&#160;0x00000080UL    /* Mask transmit frame sent event   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00211">211</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="adab36aa16f16894a688dab4b81c2032c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adab36aa16f16894a688dab4b81c2032c">&#9670;&nbsp;</a></span>SYS_MASK_MTXPHS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_MTXPHS&#160;&#160;&#160;0x00000040UL    /* Mask transmit PHY Header Sent event  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00210">210</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab183ec2f96c25d76dfd0c44f3519018c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab183ec2f96c25d76dfd0c44f3519018c">&#9670;&nbsp;</a></span>SYS_MASK_MTXPRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK_MTXPRS&#160;&#160;&#160;0x00000020UL    /* Mask transmit preamble sent event    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00209">209</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a634bb23bbe821aa3993d59d24c56c9ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a634bb23bbe821aa3993d59d24c56c9ba">&#9670;&nbsp;</a></span>SYS_STATE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATE_ID&#160;&#160;&#160;0x19            /* System State information READ ONLY */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register SYS_STATES Register map register file 0x19 is reserved. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00451">451</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae1c087770af22243c3d2373215448c8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1c087770af22243c3d2373215448c8f">&#9670;&nbsp;</a></span>SYS_STATE_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATE_LEN&#160;&#160;&#160;(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00452">452</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a7dda0978b03da373d6c0fd61d67eff43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dda0978b03da373d6c0fd61d67eff43">&#9670;&nbsp;</a></span>SYS_STATUS_AAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_AAT&#160;&#160;&#160;0x00000008UL    /* Automatic Acknowledge Trigger */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00248">248</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a73cd97a383d4213f3db2b2efb372ac34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73cd97a383d4213f3db2b2efb372ac34">&#9670;&nbsp;</a></span>SYS_STATUS_AFFREJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_AFFREJ&#160;&#160;&#160;0x20000000UL    /* Automatic Frame Filtering rejection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00277">277</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ac645974f563aa3f1ce303df8fe794481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac645974f563aa3f1ce303df8fe794481">&#9670;&nbsp;</a></span>SYS_STATUS_CLKPLL_LL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_CLKPLL_LL&#160;&#160;&#160;0x02000000UL    /* Clock PLL Losing Lock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00273">273</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a2ac4f4a9893d93445dbaf697ec0ba76c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ac4f4a9893d93445dbaf697ec0ba76c">&#9670;&nbsp;</a></span>SYS_STATUS_CPLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_CPLOCK&#160;&#160;&#160;0x00000002UL    /* Clock PLL Lock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00246">246</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ac680e5ac619235287160945cac77666a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac680e5ac619235287160945cac77666a">&#9670;&nbsp;</a></span>SYS_STATUS_ESYNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_ESYNCR&#160;&#160;&#160;0x00000004UL    /* External Sync Clock Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00247">247</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a46598eab6c8c489e1d696ac7cf428b4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46598eab6c8c489e1d696ac7cf428b4c">&#9670;&nbsp;</a></span>SYS_STATUS_GPIOIRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_GPIOIRQ&#160;&#160;&#160;0x00400000UL    /* GPIO interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00269">269</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a4efda718ca2e1f6ea38e02ef1e1a8e11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4efda718ca2e1f6ea38e02ef1e1a8e11">&#9670;&nbsp;</a></span>SYS_STATUS_HPDWARN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_HPDWARN&#160;&#160;&#160;0x08000000UL    /* Half Period Delay Warning */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00275">275</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad0ce511b6a007842cf18cd9dd6142305"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0ce511b6a007842cf18cd9dd6142305">&#9670;&nbsp;</a></span>SYS_STATUS_HSRBP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_HSRBP&#160;&#160;&#160;0x40000000UL    /* Host Side Receive Buffer Pointer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00278">278</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="acd935ee553caaf570893a4f94375f877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd935ee553caaf570893a4f94375f877">&#9670;&nbsp;</a></span>SYS_STATUS_ICRBP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_ICRBP&#160;&#160;&#160;0x80000000UL    /* IC side Receive Buffer Pointer READ ONLY */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00279">279</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="adeeac09a1435acb863b0cd44ccf4643e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeeac09a1435acb863b0cd44ccf4643e">&#9670;&nbsp;</a></span>SYS_STATUS_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_ID&#160;&#160;&#160;0x0F            /* System event Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register SYS_STATUS. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00240">240</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a8cf33acb1eada232b4c03c90f3eb51d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cf33acb1eada232b4c03c90f3eb51d6">&#9670;&nbsp;</a></span>SYS_STATUS_IRQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_IRQS&#160;&#160;&#160;0x00000001UL    /* Interrupt Request Status READ ONLY */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00245">245</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a70b544d858c4690fe470f161c01b1268"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70b544d858c4690fe470f161c01b1268">&#9670;&nbsp;</a></span>SYS_STATUS_LDEDONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_LDEDONE&#160;&#160;&#160;0x00000400UL    /* LDE processing done */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00256">256</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad623901bc5c639bb502865040e464448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad623901bc5c639bb502865040e464448">&#9670;&nbsp;</a></span>SYS_STATUS_LDEERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_LDEERR&#160;&#160;&#160;0x00040000UL    /* Leading edge detection processing error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00265">265</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a544f308cdc8de9db9cfcede83bb883e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a544f308cdc8de9db9cfcede83bb883e2">&#9670;&nbsp;</a></span>SYS_STATUS_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_LEN&#160;&#160;&#160;(5)             /* Note 40 bit register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00241">241</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a55cee6a5e05ae67eb91a709afdf23041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55cee6a5e05ae67eb91a709afdf23041">&#9670;&nbsp;</a></span>SYS_STATUS_MASK_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_MASK_32&#160;&#160;&#160;0xFFF7FFFFUL    /* System event Status Register access mask (all unused fields should always be writen as zero) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00243">243</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab0cf7f56b0802d8d707219deca94e8af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0cf7f56b0802d8d707219deca94e8af">&#9670;&nbsp;</a></span>SYS_STATUS_reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_reserved&#160;&#160;&#160;0x00080000UL    /* bit19 reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00266">266</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a9ab2a73cec3750d74ee0cd23410054bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ab2a73cec3750d74ee0cd23410054bd">&#9670;&nbsp;</a></span>SYS_STATUS_RFPLL_LL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_RFPLL_LL&#160;&#160;&#160;0x01000000UL    /* RF PLL Losing Lock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00272">272</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a8d863c1facd288b683c9593b5bb16f13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d863c1facd288b683c9593b5bb16f13">&#9670;&nbsp;</a></span>SYS_STATUS_RXDFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_RXDFR&#160;&#160;&#160;0x00002000UL    /* Receiver Data Frame Ready */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00259">259</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a4fd3dd0109e04c895eed63dae6ba5b8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fd3dd0109e04c895eed63dae6ba5b8f">&#9670;&nbsp;</a></span>SYS_STATUS_RXFCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_RXFCE&#160;&#160;&#160;0x00008000UL    /* Receiver FCS Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00261">261</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a87448e3ba3e8ed00210836e730fc3018"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87448e3ba3e8ed00210836e730fc3018">&#9670;&nbsp;</a></span>SYS_STATUS_RXFCG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_RXFCG&#160;&#160;&#160;0x00004000UL    /* Receiver FCS Good */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00260">260</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="abd513723e610f0420d17bea6f7969a61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd513723e610f0420d17bea6f7969a61">&#9670;&nbsp;</a></span>SYS_STATUS_RXOVRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_RXOVRR&#160;&#160;&#160;0x00100000UL    /* Receiver Overrun */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00267">267</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="afaba7d9ecbab0d415786401508f3f32b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaba7d9ecbab0d415786401508f3f32b">&#9670;&nbsp;</a></span>SYS_STATUS_RXPHD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_RXPHD&#160;&#160;&#160;0x00000800UL    /* Receiver PHY Header Detect */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00257">257</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab22cd81ecf063bed0870875c16c368e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab22cd81ecf063bed0870875c16c368e4">&#9670;&nbsp;</a></span>SYS_STATUS_RXPHE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_RXPHE&#160;&#160;&#160;0x00001000UL    /* Receiver PHY Header Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00258">258</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab4fd1c78d5f09fb5559c4f48a26a4245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4fd1c78d5f09fb5559c4f48a26a4245">&#9670;&nbsp;</a></span>SYS_STATUS_RXPRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_RXPRD&#160;&#160;&#160;0x00000100UL    /* Receiver Preamble Detected status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00254">254</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a703ca097769c98fc0d4c6e7e11eb0275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a703ca097769c98fc0d4c6e7e11eb0275">&#9670;&nbsp;</a></span>SYS_STATUS_RXPREJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_RXPREJ&#160;&#160;&#160;0x0200000000ULL /* Receiver Preamble Rejection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00282">282</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a2b75469680e446c4158dcf03afec9f27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b75469680e446c4158dcf03afec9f27">&#9670;&nbsp;</a></span>SYS_STATUS_RXPTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_RXPTO&#160;&#160;&#160;0x00200000UL    /* Preamble detection timeout */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00268">268</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a6c1bfd6270ab6fab0cb93d95103f3bef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c1bfd6270ab6fab0cb93d95103f3bef">&#9670;&nbsp;</a></span>SYS_STATUS_RXRFSL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_RXRFSL&#160;&#160;&#160;0x00010000UL    /* Receiver Reed Solomon Frame Sync Loss */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00263">263</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae9f0e5dfa940b236fd41d1bea2ae1522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9f0e5dfa940b236fd41d1bea2ae1522">&#9670;&nbsp;</a></span>SYS_STATUS_RXRFTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_RXRFTO&#160;&#160;&#160;0x00020000UL    /* Receive Frame Wait Timeout */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00264">264</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a763dfb7f25616c5199e77fa6f242b8d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a763dfb7f25616c5199e77fa6f242b8d4">&#9670;&nbsp;</a></span>SYS_STATUS_RXRSCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_RXRSCS&#160;&#160;&#160;0x0100000000ULL /* Receiver Reed-Solomon Correction Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00281">281</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a8cf4e6745aff6f5fd90c0a3ac3faf861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cf4e6745aff6f5fd90c0a3ac3faf861">&#9670;&nbsp;</a></span>SYS_STATUS_RXSFDD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_RXSFDD&#160;&#160;&#160;0x00000200UL    /* Receiver Start Frame Delimiter Detected. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00255">255</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a59fba4244424c2f085ff3c722b53e549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59fba4244424c2f085ff3c722b53e549">&#9670;&nbsp;</a></span>SYS_STATUS_RXSFDTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_RXSFDTO&#160;&#160;&#160;0x04000000UL    /* Receive SFD timeout */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00274">274</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a8fe6e454513146c9ebabd493c85cf7fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fe6e454513146c9ebabd493c85cf7fa">&#9670;&nbsp;</a></span>SYS_STATUS_SLP2INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_SLP2INIT&#160;&#160;&#160;0x00800000UL    /* SLEEP to INIT */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00270">270</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="abeb1fc19e2983d4145d0437e501a147a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeb1fc19e2983d4145d0437e501a147a">&#9670;&nbsp;</a></span>SYS_STATUS_TXBERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_TXBERR&#160;&#160;&#160;0x10000000UL    /* Transmit Buffer Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00276">276</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a6e8706c8b1102e6a43fd0a3873b5726c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e8706c8b1102e6a43fd0a3873b5726c">&#9670;&nbsp;</a></span>SYS_STATUS_TXERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_TXERR&#160;&#160;&#160;(0x0408)		/* These bits are the 16 high bits of status register TXPUTE and HPDWARN flags */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00285">285</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a22c420d91ef571d486205c01ecf3bd89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22c420d91ef571d486205c01ecf3bd89">&#9670;&nbsp;</a></span>SYS_STATUS_TXFRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_TXFRB&#160;&#160;&#160;0x00000010UL    /* Transmit Frame Begins */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00249">249</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a52acd338ad5b409cf37eb741ff48c012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52acd338ad5b409cf37eb741ff48c012">&#9670;&nbsp;</a></span>SYS_STATUS_TXFRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_TXFRS&#160;&#160;&#160;0x00000080UL    /* Transmit Frame Sent: This is set when the transmitter has completed the sending of a frame */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00252">252</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a5f2401ac28ed578e14d5bc300acc14e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f2401ac28ed578e14d5bc300acc14e9">&#9670;&nbsp;</a></span>SYS_STATUS_TXPHS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_TXPHS&#160;&#160;&#160;0x00000040UL    /* Transmit PHY Header Sent */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00251">251</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae0a39895392e9dc99b28fc7bb669ca27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0a39895392e9dc99b28fc7bb669ca27">&#9670;&nbsp;</a></span>SYS_STATUS_TXPRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_TXPRS&#160;&#160;&#160;0x00000020UL    /* Transmit Preamble Sent */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00250">250</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae09ba358b9a66188f434dba2fe1f0526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae09ba358b9a66188f434dba2fe1f0526">&#9670;&nbsp;</a></span>SYS_STATUS_TXPUTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_STATUS_TXPUTE&#160;&#160;&#160;0x0400000000ULL /* Transmit power up time error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00283">283</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a31270e00443e51812405a091c488a9d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31270e00443e51812405a091c488a9d2">&#9670;&nbsp;</a></span>SYS_TIME_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_TIME_ID&#160;&#160;&#160;0x06            /* System Time Counter (40-bit) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register SYS_TIME. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00096">96</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a3cb6a9407c6cc79639bade535de9021b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cb6a9407c6cc79639bade535de9021b">&#9670;&nbsp;</a></span>SYS_TIME_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_TIME_LEN&#160;&#160;&#160;(5)             /* Note 40 bit register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00097">97</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="af1b7c7fc964050abd71b3721c00f29eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1b7c7fc964050abd71b3721c00f29eb">&#9670;&nbsp;</a></span>TC_PGDELAY_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_PGDELAY_CH1&#160;&#160;&#160;0xC9            /* Recommended value for channel 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00927">927</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a43664536a3b7a6431c3bf9e843a42524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43664536a3b7a6431c3bf9e843a42524">&#9670;&nbsp;</a></span>TC_PGDELAY_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_PGDELAY_CH2&#160;&#160;&#160;0xC2            /* Recommended value for channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00928">928</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a70195d619466dbaa83b984580992b2f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70195d619466dbaa83b984580992b2f8">&#9670;&nbsp;</a></span>TC_PGDELAY_CH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_PGDELAY_CH3&#160;&#160;&#160;0xC5            /* Recommended value for channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00929">929</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a015446a4ddd22ce1ef22fd8ec3fc960c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a015446a4ddd22ce1ef22fd8ec3fc960c">&#9670;&nbsp;</a></span>TC_PGDELAY_CH4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_PGDELAY_CH4&#160;&#160;&#160;0x95            /* Recommended value for channel 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00930">930</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a2edfcd97990408d493b0f5210eb9b533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2edfcd97990408d493b0f5210eb9b533">&#9670;&nbsp;</a></span>TC_PGDELAY_CH5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_PGDELAY_CH5&#160;&#160;&#160;0xC0            /* Recommended value for channel 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00931">931</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a25a0e7f4e15412fa6db9ae38fe3a5f4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25a0e7f4e15412fa6db9ae38fe3a5f4d">&#9670;&nbsp;</a></span>TC_PGDELAY_CH7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_PGDELAY_CH7&#160;&#160;&#160;0x93            /* Recommended value for channel 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00932">932</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a1a5ee11e3dd9bc987c3726d3b0ae7c98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a5ee11e3dd9bc987c3726d3b0ae7c98">&#9670;&nbsp;</a></span>TC_PGDELAY_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_PGDELAY_LEN&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00926">926</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a0bad5a2c98ec1324e9a6f013dd684ce7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bad5a2c98ec1324e9a6f013dd684ce7">&#9670;&nbsp;</a></span>TC_PGDELAY_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_PGDELAY_OFFSET&#160;&#160;&#160;0x0B            /* Transmitter Calibration  Pulse Generator Delay */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00925">925</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a518ee17d3e0b0ab17cc4d4da371f5865"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a518ee17d3e0b0ab17cc4d4da371f5865">&#9670;&nbsp;</a></span>TC_PGTEST_CW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_PGTEST_CW&#160;&#160;&#160;0x13            /* Continuous Wave (CW) Test Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00937">937</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a7294f1e7362262860aff3188f74e0afc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7294f1e7362262860aff3188f74e0afc">&#9670;&nbsp;</a></span>TC_PGTEST_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_PGTEST_LEN&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00935">935</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a8fbfbd5abbdb785f23c26d1105cdf81a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fbfbd5abbdb785f23c26d1105cdf81a">&#9670;&nbsp;</a></span>TC_PGTEST_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_PGTEST_NORMAL&#160;&#160;&#160;0x00            /* Normal operation */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00936">936</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a3de09f88532f3366a9b106968315a082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3de09f88532f3366a9b106968315a082">&#9670;&nbsp;</a></span>TC_PGTEST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_PGTEST_OFFSET&#160;&#160;&#160;0x0C            /* Transmitter Calibration  Pulse Generator Test */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00934">934</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a7c0e09f46b275ca9a194f85fbfebcffd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c0e09f46b275ca9a194f85fbfebcffd">&#9670;&nbsp;</a></span>TC_SARL_SAR_C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_SARL_SAR_C&#160;&#160;&#160;(0)         /* SAR control */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00913">913</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a434f086c9d776b33debb899a94b5eb7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a434f086c9d776b33debb899a94b5eb7b">&#9670;&nbsp;</a></span>TC_SARL_SAR_LTEMP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_SARL_SAR_LTEMP_OFFSET&#160;&#160;&#160;(4)         /* Latest SAR reading <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> Temperature level */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00918">918</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a18dea698a012a5d4f9d09a8b3191fdb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18dea698a012a5d4f9d09a8b3191fdb0">&#9670;&nbsp;</a></span>TC_SARL_SAR_LVBAT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_SARL_SAR_LVBAT_OFFSET&#160;&#160;&#160;(3)         /* Latest SAR reading <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> Voltage level */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00917">917</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a91a26b497dde8e4cfdded376d0d6c404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91a26b497dde8e4cfdded376d0d6c404">&#9670;&nbsp;</a></span>TC_SARW_SAR_WTEMP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_SARW_SAR_WTEMP_OFFSET&#160;&#160;&#160;0x06            /* SAR reading of Temperature level taken at last wakeup event */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00922">922</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ac3eb57c319438f53031ea8ea1235f8c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3eb57c319438f53031ea8ea1235f8c8">&#9670;&nbsp;</a></span>TC_SARW_SAR_WVBAT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_SARW_SAR_WVBAT_OFFSET&#160;&#160;&#160;0x07            /* SAR reading of Voltage level taken at last wakeup event */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00923">923</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a9c50e04bd027ec4263bba9b68c9e3c9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c50e04bd027ec4263bba9b68c9e3c9a">&#9670;&nbsp;</a></span>TX_ANTD_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_ANTD_ID&#160;&#160;&#160;0x18            /* 16-bit Delay from Transmit to Antenna */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register TX_ANTD. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00440">440</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a4dfbe787a6ebe9fc07b231b9018d56c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dfbe787a6ebe9fc07b231b9018d56c1">&#9670;&nbsp;</a></span>TX_ANTD_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_ANTD_LEN&#160;&#160;&#160;(2)             /* doc bug */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00441">441</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ac64fce881fe6b4930810091163b48438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac64fce881fe6b4930810091163b48438">&#9670;&nbsp;</a></span>TX_BUFFER_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_BUFFER_ID&#160;&#160;&#160;0x09            /* Transmit Data Buffer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register TX_BUFFER. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00152">152</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a06269539d15795f2dd4bb6cd474823e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06269539d15795f2dd4bb6cd474823e7">&#9670;&nbsp;</a></span>TX_BUFFER_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_BUFFER_LEN&#160;&#160;&#160;(1024)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00153">153</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a715cdb8ffc7e9714e7396ae950a5942a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a715cdb8ffc7e9714e7396ae950a5942a">&#9670;&nbsp;</a></span>TX_CAL_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_CAL_ID&#160;&#160;&#160;0x2A            /* Transmitter calibration block */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register TX_CAL Refer to section 7.2.43 Register file: 0x2A  Transmitter Calibration block. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00910">910</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a9ce84979c1677a5e7843782e6945ef69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ce84979c1677a5e7843782e6945ef69">&#9670;&nbsp;</a></span>TX_CAL_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_CAL_LEN&#160;&#160;&#160;(52)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00911">911</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="af8ffd44862d96ed77ae7803da6a0e3cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8ffd44862d96ed77ae7803da6a0e3cc">&#9670;&nbsp;</a></span>TX_FCTRL_FLE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_FLE_MASK&#160;&#160;&#160;0x000003FFUL    /* bit mask to access Frame Length field */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00113">113</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a87799b56a05b9ace7c7f77577e4ef564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87799b56a05b9ace7c7f77577e4ef564">&#9670;&nbsp;</a></span>TX_FCTRL_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_ID&#160;&#160;&#160;0x08            /* Transmit Frame Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register TX_FCTRL. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00108">108</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aaf3154418d2d4340f9d8cb38372ad270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf3154418d2d4340f9d8cb38372ad270">&#9670;&nbsp;</a></span>TX_FCTRL_IFSDELAY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_IFSDELAY_MASK&#160;&#160;&#160;0xFF00000000ULL /* bit mask to access Inter-Frame Spacing field */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00147">147</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a2a006754b675cd59d76aa71cd6cfe8e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a006754b675cd59d76aa71cd6cfe8e8">&#9670;&nbsp;</a></span>TX_FCTRL_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_LEN&#160;&#160;&#160;(5)             /* Note 40 bit register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00109">109</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae87d700df40eb1c776dab3a545e0bf5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae87d700df40eb1c776dab3a545e0bf5a">&#9670;&nbsp;</a></span>TX_FCTRL_PE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_PE_MASK&#160;&#160;&#160;0x00300000UL    /* bit mask to access Preamble Extension */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00117">117</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ac5515163b316f584a2e34bd4597e3d4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5515163b316f584a2e34bd4597e3d4f">&#9670;&nbsp;</a></span>TX_FCTRL_PE_SHFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_PE_SHFT&#160;&#160;&#160;(20)            /* shift to access Preamble length Extension to allow specification of non-standard values */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00134">134</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a7656157ca7ed0af8a02804399373b7c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7656157ca7ed0af8a02804399373b7c8">&#9670;&nbsp;</a></span>TX_FCTRL_SAFE_MASK_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_SAFE_MASK_32&#160;&#160;&#160;0xFFFFE3FFUL    /* FSCTRL has fields which should always be writen zero */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00119">119</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa9344aa9e30a199e7fb2d2bbdea6a3d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9344aa9e30a199e7fb2d2bbdea6a3d5">&#9670;&nbsp;</a></span>TX_FCTRL_TFLE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_TFLE_MASK&#160;&#160;&#160;0x00000380UL    /* bit mask to access Transmit Frame Length Extension */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00112">112</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a37cd35c0bd564ca871dc00fd81256cda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37cd35c0bd564ca871dc00fd81256cda">&#9670;&nbsp;</a></span>TX_FCTRL_TFLEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_TFLEN_MASK&#160;&#160;&#160;0x0000007FUL    /* bit mask to access Transmit Frame Length */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00111">111</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae0192e1232c2ab0c8902aec26a0a4352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0192e1232c2ab0c8902aec26a0a4352">&#9670;&nbsp;</a></span>TX_FCTRL_TR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_TR&#160;&#160;&#160;0x00008000UL    /* Transmit Ranging enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00126">126</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae39a60cbfa7ade7e0dc10f4794421f09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae39a60cbfa7ade7e0dc10f4794421f09">&#9670;&nbsp;</a></span>TX_FCTRL_TR_SHFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_TR_SHFT&#160;&#160;&#160;(15)            /* shift to access Ranging bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00127">127</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a47275578ec0fe7010d39eeba30e26ebc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47275578ec0fe7010d39eeba30e26ebc">&#9670;&nbsp;</a></span>TX_FCTRL_TXBOFFS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_TXBOFFS_MASK&#160;&#160;&#160;0xFF000000UL    /* bit mask to access Transmit buffer index offset 10-bit field */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00145">145</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a9a509541466121e473983a9b27470fd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a509541466121e473983a9b27470fd8">&#9670;&nbsp;</a></span>TX_FCTRL_TXBR_110k</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_TXBR_110k&#160;&#160;&#160;0x00000000UL    /* Transmit Bit Rate = 110k */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00122">122</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a3f11098f5a338267de710decc87123f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f11098f5a338267de710decc87123f8">&#9670;&nbsp;</a></span>TX_FCTRL_TXBR_6M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_TXBR_6M&#160;&#160;&#160;0x00004000UL    /* Transmit Bit Rate = 6.8M */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00124">124</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a6742d9d81f8ce3adc982873ee090ac44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6742d9d81f8ce3adc982873ee090ac44">&#9670;&nbsp;</a></span>TX_FCTRL_TXBR_850k</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_TXBR_850k&#160;&#160;&#160;0x00002000UL    /* Transmit Bit Rate = 850k */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00123">123</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a844c6ebaf942345f3697b019d2d376c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a844c6ebaf942345f3697b019d2d376c9">&#9670;&nbsp;</a></span>TX_FCTRL_TXBR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_TXBR_MASK&#160;&#160;&#160;0x00006000UL    /* bit mask to access Transmit Bit Rate */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00114">114</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a6a548e476fb519ac7f723d797abdcc78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a548e476fb519ac7f723d797abdcc78">&#9670;&nbsp;</a></span>TX_FCTRL_TXBR_SHFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_TXBR_SHFT&#160;&#160;&#160;(13)            /* shift to access Data Rate field */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00125">125</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a470c03136291b1e66d7bf21093ab88fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a470c03136291b1e66d7bf21093ab88fd">&#9670;&nbsp;</a></span>TX_FCTRL_TXPRF_16M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_TXPRF_16M&#160;&#160;&#160;0x00010000UL    /* Transmit Pulse Repetition Frequency = 16 Mhz */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00131">131</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a79bca5deafb60e863cb488ae8483bda5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79bca5deafb60e863cb488ae8483bda5">&#9670;&nbsp;</a></span>TX_FCTRL_TXPRF_4M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_TXPRF_4M&#160;&#160;&#160;0x00000000UL    /* Transmit Pulse Repetition Frequency = 4 Mhz */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00130">130</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a0832d312f701f2f2633535d1328593c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0832d312f701f2f2633535d1328593c1">&#9670;&nbsp;</a></span>TX_FCTRL_TXPRF_64M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_TXPRF_64M&#160;&#160;&#160;0x00020000UL    /* Transmit Pulse Repetition Frequency = 64 Mhz */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00132">132</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a5a38dea61070337b863c6445917d7e3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a38dea61070337b863c6445917d7e3b">&#9670;&nbsp;</a></span>TX_FCTRL_TXPRF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_TXPRF_MASK&#160;&#160;&#160;0x00030000UL    /* bit mask to access Transmit Pulse Repetition Frequency */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00115">115</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aa5ed9d2993937e4dc7356eb9a3f7f5e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5ed9d2993937e4dc7356eb9a3f7f5e1">&#9670;&nbsp;</a></span>TX_FCTRL_TXPRF_SHFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_TXPRF_SHFT&#160;&#160;&#160;(16)            /* shift to access Pulse Repetition Frequency field */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00129">129</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a0c28a21b49d6516952df38d86c41320b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c28a21b49d6516952df38d86c41320b">&#9670;&nbsp;</a></span>TX_FCTRL_TXPSR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_TXPSR_MASK&#160;&#160;&#160;0x000C0000UL    /* bit mask to access Transmit Preamble Symbol Repetitions (PSR). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00116">116</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a1c629606e23ee161c98f078f05fa0359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c629606e23ee161c98f078f05fa0359">&#9670;&nbsp;</a></span>TX_FCTRL_TXPSR_PE_1024</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_TXPSR_PE_1024&#160;&#160;&#160;0x00080000UL    /* bit mask to access Preamble Extension = 1024 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00140">140</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a93ff8bb9ad872f813485fa11cd77b721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93ff8bb9ad872f813485fa11cd77b721">&#9670;&nbsp;</a></span>TX_FCTRL_TXPSR_PE_128</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_TXPSR_PE_128&#160;&#160;&#160;0x00140000UL    /* bit mask to access Preamble Extension = 128 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00137">137</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a471fdd0f63989fdae665a38c4965e9f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a471fdd0f63989fdae665a38c4965e9f4">&#9670;&nbsp;</a></span>TX_FCTRL_TXPSR_PE_1536</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_TXPSR_PE_1536&#160;&#160;&#160;0x00180000UL    /* bit mask to access Preamble Extension = 1536 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00141">141</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a979f797e10c64560a3c6c105e99ee8ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a979f797e10c64560a3c6c105e99ee8ed">&#9670;&nbsp;</a></span>TX_FCTRL_TXPSR_PE_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_TXPSR_PE_16&#160;&#160;&#160;0x00000000UL    /* bit mask to access Preamble Extension = 16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00135">135</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a3e50ee58714e9bc3099bc38909c37df8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e50ee58714e9bc3099bc38909c37df8">&#9670;&nbsp;</a></span>TX_FCTRL_TXPSR_PE_2048</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_TXPSR_PE_2048&#160;&#160;&#160;0x00280000UL    /* bit mask to access Preamble Extension = 2048 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00142">142</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab075f587e42b193b7216d92dcea38b9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab075f587e42b193b7216d92dcea38b9a">&#9670;&nbsp;</a></span>TX_FCTRL_TXPSR_PE_256</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_TXPSR_PE_256&#160;&#160;&#160;0x00240000UL    /* bit mask to access Preamble Extension = 256 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00138">138</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="abaf64f81e3e1efe3a4a404ca8aca6fdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaf64f81e3e1efe3a4a404ca8aca6fdd">&#9670;&nbsp;</a></span>TX_FCTRL_TXPSR_PE_4096</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_TXPSR_PE_4096&#160;&#160;&#160;0x000C0000UL    /* bit mask to access Preamble Extension = 4096 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00143">143</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aaa15bfe48719ad3ff845393ddd51a3da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa15bfe48719ad3ff845393ddd51a3da">&#9670;&nbsp;</a></span>TX_FCTRL_TXPSR_PE_512</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_TXPSR_PE_512&#160;&#160;&#160;0x00340000UL    /* bit mask to access Preamble Extension = 512 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00139">139</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a6ae7a3d3b3532d478f837a389e47dd32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ae7a3d3b3532d478f837a389e47dd32">&#9670;&nbsp;</a></span>TX_FCTRL_TXPSR_PE_64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_TXPSR_PE_64&#160;&#160;&#160;0x00040000UL    /* bit mask to access Preamble Extension = 64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00136">136</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ab16982a898971e288a5a46b0b03d1437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab16982a898971e288a5a46b0b03d1437">&#9670;&nbsp;</a></span>TX_FCTRL_TXPSR_PE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_TXPSR_PE_MASK&#160;&#160;&#160;0x003C0000UL    /* bit mask to access Transmit Preamble Symbol Repetitions (PSR). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00118">118</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a514d7a9b25b901e91b4bfedcb11011cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a514d7a9b25b901e91b4bfedcb11011cd">&#9670;&nbsp;</a></span>TX_FCTRL_TXPSR_SHFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FCTRL_TXPSR_SHFT&#160;&#160;&#160;(18)            /* shift to access Preamble Symbol Repetitions field */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00133">133</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aeab14c62869352356cb3473fe463c013"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeab14c62869352356cb3473fe463c013">&#9670;&nbsp;</a></span>TX_POWER_BOOSTNORM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_POWER_BOOSTNORM_MASK&#160;&#160;&#160;0x00000000UL    /* This is the normal power setting used for frames that do not fall */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00496">496</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ac27254f340b18039d79d808e4818b1a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac27254f340b18039d79d808e4818b1a7">&#9670;&nbsp;</a></span>TX_POWER_BOOSTNORM_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_POWER_BOOSTNORM_SHIFT&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00498">498</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a41a9923a9e640039cb3ac17f9ec4430d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41a9923a9e640039cb3ac17f9ec4430d">&#9670;&nbsp;</a></span>TX_POWER_BOOSTP125_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_POWER_BOOSTP125_MASK&#160;&#160;&#160;0x00000000UL    /* This value sets the power applied during transmission at the 6.8 Mbps data rate frames that are less than 0.125 ms */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00505">505</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="afd06e08eca9c38ed9a062ccc249da64e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd06e08eca9c38ed9a062ccc249da64e">&#9670;&nbsp;</a></span>TX_POWER_BOOSTP125_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_POWER_BOOSTP125_SHIFT&#160;&#160;&#160;(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00507">507</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aaa5a5759faec86e0e9c53c0ed7bcafd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa5a5759faec86e0e9c53c0ed7bcafd5">&#9670;&nbsp;</a></span>TX_POWER_BOOSTP250_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_POWER_BOOSTP250_MASK&#160;&#160;&#160;0x00000000UL    /* This value sets the power applied during transmission at the 6.8 Mbps data rate frames that are less than 0.25 ms duration */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00502">502</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ac437286c05a03e23d2fbeee236ce94a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac437286c05a03e23d2fbeee236ce94a3">&#9670;&nbsp;</a></span>TX_POWER_BOOSTP250_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_POWER_BOOSTP250_SHIFT&#160;&#160;&#160;(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00504">504</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a66a77e8398c77b86a86498fbd89204a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66a77e8398c77b86a86498fbd89204a3">&#9670;&nbsp;</a></span>TX_POWER_BOOSTP500_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_POWER_BOOSTP500_MASK&#160;&#160;&#160;0x00000000UL    /* This value sets the power applied during transmission at the 6.8 Mbps data rate frames that are less than 0.5 ms duration */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00499">499</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a72dfacbf3447853b2736e7d569090810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72dfacbf3447853b2736e7d569090810">&#9670;&nbsp;</a></span>TX_POWER_BOOSTP500_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_POWER_BOOSTP500_SHIFT&#160;&#160;&#160;(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00501">501</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a3f992abd9cb2eaad23c06346a750839e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f992abd9cb2eaad23c06346a750839e">&#9670;&nbsp;</a></span>TX_POWER_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_POWER_ID&#160;&#160;&#160;0x1E            /* TX Power Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register TX_POWER. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00493">493</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a105dc46a40110578851a5d7546cefe3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a105dc46a40110578851a5d7546cefe3d">&#9670;&nbsp;</a></span>TX_POWER_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_POWER_LEN&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00494">494</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="aeb5aef3ee9223f5d5762468810cbf1f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb5aef3ee9223f5d5762468810cbf1f3">&#9670;&nbsp;</a></span>TX_POWER_MAN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_POWER_MAN_DEFAULT&#160;&#160;&#160;0x0E080222UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00509">509</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ac2f76f4c0a8634e62591a9276eb8da5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2f76f4c0a8634e62591a9276eb8da5c">&#9670;&nbsp;</a></span>TX_POWER_TXPOWPHR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_POWER_TXPOWPHR_MASK&#160;&#160;&#160;0x0000FF00UL    /* This power setting is applied during the transmission of the PHY header (PHR) portion of the frame. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00510">510</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a8a6a016650576a730827fb5c1f5c6433"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a6a016650576a730827fb5c1f5c6433">&#9670;&nbsp;</a></span>TX_POWER_TXPOWSD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_POWER_TXPOWSD_MASK&#160;&#160;&#160;0x00FF0000UL    /* This power setting is applied during the transmission of the synchronisation header (SHR) and data portions of the frame. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00511">511</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a718a5aa4af9de5d999ac263c3435725f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a718a5aa4af9de5d999ac263c3435725f">&#9670;&nbsp;</a></span>TX_STAMP_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_STAMP_LEN&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#a35c04105b687e8ef607dd0104240c07a">TX_TIME_TX_STAMP_LEN</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00429">429</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ad389596ece63a326843e9f4d817491da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad389596ece63a326843e9f4d817491da">&#9670;&nbsp;</a></span>TX_TIME_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_TIME_ID&#160;&#160;&#160;0x17            /* Transmit Message Time of Sending */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00426">426</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="af7a7c86d4e41800b758180433cd2833c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7a7c86d4e41800b758180433cd2833c">&#9670;&nbsp;</a></span>TX_TIME_LLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_TIME_LLEN&#160;&#160;&#160;(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00427">427</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a653c8141391113e05406026159fc7855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a653c8141391113e05406026159fc7855">&#9670;&nbsp;</a></span>TX_TIME_TX_RAWST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_TIME_TX_RAWST_OFFSET&#160;&#160;&#160;(5) /* byte 5..9 40 bit Raw Timestamp <a class="el" href="examples_2drivers_2windows_2ottmp_2hdlc_8cpp.html#a3c5146858ebe315023403d0bcf65a5d9">for</a> the frame */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00432">432</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a35c04105b687e8ef607dd0104240c07a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35c04105b687e8ef607dd0104240c07a">&#9670;&nbsp;</a></span>TX_TIME_TX_STAMP_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_TIME_TX_STAMP_LEN&#160;&#160;&#160;(5)             /* 40-bits = 5 bytes */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00428">428</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ac0be4797ca1071ab8f785703d779ce48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0be4797ca1071ab8f785703d779ce48">&#9670;&nbsp;</a></span>TX_TIME_TX_STAMP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_TIME_TX_STAMP_OFFSET&#160;&#160;&#160;(0) /* byte 0..4 40 bit Reports the fully adjusted time of transmission */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00431">431</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="ae565af3d75091a4594000082f94972d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae565af3d75091a4594000082f94972d8">&#9670;&nbsp;</a></span>USR_SFD_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USR_SFD_ID&#160;&#160;&#160;0x21            /* User-specified short/long TX/RX SFD sequences */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for register USR_SFD Please read User Manual : User defined SFD sequence. </p>

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00557">557</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a5197776cdba370be6f72f80ab24d45b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5197776cdba370be6f72f80ab24d45b4">&#9670;&nbsp;</a></span>USR_SFD_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USR_SFD_LEN&#160;&#160;&#160;(41)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00558">558</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
<a id="a844ed833bb0123afe27039903ec61d79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a844ed833bb0123afe27039903ec61d79">&#9670;&nbsp;</a></span>W4R_TIM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define W4R_TIM_MASK&#160;&#160;&#160;<a class="el" href="dw1000__regs_8h.html#ad8f994a2ff2e5aa3ed84f58e7bec72f7">ACK_RESP_T_W4R_TIM_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dw1000__regs_8h_source.html#l00463">463</a> of file <a class="el" href="dw1000__regs_8h_source.html">dw1000_regs.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:32:30 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
