;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP #72, @-200
	ADD 711, 60
	SUB -207, <-120
	MOV -7, <-20
	JMN <127, 106
	SPL 71, #6
	SUB #72, @200
	SUB #72, @200
	DJN <127, 106
	SUB #72, @-200
	SLT 800, 340
	SUB @127, -100
	SPL 0, <802
	SUB #72, @200
	SUB @-127, 100
	SUB -207, <-120
	SUB 312, @10
	SLT 800, 340
	SUB 711, 60
	SUB 12, @10
	SUB -207, <-120
	SUB -207, <-120
	SUB @80, 34
	MOV -7, -20
	MOV 11, @9
	SPL 71, #6
	SPL <127, 106
	SPL <127, 106
	SPL 0, 21
	SPL 0, 21
	JMP @-0, 2
	SLT 30, 9
	SLT 30, 9
	SUB @-127, 100
	SUB #72, @200
	ADD @1, @-0
	ADD @1, @-0
	SUB 0, 842
	SLT 800, 340
	SUB -0, 2
	DJN -1, @-20
	SLT 30, 9
	CMP -207, <-120
	JMZ 0, 21
	DJN -1, @-20
	CMP #72, @-200
	DJN -1, @-20
	DJN -1, @-20
