

================================================================
== Vitis HLS Report for 'algo_Pipeline_MUL2ADD1_LOOP'
================================================================
* Date:           Tue Oct  7 16:23:28 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        ping_pong
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.644 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      102|      102|  1.020 us|  1.020 us|  102|  102|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- MUL2ADD1_LOOP  |      100|      100|         2|          1|          1|   100|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     35|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      17|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      17|     71|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln46_fu_80_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln46_fu_74_p2  |      icmp|   0|  0|  14|           7|           6|
    |d_d0                |        or|   0|  0|   5|           5|           1|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  35|          20|          10|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    7|         14|
    |i_fu_36                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_2_cast_reg_121         |  7|   0|   64|         57|
    |i_fu_36                  |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 17|   0|   74|         57|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-----------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  algo_Pipeline_MUL2ADD1_LOOP|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  algo_Pipeline_MUL2ADD1_LOOP|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  algo_Pipeline_MUL2ADD1_LOOP|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  algo_Pipeline_MUL2ADD1_LOOP|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  algo_Pipeline_MUL2ADD1_LOOP|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  algo_Pipeline_MUL2ADD1_LOOP|  return value|
|b_address0  |  out|    7|   ap_memory|                            b|         array|
|b_ce0       |  out|    1|   ap_memory|                            b|         array|
|b_q0        |   in|    4|   ap_memory|                            b|         array|
|d_address0  |  out|    7|   ap_memory|                            d|         array|
|d_ce0       |  out|    1|   ap_memory|                            d|         array|
|d_we0       |  out|    1|   ap_memory|                            d|         array|
|d_d0        |  out|    5|   ap_memory|                            d|         array|
+------------+-----+-----+------------+-----------------------------+--------------+

