Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Mar  5 20:27:09 2018
| Host         : Thomas-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7s50
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   125 |
| Unused register locations in slices containing registers |   427 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             397 |          142 |
| No           | No                    | Yes                    |              30 |            9 |
| No           | Yes                   | No                     |             452 |          182 |
| Yes          | No                    | No                     |             358 |          108 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            1169 |          369 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                        |                                                                                                Enable Signal                                                                                               |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_2                                                                                    |                1 |              1 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                  |                1 |              1 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                           | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                              |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                        |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_14_out                                                                                              |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_13_out                                                                                              |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R_reg[32][0]                                                                                                                        |                                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                     |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg_0 |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0        |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0        |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                        |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                                |                                                                                                                                                       |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           |                                                                                                                                                                                                            |                                                                                                                                                       |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       |                                                                                                                                                       |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.clear_Ext_BRK_reg_0                                                                                          |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                 | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                               |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                                       |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                        |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Using_FPGA.Native                                                                                                                        | design_1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Using_FPGA.Native                                                                                                                        | design_1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                           | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[28]                                 |                1 |              4 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/p_2_out_1                                                                                                                                                                  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                      | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                        |                1 |              5 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                       |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                      |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                           |                                                                                                                                                       |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_i_reg[30][0]                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_hit_reg[1]                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                |                1 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0[0]                                                                                                            |                                                                                                                                                       |                1 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5][0]                                                                                                                           |                                                                                                                                                       |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0] |                                                                                                                                                       |                7 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0] |                                                                                                                                                       |                7 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                 | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                           | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                        |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                               |                                                                                                                                                       |                2 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7][0]                                                                                                                         |                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                       |                1 |              8 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                       |                2 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                            | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                2 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_UART.tdo_reg_reg[7][0]                                                                                                                                              |                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                               |                                                                                                                                                       |                2 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/E[0]                                                                                                                                    |                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                              | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                5 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                               |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                          | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                               |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                      | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                        |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                5 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                      |                2 |             10 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                        |                                                                                                                                                       |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_0_in0                                                                        |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_ESR_reg[31][0]                                                              |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                        |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/imm_reg_reg[15][0]                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[24]                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                        |                8 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                        |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                         |                7 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                     |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                        |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                        |                8 |             20 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                      |                5 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                         |                5 |             27 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                 |                8 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                      |               12 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                             |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                              |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i_reg[0][0]                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                        |                                                                                                                                                       |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                        |                                                                                                                                                       |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_BTR_reg[31][0]                                                              |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_EAR_reg[31][0]                                                              |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result_reg[31][0]                                                       |               17 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                   |                8 |             32 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                       |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                       | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                8 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R_reg[32][0]                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[5].I_Part_Of_Zero_Detect/SR[0]                 |                9 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                |                                                                                                                                                       |               12 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        |                                                                                                                                                       |               17 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                |                                                                                                                                                       |                6 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                       |               10 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                          |               12 |             36 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                           |                                                                                                                                                       |               16 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               19 |             59 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_HW_BS.Using_BitField.mem_mask1_reg[30]                                     |               28 |             63 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                            |                                                                                                                                                       |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                              |                                                                                                                                                       |               10 |             75 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                            |                                                                                                                                                       |               38 |             82 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[15]                                                                                                                               |                                                                                                                                                       |               16 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               33 |            135 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               73 |            165 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               97 |            244 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            |                                                                                                                                                       |              111 |            332 |
+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    13 |
| 2      |                     4 |
| 3      |                     1 |
| 4      |                    26 |
| 5      |                     3 |
| 6      |                     8 |
| 8      |                    15 |
| 9      |                     5 |
| 10     |                     2 |
| 12     |                     2 |
| 16+    |                    46 |
+--------+-----------------------+


