// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module soft_max (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        dense_array_V_address0,
        dense_array_V_ce0,
        dense_array_V_we0,
        dense_array_V_d0,
        dense_array_V_q0,
        prediction_V_address0,
        prediction_V_ce0,
        prediction_V_we0,
        prediction_V_d0
);

parameter    ap_ST_fsm_state1 = 37'd1;
parameter    ap_ST_fsm_state2 = 37'd2;
parameter    ap_ST_fsm_state3 = 37'd4;
parameter    ap_ST_fsm_state4 = 37'd8;
parameter    ap_ST_fsm_state5 = 37'd16;
parameter    ap_ST_fsm_state6 = 37'd32;
parameter    ap_ST_fsm_state7 = 37'd64;
parameter    ap_ST_fsm_state8 = 37'd128;
parameter    ap_ST_fsm_state9 = 37'd256;
parameter    ap_ST_fsm_state10 = 37'd512;
parameter    ap_ST_fsm_state11 = 37'd1024;
parameter    ap_ST_fsm_state12 = 37'd2048;
parameter    ap_ST_fsm_state13 = 37'd4096;
parameter    ap_ST_fsm_state14 = 37'd8192;
parameter    ap_ST_fsm_state15 = 37'd16384;
parameter    ap_ST_fsm_state16 = 37'd32768;
parameter    ap_ST_fsm_state17 = 37'd65536;
parameter    ap_ST_fsm_state18 = 37'd131072;
parameter    ap_ST_fsm_state19 = 37'd262144;
parameter    ap_ST_fsm_state20 = 37'd524288;
parameter    ap_ST_fsm_state21 = 37'd1048576;
parameter    ap_ST_fsm_state22 = 37'd2097152;
parameter    ap_ST_fsm_state23 = 37'd4194304;
parameter    ap_ST_fsm_state24 = 37'd8388608;
parameter    ap_ST_fsm_state25 = 37'd16777216;
parameter    ap_ST_fsm_state26 = 37'd33554432;
parameter    ap_ST_fsm_state27 = 37'd67108864;
parameter    ap_ST_fsm_state28 = 37'd134217728;
parameter    ap_ST_fsm_state29 = 37'd268435456;
parameter    ap_ST_fsm_state30 = 37'd536870912;
parameter    ap_ST_fsm_state31 = 37'd1073741824;
parameter    ap_ST_fsm_state32 = 37'd2147483648;
parameter    ap_ST_fsm_state33 = 37'd4294967296;
parameter    ap_ST_fsm_state34 = 37'd8589934592;
parameter    ap_ST_fsm_state35 = 37'd17179869184;
parameter    ap_ST_fsm_state36 = 37'd34359738368;
parameter    ap_ST_fsm_state37 = 37'd68719476736;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] dense_array_V_address0;
output   dense_array_V_ce0;
output   dense_array_V_we0;
output  [14:0] dense_array_V_d0;
input  [14:0] dense_array_V_q0;
output  [3:0] prediction_V_address0;
output   prediction_V_ce0;
output   prediction_V_we0;
output  [14:0] prediction_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] dense_array_V_address0;
reg dense_array_V_ce0;
reg dense_array_V_we0;
reg prediction_V_ce0;
reg prediction_V_we0;

(* fsm_encoding = "none" *) reg   [36:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] m_fu_152_p2;
reg   [3:0] m_reg_260;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln12_fu_146_p2;
wire  signed [15:0] rhs_V_fu_163_p1;
reg  signed [15:0] rhs_V_reg_270;
wire   [14:0] select_ln13_fu_173_p3;
wire    ap_CS_fsm_state3;
wire   [3:0] i_fu_187_p2;
reg   [3:0] i_reg_283;
wire    ap_CS_fsm_state4;
reg   [3:0] dense_array_V_addr_1_reg_288;
wire   [0:0] icmp_ln20_fu_181_p2;
wire  signed [23:0] sext_ln27_fu_198_p1;
reg  signed [23:0] sext_ln27_reg_293;
wire   [14:0] p_Val2_4_fu_212_p1;
reg   [14:0] p_Val2_4_reg_298;
wire    ap_CS_fsm_state7;
wire   [14:0] sum_V_fu_216_p2;
reg   [14:0] sum_V_reg_303;
wire   [3:0] j_fu_228_p2;
reg   [3:0] j_reg_311;
wire    ap_CS_fsm_state9;
wire   [63:0] zext_ln29_fu_234_p1;
reg   [63:0] zext_ln29_reg_316;
wire   [0:0] icmp_ln27_fu_222_p2;
wire    ap_CS_fsm_state10;
wire    grp_exp_16_7_s_fu_135_ap_start;
wire    grp_exp_16_7_s_fu_135_ap_done;
wire    grp_exp_16_7_s_fu_135_ap_idle;
wire    grp_exp_16_7_s_fu_135_ap_ready;
wire   [15:0] grp_exp_16_7_s_fu_135_x_V;
wire   [15:0] grp_exp_16_7_s_fu_135_ap_return;
reg  signed [14:0] p_Val2_1_reg_78;
reg   [3:0] m_0_reg_90;
reg  signed [14:0] p_Val2_3_reg_101;
wire    ap_CS_fsm_state8;
reg   [3:0] i_0_reg_113;
reg   [3:0] j_0_reg_124;
wire    ap_CS_fsm_state37;
reg    grp_exp_16_7_s_fu_135_ap_start_reg;
reg   [36:0] ap_NS_fsm;
wire    ap_NS_fsm_state5;
wire    ap_CS_fsm_state5;
wire   [63:0] zext_ln13_fu_158_p1;
wire   [63:0] zext_ln22_fu_193_p1;
wire   [0:0] icmp_ln1495_fu_167_p2;
wire  signed [14:0] lhs_V_fu_202_p0;
wire  signed [15:0] lhs_V_fu_202_p1;
wire   [23:0] grp_fu_247_p0;
wire  signed [14:0] grp_fu_247_p1;
wire   [14:0] grp_fu_247_p2;
reg    grp_fu_247_ap_start;
wire    grp_fu_247_ap_done;

// power-on initialization
initial begin
#0 ap_CS_fsm = 37'd1;
#0 grp_exp_16_7_s_fu_135_ap_start_reg = 1'b0;
end

exp_16_7_s grp_exp_16_7_s_fu_135(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_exp_16_7_s_fu_135_ap_start),
    .ap_done(grp_exp_16_7_s_fu_135_ap_done),
    .ap_idle(grp_exp_16_7_s_fu_135_ap_idle),
    .ap_ready(grp_exp_16_7_s_fu_135_ap_ready),
    .x_V(grp_exp_16_7_s_fu_135_x_V),
    .ap_return(grp_exp_16_7_s_fu_135_ap_return)
);

cnn_sdiv_24ns_15slbW #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_sdiv_24ns_15slbW_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_247_ap_start),
    .done(grp_fu_247_ap_done),
    .din0(grp_fu_247_p0),
    .din1(grp_fu_247_p1),
    .ce(1'b1),
    .dout(grp_fu_247_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_exp_16_7_s_fu_135_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state5) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_exp_16_7_s_fu_135_ap_start_reg <= 1'b1;
        end else if ((grp_exp_16_7_s_fu_135_ap_ready == 1'b1)) begin
            grp_exp_16_7_s_fu_135_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        i_0_reg_113 <= i_reg_283;
    end else if (((icmp_ln12_fu_146_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_0_reg_113 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln20_fu_181_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        j_0_reg_124 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        j_0_reg_124 <= j_reg_311;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        m_0_reg_90 <= m_reg_260;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        m_0_reg_90 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        p_Val2_1_reg_78 <= select_ln13_fu_173_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_1_reg_78 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        p_Val2_3_reg_101 <= sum_V_reg_303;
    end else if (((icmp_ln12_fu_146_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_3_reg_101 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln20_fu_181_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        dense_array_V_addr_1_reg_288 <= zext_ln22_fu_193_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_reg_283 <= i_fu_187_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        j_reg_311 <= j_fu_228_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        m_reg_260 <= m_fu_152_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        p_Val2_4_reg_298 <= p_Val2_4_fu_212_p1;
        sum_V_reg_303 <= sum_V_fu_216_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln12_fu_146_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        rhs_V_reg_270 <= rhs_V_fu_163_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln20_fu_181_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        sext_ln27_reg_293 <= sext_ln27_fu_198_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_fu_222_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        zext_ln29_reg_316[3 : 0] <= zext_ln29_fu_234_p1[3 : 0];
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln27_fu_222_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln27_fu_222_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        dense_array_V_address0 = zext_ln29_fu_234_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dense_array_V_address0 = dense_array_V_addr_1_reg_288;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dense_array_V_address0 = zext_ln22_fu_193_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dense_array_V_address0 = zext_ln13_fu_158_p1;
    end else begin
        dense_array_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state4))) begin
        dense_array_V_ce0 = 1'b1;
    end else begin
        dense_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        dense_array_V_we0 = 1'b1;
    end else begin
        dense_array_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_247_ap_start = 1'b1;
    end else begin
        grp_fu_247_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        prediction_V_ce0 = 1'b1;
    end else begin
        prediction_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        prediction_V_we0 = 1'b1;
    end else begin
        prediction_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln12_fu_146_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln20_fu_181_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln27_fu_222_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state5 = ap_NS_fsm[32'd4];

assign dense_array_V_d0 = p_Val2_4_reg_298;

assign grp_exp_16_7_s_fu_135_ap_start = grp_exp_16_7_s_fu_135_ap_start_reg;

assign grp_exp_16_7_s_fu_135_x_V = ($signed(lhs_V_fu_202_p1) - $signed(rhs_V_reg_270));

assign grp_fu_247_p0 = {{dense_array_V_q0}, {9'd0}};

assign grp_fu_247_p1 = sext_ln27_reg_293;

assign i_fu_187_p2 = (i_0_reg_113 + 4'd1);

assign icmp_ln12_fu_146_p2 = ((m_0_reg_90 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln1495_fu_167_p2 = (($signed(p_Val2_1_reg_78) < $signed(dense_array_V_q0)) ? 1'b1 : 1'b0);

assign icmp_ln20_fu_181_p2 = ((i_0_reg_113 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln27_fu_222_p2 = ((j_0_reg_124 == 4'd10) ? 1'b1 : 1'b0);

assign j_fu_228_p2 = (j_0_reg_124 + 4'd1);

assign lhs_V_fu_202_p0 = dense_array_V_q0;

assign lhs_V_fu_202_p1 = lhs_V_fu_202_p0;

assign m_fu_152_p2 = (m_0_reg_90 + 4'd1);

assign p_Val2_4_fu_212_p1 = grp_exp_16_7_s_fu_135_ap_return[14:0];

assign prediction_V_address0 = zext_ln29_reg_316;

assign prediction_V_d0 = grp_fu_247_p2[14:0];

assign rhs_V_fu_163_p1 = p_Val2_1_reg_78;

assign select_ln13_fu_173_p3 = ((icmp_ln1495_fu_167_p2[0:0] === 1'b1) ? dense_array_V_q0 : p_Val2_1_reg_78);

assign sext_ln27_fu_198_p1 = p_Val2_3_reg_101;

assign sum_V_fu_216_p2 = ($signed(p_Val2_4_fu_212_p1) + $signed(p_Val2_3_reg_101));

assign zext_ln13_fu_158_p1 = m_0_reg_90;

assign zext_ln22_fu_193_p1 = i_0_reg_113;

assign zext_ln29_fu_234_p1 = j_0_reg_124;

always @ (posedge ap_clk) begin
    zext_ln29_reg_316[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //soft_max
