--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.662ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y2.YQ       Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X62Y2.BX       net (fanout=2)        0.829   ftop/clkN210/unlock2
    SLICE_X62Y2.CLK      Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.662ns (0.833ns logic, 0.829ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.535ns (Levels of Logic = 1)
  Clock Path Skew:      -0.088ns (0.377 - 0.465)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y3.YQ       Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X62Y2.G4       net (fanout=1)        0.340   ftop/clkN210/locked_d
    SLICE_X62Y2.CLK      Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.535ns (1.195ns logic, 0.340ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.099ns (0.471 - 0.372)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y3.YQ       Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X62Y2.G4       net (fanout=1)        0.272   ftop/clkN210/locked_d
    SLICE_X62Y2.CLK      Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (0.869ns logic, 0.272ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.242ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y2.YQ       Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X62Y2.BX       net (fanout=2)        0.663   ftop/clkN210/unlock2
    SLICE_X62Y2.CLK      Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.579ns logic, 0.663ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X62Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X62Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X62Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X62Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X62Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X62Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X68Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X68Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X68Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X63Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X63Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X63Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13740 paths analyzed, 1968 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.816ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.700ns (Levels of Logic = 7)
  Clock Path Skew:      -0.116ns (0.250 - 0.366)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y196.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X100Y197.G3    net (fanout=5)        0.429   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X100Y197.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X100Y197.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X100Y197.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X91Y195.G4     net (fanout=10)       0.920   ftop/gbe0/gmac/gmac/N34
    SLICE_X91Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X92Y194.F4     net (fanout=11)       0.451   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X92Y194.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X90Y194.G4     net (fanout=10)       0.644   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X90Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X90Y194.F4     net (fanout=4)        0.065   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X90Y194.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X90Y193.G3     net (fanout=1)        0.286   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X90Y193.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.700ns (4.863ns logic, 2.837ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.675ns (Levels of Logic = 7)
  Clock Path Skew:      -0.118ns (0.248 - 0.366)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y196.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X100Y197.G3    net (fanout=5)        0.429   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X100Y197.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X100Y197.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X100Y197.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X91Y195.G4     net (fanout=10)       0.920   ftop/gbe0/gmac/gmac/N34
    SLICE_X91Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X90Y190.F1     net (fanout=11)       0.465   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X90Y190.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X90Y192.G3     net (fanout=8)        0.314   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X90Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X90Y195.F4     net (fanout=9)        0.334   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X90Y195.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X88Y194.F2     net (fanout=4)        0.323   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X88Y194.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.675ns (4.848ns logic, 2.827ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.669ns (Levels of Logic = 6)
  Clock Path Skew:      -0.094ns (0.551 - 0.645)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y199.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_1
    SLICE_X93Y200.F3     net (fanout=3)        0.832   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<1>
    SLICE_X93Y200.COUT   Topcyf                1.026   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<1>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<0>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<0>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<1>
    SLICE_X93Y201.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<1>
    SLICE_X93Y201.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X93Y202.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X93Y202.XB     Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X92Y193.G2     net (fanout=4)        1.041   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X92Y193.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X92Y193.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X92Y193.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X93Y187.G2     net (fanout=3)        0.935   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X93Y187.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_and00001
    SLICE_X95Y188.CE     net (fanout=7)        1.011   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_and0000
    SLICE_X95Y188.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5
    -------------------------------------------------  ---------------------------
    Total                                      7.669ns (3.829ns logic, 3.840ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.669ns (Levels of Logic = 6)
  Clock Path Skew:      -0.094ns (0.551 - 0.645)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y199.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_1
    SLICE_X93Y200.F3     net (fanout=3)        0.832   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<1>
    SLICE_X93Y200.COUT   Topcyf                1.026   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<1>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<0>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<0>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<1>
    SLICE_X93Y201.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<1>
    SLICE_X93Y201.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X93Y202.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X93Y202.XB     Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X92Y193.G2     net (fanout=4)        1.041   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X92Y193.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X92Y193.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X92Y193.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X93Y187.G2     net (fanout=3)        0.935   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X93Y187.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_and00001
    SLICE_X95Y188.CE     net (fanout=7)        1.011   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_and0000
    SLICE_X95Y188.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      7.669ns (3.829ns logic, 3.840ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.627ns (Levels of Logic = 7)
  Clock Path Skew:      -0.116ns (0.250 - 0.366)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y197.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X100Y197.G2    net (fanout=5)        0.457   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X100Y197.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X100Y197.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X100Y197.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X91Y195.G4     net (fanout=10)       0.920   ftop/gbe0/gmac/gmac/N34
    SLICE_X91Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X92Y194.F4     net (fanout=11)       0.451   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X92Y194.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X90Y194.G4     net (fanout=10)       0.644   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X90Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X90Y194.F4     net (fanout=4)        0.065   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X90Y194.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X90Y193.G3     net (fanout=1)        0.286   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X90Y193.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.627ns (4.762ns logic, 2.865ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.633ns (Levels of Logic = 7)
  Clock Path Skew:      -0.104ns (0.262 - 0.366)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y196.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X100Y197.G3    net (fanout=5)        0.429   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X100Y197.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X100Y197.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X100Y197.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X91Y195.G4     net (fanout=10)       0.920   ftop/gbe0/gmac/gmac/N34
    SLICE_X91Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X90Y190.F1     net (fanout=11)       0.465   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X90Y190.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X90Y192.G3     net (fanout=8)        0.314   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X90Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X90Y195.F4     net (fanout=9)        0.334   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X90Y195.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X93Y196.G3     net (fanout=4)        0.336   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X93Y196.CLK    Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<2>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      7.633ns (4.793ns logic, 2.840ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.609ns (Levels of Logic = 7)
  Clock Path Skew:      -0.118ns (0.248 - 0.366)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y196.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X100Y197.G3    net (fanout=5)        0.429   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X100Y197.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X100Y197.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X100Y197.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X91Y195.G4     net (fanout=10)       0.920   ftop/gbe0/gmac/gmac/N34
    SLICE_X91Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X91Y192.F4     net (fanout=11)       0.372   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X91Y192.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X90Y192.G4     net (fanout=3)        0.380   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X90Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X90Y195.F4     net (fanout=9)        0.334   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X90Y195.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X88Y194.F2     net (fanout=4)        0.323   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X88Y194.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.609ns (4.809ns logic, 2.800ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.581ns (Levels of Logic = 4)
  Clock Path Skew:      -0.145ns (0.621 - 0.766)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_9 to ftop/gbe0/gmac/rxfun_outF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y169.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_9
    SLICE_X106Y164.G1    net (fanout=8)        0.785   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
    SLICE_X106Y164.Y     Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ_SW2
    SLICE_X106Y164.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/rxfun_outF_ENQ_SW2/O
    SLICE_X106Y164.X     Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X108Y165.G1    net (fanout=7)        0.866   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X108Y165.Y     Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X108Y152.F1    net (fanout=40)       1.527   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X108Y152.X     Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF/N70
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<13>_SW0
    SLICE_X109Y152.SR    net (fanout=1)        0.977   ftop/gbe0/gmac/rxfun_outF/N70
    SLICE_X109Y152.CLK   Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<13>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      7.581ns (3.391ns logic, 4.190ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.602ns (Levels of Logic = 7)
  Clock Path Skew:      -0.118ns (0.248 - 0.366)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y197.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X100Y197.G2    net (fanout=5)        0.457   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X100Y197.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X100Y197.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X100Y197.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X91Y195.G4     net (fanout=10)       0.920   ftop/gbe0/gmac/gmac/N34
    SLICE_X91Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X90Y190.F1     net (fanout=11)       0.465   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X90Y190.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X90Y192.G3     net (fanout=8)        0.314   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X90Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X90Y195.F4     net (fanout=9)        0.334   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X90Y195.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X88Y194.F2     net (fanout=4)        0.323   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X88Y194.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.602ns (4.747ns logic, 2.855ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.599ns (Levels of Logic = 7)
  Clock Path Skew:      -0.116ns (0.250 - 0.366)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y196.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X100Y197.G3    net (fanout=5)        0.429   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X100Y197.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X100Y197.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X100Y197.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X91Y195.G4     net (fanout=10)       0.920   ftop/gbe0/gmac/gmac/N34
    SLICE_X91Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X93Y195.F4     net (fanout=11)       0.399   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X93Y195.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X90Y197.G4     net (fanout=5)        0.382   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X90Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X90Y194.F3     net (fanout=4)        0.317   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X90Y194.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X90Y193.G3     net (fanout=1)        0.286   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X90Y193.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.599ns (4.824ns logic, 2.775ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.591ns (Levels of Logic = 7)
  Clock Path Skew:      -0.118ns (0.248 - 0.366)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y196.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X100Y197.G3    net (fanout=5)        0.429   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X100Y197.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X100Y197.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X100Y197.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X91Y195.G4     net (fanout=10)       0.920   ftop/gbe0/gmac/gmac/N34
    SLICE_X91Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X90Y190.F1     net (fanout=11)       0.465   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X90Y190.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X90Y192.G3     net (fanout=8)        0.314   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X90Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X90Y195.F4     net (fanout=9)        0.334   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X90Y195.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X89Y195.F3     net (fanout=4)        0.293   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X89Y195.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.591ns (4.794ns logic, 2.797ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.591ns (Levels of Logic = 7)
  Clock Path Skew:      -0.118ns (0.248 - 0.366)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y196.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X100Y197.G3    net (fanout=5)        0.429   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X100Y197.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X100Y197.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X100Y197.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X91Y195.G4     net (fanout=10)       0.920   ftop/gbe0/gmac/gmac/N34
    SLICE_X91Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X90Y190.F1     net (fanout=11)       0.465   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X90Y190.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X90Y192.G3     net (fanout=8)        0.314   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X90Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X90Y195.F4     net (fanout=9)        0.334   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X90Y195.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X89Y194.F3     net (fanout=4)        0.293   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X89Y194.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.591ns (4.794ns logic, 2.797ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.564ns (Levels of Logic = 4)
  Clock Path Skew:      -0.144ns (0.622 - 0.766)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_9 to ftop/gbe0/gmac/rxfun_outF/data0_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y169.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_9
    SLICE_X106Y164.G1    net (fanout=8)        0.785   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
    SLICE_X106Y164.Y     Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ_SW2
    SLICE_X106Y164.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/rxfun_outF_ENQ_SW2/O
    SLICE_X106Y164.X     Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X108Y165.G1    net (fanout=7)        0.866   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X108Y165.Y     Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X108Y149.G1    net (fanout=40)       1.507   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X108Y149.Y     Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N68
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<21>_SW0
    SLICE_X109Y148.SR    net (fanout=1)        0.965   ftop/gbe0/gmac/rxfun_outF/N52
    SLICE_X109Y148.CLK   Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<21>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_21
    -------------------------------------------------  ---------------------------
    Total                                      7.564ns (3.406ns logic, 4.158ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.578ns (Levels of Logic = 7)
  Clock Path Skew:      -0.116ns (0.250 - 0.366)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y197.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X100Y197.G4    net (fanout=5)        0.379   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X100Y197.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X100Y197.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X100Y197.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X91Y195.G4     net (fanout=10)       0.920   ftop/gbe0/gmac/gmac/N34
    SLICE_X91Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X92Y194.F4     net (fanout=11)       0.451   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X92Y194.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X90Y194.G4     net (fanout=10)       0.644   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X90Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X90Y194.F4     net (fanout=4)        0.065   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X90Y194.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X90Y193.G3     net (fanout=1)        0.286   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X90Y193.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.578ns (4.791ns logic, 2.787ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.609ns (Levels of Logic = 5)
  Clock Path Skew:      -0.078ns (0.551 - 0.629)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_4 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y200.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<5>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_4
    SLICE_X93Y201.F1     net (fanout=3)        0.830   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<4>
    SLICE_X93Y201.COUT   Topcyf                1.026   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X93Y202.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X93Y202.XB     Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X92Y193.G2     net (fanout=4)        1.041   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X92Y193.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X92Y193.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X92Y193.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X93Y187.G2     net (fanout=3)        0.935   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X93Y187.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_and00001
    SLICE_X95Y188.CE     net (fanout=7)        1.011   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_and0000
    SLICE_X95Y188.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5
    -------------------------------------------------  ---------------------------
    Total                                      7.609ns (3.771ns logic, 3.838ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.609ns (Levels of Logic = 5)
  Clock Path Skew:      -0.078ns (0.551 - 0.629)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_4 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y200.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<5>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_4
    SLICE_X93Y201.F1     net (fanout=3)        0.830   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<4>
    SLICE_X93Y201.COUT   Topcyf                1.026   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X93Y202.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X93Y202.XB     Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X92Y193.G2     net (fanout=4)        1.041   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X92Y193.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X92Y193.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X92Y193.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X93Y187.G2     net (fanout=3)        0.935   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X93Y187.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_and00001
    SLICE_X95Y188.CE     net (fanout=7)        1.011   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_and0000
    SLICE_X95Y188.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      7.609ns (3.771ns logic, 3.838ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.567ns (Levels of Logic = 7)
  Clock Path Skew:      -0.104ns (0.262 - 0.366)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y196.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X100Y197.G3    net (fanout=5)        0.429   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X100Y197.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X100Y197.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X100Y197.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X91Y195.G4     net (fanout=10)       0.920   ftop/gbe0/gmac/gmac/N34
    SLICE_X91Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X91Y192.F4     net (fanout=11)       0.372   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X91Y192.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X90Y192.G4     net (fanout=3)        0.380   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X90Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X90Y195.F4     net (fanout=9)        0.334   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X90Y195.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X93Y196.G3     net (fanout=4)        0.336   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X93Y196.CLK    Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<2>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      7.567ns (4.754ns logic, 2.813ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.553ns (Levels of Logic = 7)
  Clock Path Skew:      -0.118ns (0.248 - 0.366)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y197.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X100Y197.G4    net (fanout=5)        0.379   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X100Y197.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X100Y197.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X100Y197.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X91Y195.G4     net (fanout=10)       0.920   ftop/gbe0/gmac/gmac/N34
    SLICE_X91Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X90Y190.F1     net (fanout=11)       0.465   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X90Y190.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X90Y192.G3     net (fanout=8)        0.314   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X90Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X90Y195.F4     net (fanout=9)        0.334   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X90Y195.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X88Y194.F2     net (fanout=4)        0.323   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X88Y194.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.553ns (4.776ns logic, 2.777ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.628ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.396 - 0.438)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxF/sNotFullReg to ftop/gbe0/gmac/rxfun_outF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y138.XQ     Tcko                  0.521   ftop/gbe0/gmac/rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxF/sNotFullReg
    SLICE_X107Y158.G2    net (fanout=1)        1.370   ftop/gbe0/gmac/rxF_sFULL_N
    SLICE_X107Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/empty_reg_and0000
                                                       ftop/gbe0/gmac/rxF_sENQ1
    SLICE_X106Y162.G3    net (fanout=54)       0.381   ftop/gbe0/gmac/rxfun_outF_DEQ
    SLICE_X106Y162.Y     Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N2
                                                       ftop/gbe0/gmac/rxfun_outF/d0d11
    SLICE_X110Y143.G2    net (fanout=40)       2.114   ftop/gbe0/gmac/rxfun_outF/d0d1
    SLICE_X110Y143.Y     Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N8
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<4>_SW0
    SLICE_X111Y142.SR    net (fanout=1)        1.016   ftop/gbe0/gmac/rxfun_outF/N10
    SLICE_X111Y142.CLK   Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<4>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      7.628ns (2.747ns logic, 4.881ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.560ns (Levels of Logic = 7)
  Clock Path Skew:      -0.104ns (0.262 - 0.366)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y197.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X100Y197.G2    net (fanout=5)        0.457   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X100Y197.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X100Y197.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X100Y197.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X91Y195.G4     net (fanout=10)       0.920   ftop/gbe0/gmac/gmac/N34
    SLICE_X91Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X90Y190.F1     net (fanout=11)       0.465   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X90Y190.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X90Y192.G3     net (fanout=8)        0.314   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X90Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X90Y195.F4     net (fanout=9)        0.334   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X90Y195.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X93Y196.G3     net (fanout=4)        0.336   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X93Y196.CLK    Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<2>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      7.560ns (4.692ns logic, 2.868ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_38 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem39.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.645ns (Levels of Logic = 1)
  Clock Path Skew:      0.120ns (0.570 - 0.450)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_38 to ftop/gbe0/gmac/rxF/Mram_fifoMem39.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y166.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<38>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_38
    SLICE_X108Y167.BY    net (fanout=2)        0.356   ftop/gbe0/gmac/rxfun_outF_D_OUT<38>
    SLICE_X108Y167.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<38>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem39.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.645ns (0.289ns logic, 0.356ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_38 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem39.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.646ns (Levels of Logic = 1)
  Clock Path Skew:      0.120ns (0.570 - 0.450)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_38 to ftop/gbe0/gmac/rxF/Mram_fifoMem39.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y166.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<38>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_38
    SLICE_X108Y167.BY    net (fanout=2)        0.356   ftop/gbe0/gmac/rxfun_outF_D_OUT<38>
    SLICE_X108Y167.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<38>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem39.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.646ns (0.290ns logic, 0.356ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.659ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_29 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.777ns (Levels of Logic = 0)
  Clock Path Skew:      0.118ns (0.563 - 0.445)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_29 to ftop/gbe0/gmac/rxfun_outF/data1_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y165.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<29>
                                                       ftop/gbe0/gmac/rxfun_sr_29
    SLICE_X109Y164.BX    net (fanout=2)        0.319   ftop/gbe0/gmac/rxfun_sr<29>
    SLICE_X109Y164.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<9>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.777ns (0.458ns logic, 0.319ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.665ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_3 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.109ns (0.537 - 0.428)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_3 to ftop/gbe0/gmac/rxfun_sr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y161.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<3>
                                                       ftop/gbe0/gmac/rxfun_sr_3
    SLICE_X109Y160.BX    net (fanout=3)        0.316   ftop/gbe0/gmac/rxfun_sr<3>
    SLICE_X109Y160.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<13>
                                                       ftop/gbe0/gmac/rxfun_sr_13
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.684ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.120ns (0.516 - 0.396)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_9 to ftop/gbe0/gmac/rxfun_sr_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y162.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<9>
                                                       ftop/gbe0/gmac/rxfun_sr_9
    SLICE_X107Y163.BX    net (fanout=3)        0.346   ftop/gbe0/gmac/rxfun_sr<9>
    SLICE_X107Y163.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<19>
                                                       ftop/gbe0/gmac/rxfun_sr_19
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.458ns logic, 0.346ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.719ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.772ns (Levels of Logic = 0)
  Clock Path Skew:      0.053ns (0.328 - 0.275)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y189.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5
    SLICE_X95Y188.BX     net (fanout=2)        0.314   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>
    SLICE_X95Y188.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.772ns (0.458ns logic, 0.314ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.739ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.037 - 0.031)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_1 to ftop/gbe0/gmac/txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y131.XQ    Tcko                  0.396   ftop/gbe0/gmac/txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_1
    SLICE_X103Y130.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/txF/dSyncReg1<1>
    SLICE_X103Y130.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.741ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.022 - 0.018)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y179.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3
    SLICE_X93Y178.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>
    SLICE_X93Y178.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.011 - 0.010)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y189.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1
    SLICE_X103Y188.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
    SLICE_X103Y188.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.755ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_28 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.873ns (Levels of Logic = 0)
  Clock Path Skew:      0.118ns (0.563 - 0.445)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_28 to ftop/gbe0/gmac/rxfun_outF/data1_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y165.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_sr<29>
                                                       ftop/gbe0/gmac/rxfun_sr_28
    SLICE_X109Y164.BY    net (fanout=2)        0.332   ftop/gbe0/gmac/rxfun_sr<28>
    SLICE_X109Y164.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxfun_outF/data1_reg<9>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (0.541ns logic, 0.332ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.756ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.070 - 0.060)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y135.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_3
    SLICE_X99Y135.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxF/sSyncReg1<3>
    SLICE_X99Y135.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.757ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_15 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 0)
  Clock Path Skew:      0.081ns (0.452 - 0.371)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_15 to ftop/gbe0/gmac/rxfun_outF/data1_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y149.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<15>
                                                       ftop/gbe0/gmac/rxfun_sr_15
    SLICE_X109Y147.BX    net (fanout=3)        0.359   ftop/gbe0/gmac/rxfun_sr<15>
    SLICE_X109Y147.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<15>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.479ns logic, 0.359ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.758ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.755ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.017 - 0.020)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y189.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1
    SLICE_X95Y186.BX     net (fanout=1)        0.297   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X95Y186.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.458ns logic, 0.297ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_3 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.006ns (Levels of Logic = 0)
  Clock Path Skew:      0.247ns (0.808 - 0.561)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_3 to ftop/gbe0/gmac/txfun_inF/data1_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y132.XQ    Tcko                  0.417   ftop/gbe0/gmac/txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txF/dDoutReg_3
    SLICE_X104Y138.BX    net (fanout=2)        0.487   ftop/gbe0/gmac/txF_dD_OUT<3>
    SLICE_X104Y138.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txfun_inF/data1_reg<3>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.006ns (0.519ns logic, 0.487ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.047 - 0.040)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y136.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_1
    SLICE_X97Y136.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxF/sSyncReg1<1>
    SLICE_X97Y136.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.014 - 0.011)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y177.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1
    SLICE_X95Y176.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
    SLICE_X95Y176.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y184.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3
    SLICE_X95Y184.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X95Y184.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_2 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.769ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.075 - 0.076)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_2 to ftop/gbe0/gmac/rxF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y167.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<2>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_2
    SLICE_X110Y163.BY    net (fanout=2)        0.480   ftop/gbe0/gmac/rxfun_outF_D_OUT<2>
    SLICE_X110Y163.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.769ns (0.289ns logic, 0.480ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.771ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_2 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.770ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.075 - 0.076)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_2 to ftop/gbe0/gmac/rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y167.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<2>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_2
    SLICE_X110Y163.BY    net (fanout=2)        0.480   ftop/gbe0/gmac/rxfun_outF_D_OUT<2>
    SLICE_X110Y163.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.770ns (0.290ns logic, 0.480ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.774ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_19 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (0.116 - 0.092)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_19 to ftop/gbe0/gmac/rxfun_sr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y163.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<19>
                                                       ftop/gbe0/gmac/rxfun_sr_19
    SLICE_X107Y165.BX    net (fanout=3)        0.340   ftop/gbe0/gmac/rxfun_sr<19>
    SLICE_X107Y165.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<29>
                                                       ftop/gbe0/gmac/rxfun_sr_29
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.458ns logic, 0.340ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3/SR
  Location pin: SLICE_X100Y186.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3/SR
  Location pin: SLICE_X100Y186.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_2/SR
  Location pin: SLICE_X100Y186.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_2/SR
  Location pin: SLICE_X100Y186.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_4/SR
  Location pin: SLICE_X96Y189.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_4/SR
  Location pin: SLICE_X96Y189.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac_RDY_tx_put/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sNotFullReg/SR
  Location pin: SLICE_X102Y186.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac_RDY_tx_put/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sNotFullReg/SR
  Location pin: SLICE_X102Y186.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_4/SR
  Location pin: SLICE_X90Y180.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_4/SR
  Location pin: SLICE_X90Y180.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr_1/SR
  Location pin: SLICE_X100Y122.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr_1/SR
  Location pin: SLICE_X100Y122.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr_0/SR
  Location pin: SLICE_X100Y122.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr_0/SR
  Location pin: SLICE_X100Y122.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr_3/SR
  Location pin: SLICE_X100Y125.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr_3/SR
  Location pin: SLICE_X100Y125.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr_2/SR
  Location pin: SLICE_X100Y125.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr_2/SR
  Location pin: SLICE_X100Y125.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_1/SR
  Location pin: SLICE_X92Y190.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_1/SR
  Location pin: SLICE_X92Y190.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2541 paths analyzed, 474 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.686ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.496ns (Levels of Logic = 4)
  Clock Path Skew:      -0.190ns (0.237 - 0.427)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y168.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y177.F2    net (fanout=20)       1.069   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y177.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X103Y176.G3    net (fanout=2)        0.329   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X103Y176.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X103Y176.F3    net (fanout=11)       0.060   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X103Y176.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X91Y184.BX     net (fanout=17)       2.051   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X91Y184.CLK    Tdick                 0.667   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      6.496ns (2.987ns logic, 3.509ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.426ns (Levels of Logic = 5)
  Clock Path Skew:      -0.170ns (0.237 - 0.407)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y179.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X104Y177.G2    net (fanout=4)        0.437   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X104Y177.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X104Y177.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X104Y177.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X103Y176.G3    net (fanout=2)        0.329   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X103Y176.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X103Y176.F3    net (fanout=11)       0.060   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X103Y176.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X91Y184.BX     net (fanout=17)       2.051   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X91Y184.CLK    Tdick                 0.667   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      6.426ns (3.528ns logic, 2.898ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.349ns (Levels of Logic = 5)
  Clock Path Skew:      -0.165ns (0.237 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X104Y177.G4    net (fanout=2)        0.357   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X104Y177.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X104Y177.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X104Y177.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X103Y176.G3    net (fanout=2)        0.329   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X103Y176.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X103Y176.F3    net (fanout=11)       0.060   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X103Y176.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X91Y184.BX     net (fanout=17)       2.051   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X91Y184.CLK    Tdick                 0.667   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      6.349ns (3.531ns logic, 2.818ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.052ns (Levels of Logic = 4)
  Clock Path Skew:      -0.160ns (0.237 - 0.397)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y178.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1
    SLICE_X104Y177.F1    net (fanout=3)        0.700   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
    SLICE_X104Y177.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X103Y176.G3    net (fanout=2)        0.329   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X103Y176.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X103Y176.F3    net (fanout=11)       0.060   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X103Y176.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X91Y184.BX     net (fanout=17)       2.051   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X91Y184.CLK    Tdick                 0.667   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      6.052ns (2.912ns logic, 3.140ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.986ns (Levels of Logic = 4)
  Clock Path Skew:      -0.170ns (0.237 - 0.407)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4
    SLICE_X103Y179.G1    net (fanout=3)        0.741   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<4>
    SLICE_X103Y179.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X103Y176.G4    net (fanout=2)        0.259   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X103Y176.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X103Y176.F3    net (fanout=11)       0.060   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X103Y176.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X91Y184.BX     net (fanout=17)       2.051   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X91Y184.CLK    Tdick                 0.667   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      5.986ns (2.875ns logic, 3.111ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.907ns (Levels of Logic = 3)
  Clock Path Skew:      -0.190ns (0.237 - 0.427)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y168.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y177.F2    net (fanout=20)       1.069   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y177.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X103Y176.G3    net (fanout=2)        0.329   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X103Y176.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X103Y176.F3    net (fanout=11)       0.060   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X103Y176.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X90Y185.CE     net (fanout=17)       1.974   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X90Y185.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.907ns (2.475ns logic, 3.432ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.110ns (Levels of Logic = 4)
  Clock Path Skew:      0.019ns (0.416 - 0.397)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y178.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0
    SLICE_X104Y178.G3    net (fanout=3)        0.602   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<0>
    SLICE_X104Y178.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame11
    SLICE_X105Y176.F2    net (fanout=1)        0.537   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame11
    SLICE_X105Y176.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X108Y171.G2    net (fanout=15)       0.852   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X108Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X108Y171.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X108Y171.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X109Y171.CE    net (fanout=1)        0.952   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X109Y171.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.110ns (3.146ns logic, 2.964ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.062ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y184.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    SLICE_X103Y176.G1    net (fanout=4)        1.666   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
    SLICE_X103Y176.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X103Y176.F3    net (fanout=11)       0.060   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X103Y176.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X91Y184.BX     net (fanout=17)       2.051   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X91Y184.CLK    Tdick                 0.667   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      6.062ns (2.285ns logic, 3.777ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.892ns (Levels of Logic = 3)
  Clock Path Skew:      -0.153ns (0.274 - 0.427)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y168.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y177.F2    net (fanout=20)       1.069   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y177.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X103Y179.F1    net (fanout=2)        0.433   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X103Y179.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X105Y177.F2    net (fanout=34)       0.630   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X105Y177.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X94Y179.CE     net (fanout=17)       1.284   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X94Y179.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24
    -------------------------------------------------  ---------------------------
    Total                                      5.892ns (2.476ns logic, 3.416ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.892ns (Levels of Logic = 3)
  Clock Path Skew:      -0.153ns (0.274 - 0.427)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y168.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y177.F2    net (fanout=20)       1.069   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y177.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X103Y179.F1    net (fanout=2)        0.433   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X103Y179.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X105Y177.F2    net (fanout=34)       0.630   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X105Y177.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X94Y179.CE     net (fanout=17)       1.284   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X94Y179.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      5.892ns (2.476ns logic, 3.416ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.016ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.416 - 0.427)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y168.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y176.G4    net (fanout=20)       1.054   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X109Y176.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X111Y170.G3    net (fanout=25)       0.617   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X111Y170.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X111Y170.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X111Y170.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X108Y171.F4    net (fanout=2)        0.336   ftop/gbe0/gmac/gmac/N30
    SLICE_X108Y171.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X109Y171.CE    net (fanout=1)        0.952   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X109Y171.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.016ns (3.036ns logic, 2.980ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.837ns (Levels of Logic = 4)
  Clock Path Skew:      -0.170ns (0.237 - 0.407)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y179.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X104Y177.G2    net (fanout=4)        0.437   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X104Y177.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X104Y177.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X104Y177.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X103Y176.G3    net (fanout=2)        0.329   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X103Y176.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X103Y176.F3    net (fanout=11)       0.060   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X103Y176.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X90Y185.CE     net (fanout=17)       1.974   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X90Y185.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.837ns (3.016ns logic, 2.821ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.964ns (Levels of Logic = 4)
  Clock Path Skew:      0.001ns (0.416 - 0.415)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y176.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X104Y178.G1    net (fanout=3)        0.456   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X104Y178.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame11
    SLICE_X105Y176.F2    net (fanout=1)        0.537   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame11
    SLICE_X105Y176.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X108Y171.G2    net (fanout=15)       0.852   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X108Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X108Y171.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X108Y171.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X109Y171.CE    net (fanout=1)        0.952   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X109Y171.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      5.964ns (3.146ns logic, 2.818ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.822ns (Levels of Logic = 4)
  Clock Path Skew:      -0.133ns (0.274 - 0.407)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y179.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X104Y177.G2    net (fanout=4)        0.437   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X104Y177.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X104Y177.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X104Y177.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X103Y179.F1    net (fanout=2)        0.433   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X103Y179.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X105Y177.F2    net (fanout=34)       0.630   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X105Y177.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X94Y179.CE     net (fanout=17)       1.284   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X94Y179.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24
    -------------------------------------------------  ---------------------------
    Total                                      5.822ns (3.017ns logic, 2.805ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.822ns (Levels of Logic = 4)
  Clock Path Skew:      -0.133ns (0.274 - 0.407)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y179.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X104Y177.G2    net (fanout=4)        0.437   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X104Y177.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X104Y177.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X104Y177.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X103Y179.F1    net (fanout=2)        0.433   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X103Y179.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X105Y177.F2    net (fanout=34)       0.630   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X105Y177.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X94Y179.CE     net (fanout=17)       1.284   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X94Y179.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      5.822ns (3.017ns logic, 2.805ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.941ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxActive to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y171.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    SLICE_X105Y176.G1    net (fanout=4)        1.105   ftop/gbe0/gmac/gmac/rxRS_rxActive
    SLICE_X105Y176.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X105Y176.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28/O
    SLICE_X105Y176.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X108Y171.G2    net (fanout=15)       0.852   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X108Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X108Y171.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X108Y171.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X109Y171.CE    net (fanout=1)        0.952   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X109Y171.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      5.941ns (2.990ns logic, 2.951ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.949ns (Levels of Logic = 5)
  Clock Path Skew:      0.009ns (0.416 - 0.407)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y179.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X105Y177.G2    net (fanout=3)        0.427   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X105Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X105Y176.G4    net (fanout=1)        0.024   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X105Y176.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X105Y176.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28/O
    SLICE_X105Y176.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X108Y171.G2    net (fanout=15)       0.852   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X108Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X108Y171.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X108Y171.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X109Y171.CE    net (fanout=1)        0.952   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X109Y171.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      5.949ns (3.652ns logic, 2.297ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.763ns (Levels of Logic = 4)
  Clock Path Skew:      -0.170ns (0.237 - 0.407)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y179.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X103Y179.G2    net (fanout=3)        0.446   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X103Y179.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X103Y176.G4    net (fanout=2)        0.259   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X103Y176.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X103Y176.F3    net (fanout=11)       0.060   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X103Y176.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X91Y184.BX     net (fanout=17)       2.051   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X91Y184.CLK    Tdick                 0.667   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      5.763ns (2.947ns logic, 2.816ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.760ns (Levels of Logic = 4)
  Clock Path Skew:      -0.165ns (0.237 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X104Y177.G4    net (fanout=2)        0.357   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X104Y177.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X104Y177.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X104Y177.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X103Y176.G3    net (fanout=2)        0.329   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X103Y176.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X103Y176.F3    net (fanout=11)       0.060   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X103Y176.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X90Y185.CE     net (fanout=17)       1.974   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X90Y185.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.760ns (3.019ns logic, 2.741ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.758ns (Levels of Logic = 3)
  Clock Path Skew:      -0.153ns (0.274 - 0.427)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y168.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y177.F2    net (fanout=20)       1.069   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y177.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X103Y179.F1    net (fanout=2)        0.433   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X103Y179.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X105Y177.F2    net (fanout=34)       0.630   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X105Y177.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X95Y179.CE     net (fanout=17)       1.150   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X95Y179.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      5.758ns (2.476ns logic, 3.282ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.688ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.861ns (Levels of Logic = 0)
  Clock Path Skew:      0.173ns (0.748 - 0.575)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y166.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X104Y168.BY    net (fanout=1)        0.305   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X104Y168.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.861ns (0.556ns logic, 0.305ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.726ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.823ns (Levels of Logic = 0)
  Clock Path Skew:      0.097ns (0.474 - 0.377)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_1 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y175.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_1
    SLICE_X108Y175.BX    net (fanout=2)        0.325   ftop/gbe0/gmac/gmac/rxRS_rxPipe<1>
    SLICE_X108Y175.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_9
    -------------------------------------------------  ---------------------------
    Total                                      0.823ns (0.498ns logic, 0.325ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.753ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.056ns (0.421 - 0.365)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y175.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    SLICE_X105Y174.BX    net (fanout=2)        0.330   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
    SLICE_X105Y174.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.479ns logic, 0.330ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.763ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.005 - 0.006)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y181.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X91Y182.BX     net (fanout=1)        0.284   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X91Y182.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.479ns logic, 0.284ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.773ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 0)
  Clock Path Skew:      0.056ns (0.421 - 0.365)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y174.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    SLICE_X104Y174.BX    net (fanout=2)        0.310   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
    SLICE_X104Y174.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.519ns logic, 0.310ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.775ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.773ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.033 - 0.035)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y176.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_39
    SLICE_X101Y178.BX    net (fanout=2)        0.315   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
    SLICE_X101Y178.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (0.458ns logic, 0.315ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.014 - 0.020)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y179.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_33
    SLICE_X103Y180.BX    net (fanout=2)        0.297   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
    SLICE_X103Y180.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.479ns logic, 0.297ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.800ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 0)
  Clock Path Skew:      0.097ns (0.474 - 0.377)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_0 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y175.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_0
    SLICE_X108Y175.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/gmac/rxRS_rxPipe<0>
    SLICE_X108Y175.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_8
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.556ns logic, 0.341ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.826ns (Levels of Logic = 0)
  Clock Path Skew:      0.025ns (0.304 - 0.279)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y177.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_35
    SLICE_X92Y176.BX     net (fanout=2)        0.328   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
    SLICE_X92Y176.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.826ns (0.498ns logic, 0.328ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.804ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.826ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (0.330 - 0.308)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y175.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_37
    SLICE_X94Y174.BX     net (fanout=2)        0.328   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
    SLICE_X94Y174.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.826ns (0.498ns logic, 0.328ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.830ns (Levels of Logic = 0)
  Clock Path Skew:      0.021ns (0.059 - 0.038)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    SLICE_X108Y174.BX    net (fanout=2)        0.311   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
    SLICE_X108Y174.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.830ns (0.519ns logic, 0.311ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.818ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.026ns (0.429 - 0.403)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y175.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_9
    SLICE_X106Y174.BX    net (fanout=2)        0.325   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
    SLICE_X106Y174.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.519ns logic, 0.325ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.822ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.028 - 0.021)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y177.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    SLICE_X106Y175.BX    net (fanout=2)        0.310   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
    SLICE_X106Y175.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.519ns logic, 0.310ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.824ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.833ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.024 - 0.015)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    SLICE_X106Y176.BX    net (fanout=2)        0.314   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
    SLICE_X106Y176.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.833ns (0.519ns logic, 0.314ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.829ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.887ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.307 - 0.249)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y183.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X95Y182.BX     net (fanout=7)        0.348   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X95Y182.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.887ns (0.539ns logic, 0.348ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.834ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.875ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.418 - 0.377)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y178.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_15
    SLICE_X106Y178.BX    net (fanout=2)        0.356   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
    SLICE_X106Y178.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.875ns (0.519ns logic, 0.356ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.852ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.003 - 0.002)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y184.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X92Y185.BX     net (fanout=1)        0.333   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X92Y185.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.852ns (0.519ns logic, 0.333ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.855ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.856ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y182.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X91Y183.BX     net (fanout=4)        0.377   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X91Y183.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.856ns (0.479ns logic, 0.377ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.859ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_38 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.857ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.033 - 0.035)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_38 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y176.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_38
    SLICE_X101Y178.BY    net (fanout=2)        0.316   ftop/gbe0/gmac/gmac/rxRS_rxPipe<38>
    SLICE_X101Y178.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_46
    -------------------------------------------------  ---------------------------
    Total                                      0.857ns (0.541ns logic, 0.316ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.868ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.965ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (0.358 - 0.261)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y182.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X96Y177.G1     net (fanout=10)       0.547   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X96Y177.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.965ns (0.418ns logic, 0.547ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X98Y186.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X98Y186.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X90Y182.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X90Y182.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X90Y182.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X90Y182.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X90Y185.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X90Y185.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X92Y185.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X92Y185.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X92Y185.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X92Y185.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X90Y183.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X90Y183.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X92Y183.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X92Y183.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X92Y183.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X92Y183.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X92Y184.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X92Y184.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.230ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.056ns (Levels of Logic = 0)
  Clock Path Skew:      -3.174ns (-1.433 - 1.741)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y8.YQ       Tcko                  0.596   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X81Y61.SR      net (fanout=3)        3.027   ftop/clkN210/rstInD
    SLICE_X81Y61.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      4.056ns (1.029ns logic, 3.027ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      5.258ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.189ns (Levels of Logic = 0)
  Clock Path Skew:      -2.069ns (-0.676 - 1.393)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y8.YQ       Tcko                  0.477   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X81Y61.SR      net (fanout=3)        2.422   ftop/clkN210/rstInD
    SLICE_X81Y61.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      3.189ns (0.767ns logic, 2.422ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X81Y61.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X81Y61.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X81Y61.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3171600 paths analyzed, 50181 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.290ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_7 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_75 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.398ns (Levels of Logic = 10)
  Clock Path Skew:      0.108ns (0.808 - 0.700)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_7 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y88.YQ      Tcko                  0.524   ftop/edp0/edp_outBF_rWrPtr<6>
                                                       ftop/edp0/edp_outBF_rWrPtr_7
    SLICE_X73Y89.G1      net (fanout=9)        1.465   ftop/edp0/edp_outBF_rWrPtr<7>
    SLICE_X73Y89.COUT    Topcyg                1.009   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_lut<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.F2     net (fanout=9)        2.795   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.X      Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta62
    SLICE_X63Y148.G3     net (fanout=61)       1.467   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X63Y148.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.F3     net (fanout=40)       0.053   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X61Y172.G4     net (fanout=377)      2.339   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X61Y172.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.F3     net (fanout=21)       0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X58Y181.G3     net (fanout=2)        0.725   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X58Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X52Y181.G3     net (fanout=7)        0.568   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X52Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X43Y197.G3     net (fanout=135)      1.587   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X43Y197.Y      Tilo                  0.561   ftop/edp0/edp_outFunl_inF_D_OUT<51>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<75>_SW0
    SLICE_X40Y198.SR     net (fanout=1)        1.611   ftop/edp0/edp_tlpBRAM_mRespF/N54
    SLICE_X40Y198.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<75>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_75
    -------------------------------------------------  ---------------------------
    Total                                     19.398ns (6.736ns logic, 12.662ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_3 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_75 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.364ns (Levels of Logic = 11)
  Clock Path Skew:      0.094ns (0.808 - 0.714)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_3 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y86.YQ      Tcko                  0.524   ftop/edp0/edp_outBF_rWrPtr<2>
                                                       ftop/edp0/edp_outBF_rWrPtr_3
    SLICE_X73Y88.G4      net (fanout=9)        1.301   ftop/edp0/edp_outBF_rWrPtr<3>
    SLICE_X73Y88.COUT    Topcyg                1.009   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_lut<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
    SLICE_X73Y89.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
    SLICE_X73Y89.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.F2     net (fanout=9)        2.795   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.X      Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta62
    SLICE_X63Y148.G3     net (fanout=61)       1.467   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X63Y148.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.F3     net (fanout=40)       0.053   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X61Y172.G4     net (fanout=377)      2.339   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X61Y172.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.F3     net (fanout=21)       0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X58Y181.G3     net (fanout=2)        0.725   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X58Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X52Y181.G3     net (fanout=7)        0.568   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X52Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X43Y197.G3     net (fanout=135)      1.587   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X43Y197.Y      Tilo                  0.561   ftop/edp0/edp_outFunl_inF_D_OUT<51>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<75>_SW0
    SLICE_X40Y198.SR     net (fanout=1)        1.611   ftop/edp0/edp_tlpBRAM_mRespF/N54
    SLICE_X40Y198.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<75>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_75
    -------------------------------------------------  ---------------------------
    Total                                     19.364ns (6.866ns logic, 12.498ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_7 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_94 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.389ns (Levels of Logic = 10)
  Clock Path Skew:      0.131ns (0.831 - 0.700)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_7 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_94
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y88.YQ      Tcko                  0.524   ftop/edp0/edp_outBF_rWrPtr<6>
                                                       ftop/edp0/edp_outBF_rWrPtr_7
    SLICE_X73Y89.G1      net (fanout=9)        1.465   ftop/edp0/edp_outBF_rWrPtr<7>
    SLICE_X73Y89.COUT    Topcyg                1.009   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_lut<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.F2     net (fanout=9)        2.795   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.X      Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta62
    SLICE_X63Y148.G3     net (fanout=61)       1.467   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X63Y148.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.F3     net (fanout=40)       0.053   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X61Y172.G4     net (fanout=377)      2.339   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X61Y172.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.F3     net (fanout=21)       0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X58Y181.G3     net (fanout=2)        0.725   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X58Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X54Y181.G3     net (fanout=7)        0.311   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X54Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X49Y161.G1     net (fanout=135)      2.505   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X49Y161.Y      Tilo                  0.561   ftop/edp0/edp_outFunl_inF_D_OUT<38>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<94>_SW0
    SLICE_X48Y161.SR     net (fanout=1)        0.941   ftop/edp0/edp_tlpBRAM_mRespF/N12
    SLICE_X48Y161.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<94>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_94
    -------------------------------------------------  ---------------------------
    Total                                     19.389ns (6.736ns logic, 12.653ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_3 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_94 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.355ns (Levels of Logic = 11)
  Clock Path Skew:      0.117ns (0.831 - 0.714)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_3 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_94
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y86.YQ      Tcko                  0.524   ftop/edp0/edp_outBF_rWrPtr<2>
                                                       ftop/edp0/edp_outBF_rWrPtr_3
    SLICE_X73Y88.G4      net (fanout=9)        1.301   ftop/edp0/edp_outBF_rWrPtr<3>
    SLICE_X73Y88.COUT    Topcyg                1.009   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_lut<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
    SLICE_X73Y89.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
    SLICE_X73Y89.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.F2     net (fanout=9)        2.795   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.X      Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta62
    SLICE_X63Y148.G3     net (fanout=61)       1.467   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X63Y148.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.F3     net (fanout=40)       0.053   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X61Y172.G4     net (fanout=377)      2.339   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X61Y172.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.F3     net (fanout=21)       0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X58Y181.G3     net (fanout=2)        0.725   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X58Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X54Y181.G3     net (fanout=7)        0.311   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X54Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X49Y161.G1     net (fanout=135)      2.505   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X49Y161.Y      Tilo                  0.561   ftop/edp0/edp_outFunl_inF_D_OUT<38>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<94>_SW0
    SLICE_X48Y161.SR     net (fanout=1)        0.941   ftop/edp0/edp_tlpBRAM_mRespF/N12
    SLICE_X48Y161.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<94>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_94
    -------------------------------------------------  ---------------------------
    Total                                     19.355ns (6.866ns logic, 12.489ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_7 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_95 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.367ns (Levels of Logic = 10)
  Clock Path Skew:      0.157ns (0.857 - 0.700)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_7 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_95
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y88.YQ      Tcko                  0.524   ftop/edp0/edp_outBF_rWrPtr<6>
                                                       ftop/edp0/edp_outBF_rWrPtr_7
    SLICE_X73Y89.G1      net (fanout=9)        1.465   ftop/edp0/edp_outBF_rWrPtr<7>
    SLICE_X73Y89.COUT    Topcyg                1.009   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_lut<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.F2     net (fanout=9)        2.795   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.X      Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta62
    SLICE_X63Y148.G3     net (fanout=61)       1.467   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X63Y148.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.F3     net (fanout=40)       0.053   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X61Y172.G4     net (fanout=377)      2.339   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X61Y172.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.F3     net (fanout=21)       0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X58Y181.G3     net (fanout=2)        0.725   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X58Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X54Y181.G3     net (fanout=7)        0.311   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X54Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X46Y160.G2     net (fanout=135)      2.455   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X46Y160.Y      Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<39>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<95>_SW0
    SLICE_X46Y161.SR     net (fanout=1)        0.914   ftop/edp0/edp_tlpBRAM_mRespF/N10
    SLICE_X46Y161.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<95>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_95
    -------------------------------------------------  ---------------------------
    Total                                     19.367ns (6.791ns logic, 12.576ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_7 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.382ns (Levels of Logic = 10)
  Clock Path Skew:      0.182ns (0.882 - 0.700)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_7 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y88.YQ      Tcko                  0.524   ftop/edp0/edp_outBF_rWrPtr<6>
                                                       ftop/edp0/edp_outBF_rWrPtr_7
    SLICE_X73Y89.G1      net (fanout=9)        1.465   ftop/edp0/edp_outBF_rWrPtr<7>
    SLICE_X73Y89.COUT    Topcyg                1.009   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_lut<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.F2     net (fanout=9)        2.795   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.X      Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta62
    SLICE_X63Y148.G3     net (fanout=61)       1.467   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X63Y148.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.F3     net (fanout=40)       0.053   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X61Y172.G4     net (fanout=377)      2.339   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X61Y172.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.F3     net (fanout=21)       0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X58Y181.G3     net (fanout=2)        0.725   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X58Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X54Y181.G3     net (fanout=7)        0.311   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X54Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X42Y168.G3     net (fanout=135)      2.419   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X42Y168.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N110
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<4>_SW0
    SLICE_X43Y169.SR     net (fanout=1)        0.965   ftop/edp0/edp_tlpBRAM_mRespF/N110
    SLICE_X43Y169.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<4>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     19.382ns (6.791ns logic, 12.591ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_3 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_95 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.333ns (Levels of Logic = 11)
  Clock Path Skew:      0.143ns (0.857 - 0.714)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_3 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_95
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y86.YQ      Tcko                  0.524   ftop/edp0/edp_outBF_rWrPtr<2>
                                                       ftop/edp0/edp_outBF_rWrPtr_3
    SLICE_X73Y88.G4      net (fanout=9)        1.301   ftop/edp0/edp_outBF_rWrPtr<3>
    SLICE_X73Y88.COUT    Topcyg                1.009   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_lut<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
    SLICE_X73Y89.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
    SLICE_X73Y89.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.F2     net (fanout=9)        2.795   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.X      Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta62
    SLICE_X63Y148.G3     net (fanout=61)       1.467   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X63Y148.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.F3     net (fanout=40)       0.053   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X61Y172.G4     net (fanout=377)      2.339   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X61Y172.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.F3     net (fanout=21)       0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X58Y181.G3     net (fanout=2)        0.725   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X58Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X54Y181.G3     net (fanout=7)        0.311   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X54Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X46Y160.G2     net (fanout=135)      2.455   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X46Y160.Y      Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<39>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<95>_SW0
    SLICE_X46Y161.SR     net (fanout=1)        0.914   ftop/edp0/edp_tlpBRAM_mRespF/N10
    SLICE_X46Y161.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<95>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_95
    -------------------------------------------------  ---------------------------
    Total                                     19.333ns (6.921ns logic, 12.412ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_3 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.348ns (Levels of Logic = 11)
  Clock Path Skew:      0.168ns (0.882 - 0.714)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_3 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y86.YQ      Tcko                  0.524   ftop/edp0/edp_outBF_rWrPtr<2>
                                                       ftop/edp0/edp_outBF_rWrPtr_3
    SLICE_X73Y88.G4      net (fanout=9)        1.301   ftop/edp0/edp_outBF_rWrPtr<3>
    SLICE_X73Y88.COUT    Topcyg                1.009   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_lut<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
    SLICE_X73Y89.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
    SLICE_X73Y89.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.F2     net (fanout=9)        2.795   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.X      Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta62
    SLICE_X63Y148.G3     net (fanout=61)       1.467   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X63Y148.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.F3     net (fanout=40)       0.053   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X61Y172.G4     net (fanout=377)      2.339   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X61Y172.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.F3     net (fanout=21)       0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X58Y181.G3     net (fanout=2)        0.725   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X58Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X54Y181.G3     net (fanout=7)        0.311   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X54Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X42Y168.G3     net (fanout=135)      2.419   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X42Y168.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N110
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<4>_SW0
    SLICE_X43Y169.SR     net (fanout=1)        0.965   ftop/edp0/edp_tlpBRAM_mRespF/N110
    SLICE_X43Y169.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<4>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     19.348ns (6.921ns logic, 12.427ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_7 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_75 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.234ns (Levels of Logic = 10)
  Clock Path Skew:      0.108ns (0.808 - 0.700)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_7 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y88.YQ      Tcko                  0.524   ftop/edp0/edp_outBF_rWrPtr<6>
                                                       ftop/edp0/edp_outBF_rWrPtr_7
    SLICE_X73Y89.G1      net (fanout=9)        1.465   ftop/edp0/edp_outBF_rWrPtr<7>
    SLICE_X73Y89.COUT    Topcyg                1.009   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_lut<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.F2     net (fanout=9)        2.795   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.X      Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta62
    SLICE_X63Y148.G3     net (fanout=61)       1.467   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X63Y148.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.F3     net (fanout=40)       0.053   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X61Y172.G4     net (fanout=377)      2.339   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X61Y172.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.F3     net (fanout=21)       0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X58Y181.G3     net (fanout=2)        0.725   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X58Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X54Y181.G3     net (fanout=7)        0.311   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X54Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X43Y197.G1     net (fanout=135)      1.680   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X43Y197.Y      Tilo                  0.561   ftop/edp0/edp_outFunl_inF_D_OUT<51>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<75>_SW0
    SLICE_X40Y198.SR     net (fanout=1)        1.611   ftop/edp0/edp_tlpBRAM_mRespF/N54
    SLICE_X40Y198.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<75>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_75
    -------------------------------------------------  ---------------------------
    Total                                     19.234ns (6.736ns logic, 12.498ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_75 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.191ns (Levels of Logic = 11)
  Clock Path Skew:      0.071ns (0.808 - 0.737)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y85.XQ      Tcko                  0.495   ftop/edp0/edp_outBF_rWrPtr<0>
                                                       ftop/edp0/edp_outBF_rWrPtr_0
    SLICE_X73Y88.F3      net (fanout=9)        1.140   ftop/edp0/edp_outBF_rWrPtr<0>
    SLICE_X73Y88.COUT    Topcyf                1.026   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_lut<0>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<0>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
    SLICE_X73Y89.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
    SLICE_X73Y89.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.F2     net (fanout=9)        2.795   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.X      Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta62
    SLICE_X63Y148.G3     net (fanout=61)       1.467   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X63Y148.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.F3     net (fanout=40)       0.053   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X61Y172.G4     net (fanout=377)      2.339   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X61Y172.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.F3     net (fanout=21)       0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X58Y181.G3     net (fanout=2)        0.725   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X58Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X52Y181.G3     net (fanout=7)        0.568   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X52Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X43Y197.G3     net (fanout=135)      1.587   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X43Y197.Y      Tilo                  0.561   ftop/edp0/edp_outFunl_inF_D_OUT<51>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<75>_SW0
    SLICE_X40Y198.SR     net (fanout=1)        1.611   ftop/edp0/edp_tlpBRAM_mRespF/N54
    SLICE_X40Y198.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<75>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_75
    -------------------------------------------------  ---------------------------
    Total                                     19.191ns (6.854ns logic, 12.337ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_3 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_75 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.200ns (Levels of Logic = 11)
  Clock Path Skew:      0.094ns (0.808 - 0.714)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_3 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y86.YQ      Tcko                  0.524   ftop/edp0/edp_outBF_rWrPtr<2>
                                                       ftop/edp0/edp_outBF_rWrPtr_3
    SLICE_X73Y88.G4      net (fanout=9)        1.301   ftop/edp0/edp_outBF_rWrPtr<3>
    SLICE_X73Y88.COUT    Topcyg                1.009   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_lut<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
    SLICE_X73Y89.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
    SLICE_X73Y89.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.F2     net (fanout=9)        2.795   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.X      Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta62
    SLICE_X63Y148.G3     net (fanout=61)       1.467   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X63Y148.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.F3     net (fanout=40)       0.053   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X61Y172.G4     net (fanout=377)      2.339   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X61Y172.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.F3     net (fanout=21)       0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X58Y181.G3     net (fanout=2)        0.725   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X58Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X54Y181.G3     net (fanout=7)        0.311   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X54Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X43Y197.G1     net (fanout=135)      1.680   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X43Y197.Y      Tilo                  0.561   ftop/edp0/edp_outFunl_inF_D_OUT<51>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<75>_SW0
    SLICE_X40Y198.SR     net (fanout=1)        1.611   ftop/edp0/edp_tlpBRAM_mRespF/N54
    SLICE_X40Y198.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<75>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_75
    -------------------------------------------------  ---------------------------
    Total                                     19.200ns (6.866ns logic, 12.334ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_94 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.182ns (Levels of Logic = 11)
  Clock Path Skew:      0.094ns (0.831 - 0.737)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_94
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y85.XQ      Tcko                  0.495   ftop/edp0/edp_outBF_rWrPtr<0>
                                                       ftop/edp0/edp_outBF_rWrPtr_0
    SLICE_X73Y88.F3      net (fanout=9)        1.140   ftop/edp0/edp_outBF_rWrPtr<0>
    SLICE_X73Y88.COUT    Topcyf                1.026   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_lut<0>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<0>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
    SLICE_X73Y89.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
    SLICE_X73Y89.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.F2     net (fanout=9)        2.795   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.X      Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta62
    SLICE_X63Y148.G3     net (fanout=61)       1.467   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X63Y148.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.F3     net (fanout=40)       0.053   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X61Y172.G4     net (fanout=377)      2.339   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X61Y172.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.F3     net (fanout=21)       0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X58Y181.G3     net (fanout=2)        0.725   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X58Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X54Y181.G3     net (fanout=7)        0.311   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X54Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X49Y161.G1     net (fanout=135)      2.505   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X49Y161.Y      Tilo                  0.561   ftop/edp0/edp_outFunl_inF_D_OUT<38>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<94>_SW0
    SLICE_X48Y161.SR     net (fanout=1)        0.941   ftop/edp0/edp_tlpBRAM_mRespF/N12
    SLICE_X48Y161.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<94>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_94
    -------------------------------------------------  ---------------------------
    Total                                     19.182ns (6.854ns logic, 12.328ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_7 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.259ns (Levels of Logic = 10)
  Clock Path Skew:      0.197ns (0.897 - 0.700)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_7 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y88.YQ      Tcko                  0.524   ftop/edp0/edp_outBF_rWrPtr<6>
                                                       ftop/edp0/edp_outBF_rWrPtr_7
    SLICE_X73Y89.G1      net (fanout=9)        1.465   ftop/edp0/edp_outBF_rWrPtr<7>
    SLICE_X73Y89.COUT    Topcyg                1.009   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_lut<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.F2     net (fanout=9)        2.795   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.X      Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta62
    SLICE_X63Y148.G3     net (fanout=61)       1.467   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X63Y148.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.F3     net (fanout=40)       0.053   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X61Y172.G4     net (fanout=377)      2.339   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X61Y172.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.F3     net (fanout=21)       0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X58Y181.G3     net (fanout=2)        0.725   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X58Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X52Y181.G3     net (fanout=7)        0.568   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X52Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X54Y169.G1     net (fanout=135)      2.063   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X54Y169.Y      Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<124>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<36>_SW0
    SLICE_X55Y168.SR     net (fanout=1)        0.941   ftop/edp0/edp_tlpBRAM_mRespF/N140
    SLICE_X55Y168.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<36>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                     19.259ns (6.791ns logic, 12.468ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_3 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.225ns (Levels of Logic = 11)
  Clock Path Skew:      0.183ns (0.897 - 0.714)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_3 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y86.YQ      Tcko                  0.524   ftop/edp0/edp_outBF_rWrPtr<2>
                                                       ftop/edp0/edp_outBF_rWrPtr_3
    SLICE_X73Y88.G4      net (fanout=9)        1.301   ftop/edp0/edp_outBF_rWrPtr<3>
    SLICE_X73Y88.COUT    Topcyg                1.009   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_lut<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
    SLICE_X73Y89.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
    SLICE_X73Y89.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.F2     net (fanout=9)        2.795   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.X      Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta62
    SLICE_X63Y148.G3     net (fanout=61)       1.467   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X63Y148.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.F3     net (fanout=40)       0.053   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X61Y172.G4     net (fanout=377)      2.339   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X61Y172.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.F3     net (fanout=21)       0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X58Y181.G3     net (fanout=2)        0.725   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X58Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X52Y181.G3     net (fanout=7)        0.568   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X52Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X54Y169.G1     net (fanout=135)      2.063   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X54Y169.Y      Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<124>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<36>_SW0
    SLICE_X55Y168.SR     net (fanout=1)        0.941   ftop/edp0/edp_tlpBRAM_mRespF/N140
    SLICE_X55Y168.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<36>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                     19.225ns (6.921ns logic, 12.304ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_95 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.160ns (Levels of Logic = 11)
  Clock Path Skew:      0.120ns (0.857 - 0.737)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_95
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y85.XQ      Tcko                  0.495   ftop/edp0/edp_outBF_rWrPtr<0>
                                                       ftop/edp0/edp_outBF_rWrPtr_0
    SLICE_X73Y88.F3      net (fanout=9)        1.140   ftop/edp0/edp_outBF_rWrPtr<0>
    SLICE_X73Y88.COUT    Topcyf                1.026   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_lut<0>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<0>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
    SLICE_X73Y89.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
    SLICE_X73Y89.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.F2     net (fanout=9)        2.795   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.X      Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta62
    SLICE_X63Y148.G3     net (fanout=61)       1.467   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X63Y148.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.F3     net (fanout=40)       0.053   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X61Y172.G4     net (fanout=377)      2.339   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X61Y172.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.F3     net (fanout=21)       0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X58Y181.G3     net (fanout=2)        0.725   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X58Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X54Y181.G3     net (fanout=7)        0.311   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X54Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X46Y160.G2     net (fanout=135)      2.455   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X46Y160.Y      Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<39>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<95>_SW0
    SLICE_X46Y161.SR     net (fanout=1)        0.914   ftop/edp0/edp_tlpBRAM_mRespF/N10
    SLICE_X46Y161.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<95>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_95
    -------------------------------------------------  ---------------------------
    Total                                     19.160ns (6.909ns logic, 12.251ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.175ns (Levels of Logic = 11)
  Clock Path Skew:      0.145ns (0.882 - 0.737)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y85.XQ      Tcko                  0.495   ftop/edp0/edp_outBF_rWrPtr<0>
                                                       ftop/edp0/edp_outBF_rWrPtr_0
    SLICE_X73Y88.F3      net (fanout=9)        1.140   ftop/edp0/edp_outBF_rWrPtr<0>
    SLICE_X73Y88.COUT    Topcyf                1.026   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_lut<0>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<0>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
    SLICE_X73Y89.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
    SLICE_X73Y89.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.F2     net (fanout=9)        2.795   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.X      Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta62
    SLICE_X63Y148.G3     net (fanout=61)       1.467   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X63Y148.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.F3     net (fanout=40)       0.053   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X61Y172.G4     net (fanout=377)      2.339   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X61Y172.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.F3     net (fanout=21)       0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X58Y181.G3     net (fanout=2)        0.725   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X58Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X54Y181.G3     net (fanout=7)        0.311   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X54Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X42Y168.G3     net (fanout=135)      2.419   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X42Y168.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N110
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<4>_SW0
    SLICE_X43Y169.SR     net (fanout=1)        0.965   ftop/edp0/edp_tlpBRAM_mRespF/N110
    SLICE_X43Y169.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<4>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     19.175ns (6.909ns logic, 12.266ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_7 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_58 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.197ns (Levels of Logic = 10)
  Clock Path Skew:      0.169ns (0.869 - 0.700)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_7 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y88.YQ      Tcko                  0.524   ftop/edp0/edp_outBF_rWrPtr<6>
                                                       ftop/edp0/edp_outBF_rWrPtr_7
    SLICE_X73Y89.G1      net (fanout=9)        1.465   ftop/edp0/edp_outBF_rWrPtr<7>
    SLICE_X73Y89.COUT    Topcyg                1.009   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_lut<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.F2     net (fanout=9)        2.795   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.X      Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta62
    SLICE_X63Y148.G3     net (fanout=61)       1.467   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X63Y148.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.F3     net (fanout=40)       0.053   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X61Y172.G4     net (fanout=377)      2.339   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X61Y172.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.F3     net (fanout=21)       0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X58Y181.G3     net (fanout=2)        0.725   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X58Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X54Y181.G3     net (fanout=7)        0.311   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X54Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X44Y173.G1     net (fanout=135)      2.509   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X44Y173.Y      Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<66>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<58>_SW0
    SLICE_X44Y175.SR     net (fanout=1)        0.690   ftop/edp0/edp_tlpBRAM_mRespF/N92
    SLICE_X44Y175.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<58>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_58
    -------------------------------------------------  ---------------------------
    Total                                     19.197ns (6.791ns logic, 12.406ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_1 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_75 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.092ns (Levels of Logic = 11)
  Clock Path Skew:      0.071ns (0.808 - 0.737)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_1 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y85.YQ      Tcko                  0.524   ftop/edp0/edp_outBF_rWrPtr<0>
                                                       ftop/edp0/edp_outBF_rWrPtr_1
    SLICE_X73Y88.F1      net (fanout=9)        1.012   ftop/edp0/edp_outBF_rWrPtr<1>
    SLICE_X73Y88.COUT    Topcyf                1.026   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_lut<0>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<0>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
    SLICE_X73Y89.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
    SLICE_X73Y89.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.F2     net (fanout=9)        2.795   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.X      Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta62
    SLICE_X63Y148.G3     net (fanout=61)       1.467   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X63Y148.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.F3     net (fanout=40)       0.053   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X61Y172.G4     net (fanout=377)      2.339   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X61Y172.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.F3     net (fanout=21)       0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X58Y181.G3     net (fanout=2)        0.725   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X58Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X52Y181.G3     net (fanout=7)        0.568   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X52Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X43Y197.G3     net (fanout=135)      1.587   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X43Y197.Y      Tilo                  0.561   ftop/edp0/edp_outFunl_inF_D_OUT<51>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<75>_SW0
    SLICE_X40Y198.SR     net (fanout=1)        1.611   ftop/edp0/edp_tlpBRAM_mRespF/N54
    SLICE_X40Y198.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<75>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_75
    -------------------------------------------------  ---------------------------
    Total                                     19.092ns (6.883ns logic, 12.209ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_7 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_56 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.169ns (Levels of Logic = 10)
  Clock Path Skew:      0.149ns (0.849 - 0.700)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_7 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y88.YQ      Tcko                  0.524   ftop/edp0/edp_outBF_rWrPtr<6>
                                                       ftop/edp0/edp_outBF_rWrPtr_7
    SLICE_X73Y89.G1      net (fanout=9)        1.465   ftop/edp0/edp_outBF_rWrPtr<7>
    SLICE_X73Y89.COUT    Topcyg                1.009   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_lut<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.F2     net (fanout=9)        2.795   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.X      Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta62
    SLICE_X63Y148.G3     net (fanout=61)       1.467   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X63Y148.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.F3     net (fanout=40)       0.053   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X61Y172.G4     net (fanout=377)      2.339   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X61Y172.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.F3     net (fanout=21)       0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X58Y181.G3     net (fanout=2)        0.725   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X58Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X52Y181.G3     net (fanout=7)        0.568   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X52Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X40Y179.G2     net (fanout=135)      1.900   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X40Y179.Y      Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<64>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<56>_SW0
    SLICE_X41Y178.SR     net (fanout=1)        1.014   ftop/edp0/edp_tlpBRAM_mRespF/N96
    SLICE_X41Y178.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<56>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_56
    -------------------------------------------------  ---------------------------
    Total                                     19.169ns (6.791ns logic, 12.378ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_7 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_91 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.190ns (Levels of Logic = 10)
  Clock Path Skew:      0.173ns (0.873 - 0.700)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_7 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_91
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y88.YQ      Tcko                  0.524   ftop/edp0/edp_outBF_rWrPtr<6>
                                                       ftop/edp0/edp_outBF_rWrPtr_7
    SLICE_X73Y89.G1      net (fanout=9)        1.465   ftop/edp0/edp_outBF_rWrPtr<7>
    SLICE_X73Y89.COUT    Topcyg                1.009   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_lut<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X73Y90.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.F2     net (fanout=9)        2.795   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X70Y138.X      Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta62
    SLICE_X63Y148.G3     net (fanout=61)       1.467   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X63Y148.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.F3     net (fanout=40)       0.053   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X63Y148.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X61Y172.G4     net (fanout=377)      2.339   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X61Y172.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.F3     net (fanout=21)       0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y172.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X58Y181.G3     net (fanout=2)        0.725   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X58Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X54Y181.G3     net (fanout=7)        0.311   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X54Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X50Y162.G4     net (fanout=135)      2.209   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X50Y162.Y      Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<35>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<91>_SW0
    SLICE_X51Y163.SR     net (fanout=1)        0.983   ftop/edp0/edp_tlpBRAM_mRespF/N18
    SLICE_X51Y163.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<91>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_91
    -------------------------------------------------  ---------------------------
    Total                                     19.190ns (6.791ns logic, 12.399ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_12 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr13.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.652ns (Levels of Logic = 1)
  Clock Path Skew:      0.178ns (0.946 - 0.768)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_12 to ftop/sma0/wci_wslv_reqF/Mram_arr13.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y92.YQ      Tcko                  0.419   ftop/cp_wci_Vm_6_MData<13>
                                                       ftop/cp/wci_reqF_1_q_0_12
    SLICE_X50Y92.BY      net (fanout=2)        0.363   ftop/cp_wci_Vm_6_MData<12>
    SLICE_X50Y92.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<12>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr13.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.652ns (0.289ns logic, 0.363ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_12 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr13.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.653ns (Levels of Logic = 1)
  Clock Path Skew:      0.178ns (0.946 - 0.768)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_12 to ftop/sma0/wci_wslv_reqF/Mram_arr13.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y92.YQ      Tcko                  0.419   ftop/cp_wci_Vm_6_MData<13>
                                                       ftop/cp/wci_reqF_1_q_0_12
    SLICE_X50Y92.BY      net (fanout=2)        0.363   ftop/cp_wci_Vm_6_MData<12>
    SLICE_X50Y92.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<12>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr13.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.653ns (0.290ns logic, 0.363ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.478ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_4 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.129ns (0.815 - 0.686)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_4 to ftop/edp0/wci_reqF/Mram_arr5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y135.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<5>
                                                       ftop/cp/wci_reqF_5_q_0_4
    SLICE_X70Y136.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_13_MData<4>
    SLICE_X70Y136.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<4>
                                                       ftop/edp0/wci_reqF/Mram_arr5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.289ns logic, 0.318ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_4 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.129ns (0.815 - 0.686)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_4 to ftop/edp0/wci_reqF/Mram_arr5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y135.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<5>
                                                       ftop/cp/wci_reqF_5_q_0_4
    SLICE_X70Y136.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_13_MData<4>
    SLICE_X70Y136.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<4>
                                                       ftop/edp0/wci_reqF/Mram_arr5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.290ns logic, 0.318ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_10 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr11.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.648ns (Levels of Logic = 1)
  Clock Path Skew:      0.167ns (0.923 - 0.756)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_10 to ftop/sma0/wci_wslv_reqF/Mram_arr11.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y91.YQ      Tcko                  0.419   ftop/cp_wci_Vm_6_MData<11>
                                                       ftop/cp/wci_reqF_1_q_0_10
    SLICE_X50Y90.BY      net (fanout=2)        0.359   ftop/cp_wci_Vm_6_MData<10>
    SLICE_X50Y90.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<10>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr11.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.648ns (0.289ns logic, 0.359ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_10 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr11.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.649ns (Levels of Logic = 1)
  Clock Path Skew:      0.167ns (0.923 - 0.756)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_10 to ftop/sma0/wci_wslv_reqF/Mram_arr11.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y91.YQ      Tcko                  0.419   ftop/cp_wci_Vm_6_MData<11>
                                                       ftop/cp/wci_reqF_1_q_0_10
    SLICE_X50Y90.BY      net (fanout=2)        0.359   ftop/cp_wci_Vm_6_MData<10>
    SLICE_X50Y90.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<10>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr11.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.649ns (0.290ns logic, 0.359ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.491ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_23 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.502 - 0.397)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_23 to ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y122.XQ     Tcko                  0.396   ftop/cp/td<23>
                                                       ftop/cp/td_23
    SLICE_X60Y124.BY     net (fanout=2)        0.330   ftop/cp/td<23>
    SLICE_X60Y124.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<55>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.266ns logic, 0.330ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_23 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.597ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.502 - 0.397)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_23 to ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y122.XQ     Tcko                  0.396   ftop/cp/td<23>
                                                       ftop/cp/td_23
    SLICE_X60Y124.BY     net (fanout=2)        0.330   ftop/cp/td<23>
    SLICE_X60Y124.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<55>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.597ns (0.267ns logic, 0.330ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_22 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr23.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.551 - 0.448)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_22 to ftop/sma0/wci_wslv_reqF/Mram_arr23.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y98.YQ      Tcko                  0.419   ftop/cp_wci_Vm_6_MData<23>
                                                       ftop/cp/wci_reqF_1_q_0_22
    SLICE_X54Y99.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_6_MData<22>
    SLICE_X54Y99.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<22>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr23.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.289ns logic, 0.311ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.498ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_22 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr23.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.551 - 0.448)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_22 to ftop/sma0/wci_wslv_reqF/Mram_arr23.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y98.YQ      Tcko                  0.419   ftop/cp_wci_Vm_6_MData<23>
                                                       ftop/cp/wci_reqF_1_q_0_22
    SLICE_X54Y99.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_6_MData<22>
    SLICE_X54Y99.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<22>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr23.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.290ns logic, 0.311ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_9 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (0.560 - 0.474)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_9 to ftop/pwrk/wci_wslv_reqF/Mram_arr10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y31.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<9>
                                                       ftop/cp/wci_reqF_2_q_0_9
    SLICE_X50Y30.BY      net (fanout=2)        0.329   ftop/cp_wci_Vm_7_MData<9>
    SLICE_X50Y30.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<9>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (0.266ns logic, 0.329ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_9 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (0.560 - 0.474)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_9 to ftop/pwrk/wci_wslv_reqF/Mram_arr10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y31.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<9>
                                                       ftop/cp/wci_reqF_2_q_0_9
    SLICE_X50Y30.BY      net (fanout=2)        0.329   ftop/cp_wci_Vm_7_MData<9>
    SLICE_X50Y30.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<9>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.267ns logic, 0.329ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_8 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr9.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.112ns (0.625 - 0.513)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_8 to ftop/gbewrk/wci_wslv_reqF/Mram_arr9.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y15.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<8>
                                                       ftop/cp/wci_reqF_3_q_0_8
    SLICE_X78Y17.BY      net (fanout=2)        0.334   ftop/cp_wci_Vm_9_MData<8>
    SLICE_X78Y17.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<8>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr9.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.289ns logic, 0.334ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_7 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (0.421 - 0.319)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_7 to ftop/gbewrk/wci_wslv_reqF/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y42.XQ      Tcko                  0.417   ftop/cp_wci_Vm_9_MData<7>
                                                       ftop/cp/wci_reqF_3_q_0_7
    SLICE_X72Y43.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<7>
    SLICE_X72Y43.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.287ns logic, 0.326ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_8 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.112ns (0.625 - 0.513)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_8 to ftop/gbewrk/wci_wslv_reqF/Mram_arr9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y15.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<8>
                                                       ftop/cp/wci_reqF_3_q_0_8
    SLICE_X78Y17.BY      net (fanout=2)        0.334   ftop/cp_wci_Vm_9_MData<8>
    SLICE_X78Y17.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<8>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.290ns logic, 0.334ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_7 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (0.421 - 0.319)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_7 to ftop/gbewrk/wci_wslv_reqF/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y42.XQ      Tcko                  0.417   ftop/cp_wci_Vm_9_MData<7>
                                                       ftop/cp/wci_reqF_3_q_0_7
    SLICE_X72Y43.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<7>
    SLICE_X72Y43.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.288ns logic, 0.326ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_29 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem62.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.094ns (0.493 - 0.399)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_29 to ftop/cp/timeServ_setRefF/Mram_fifoMem62.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y124.XQ     Tcko                  0.417   ftop/cp/td<29>
                                                       ftop/cp/td_29
    SLICE_X62Y125.BY     net (fanout=2)        0.326   ftop/cp/td<29>
    SLICE_X62Y125.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<61>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem62.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.287ns logic, 0.326ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_29 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem62.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.094ns (0.493 - 0.399)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_29 to ftop/cp/timeServ_setRefF/Mram_fifoMem62.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y124.XQ     Tcko                  0.417   ftop/cp/td<29>
                                                       ftop/cp/td_29
    SLICE_X62Y125.BY     net (fanout=2)        0.326   ftop/cp/td<29>
    SLICE_X62Y125.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<61>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem62.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.288ns logic, 0.326ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_6 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.789 - 0.680)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_6 to ftop/pwrk/wci_wslv_reqF/Mram_arr7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y16.YQ      Tcko                  0.419   ftop/cp_wci_Vm_7_MData<7>
                                                       ftop/cp/wci_reqF_2_q_0_6
    SLICE_X54Y14.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_7_MData<6>
    SLICE_X54Y14.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<6>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_1 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.512 - 0.438)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_1 to ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y111.XQ     Tcko                  0.396   ftop/cp/td<1>
                                                       ftop/cp/td_1
    SLICE_X62Y113.BY     net (fanout=2)        0.330   ftop/cp/td<1>
    SLICE_X62Y113.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<33>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.266ns logic, 0.330ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<107>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_107/SR
  Location pin: SLICE_X4Y65.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<107>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_107/SR
  Location pin: SLICE_X4Y65.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<107>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_106/SR
  Location pin: SLICE_X4Y65.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<107>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_106/SR
  Location pin: SLICE_X4Y65.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<11>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_11/SR
  Location pin: SLICE_X8Y134.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<11>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_11/SR
  Location pin: SLICE_X8Y134.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<11>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_10/SR
  Location pin: SLICE_X8Y134.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<11>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_10/SR
  Location pin: SLICE_X8Y134.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<13>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_13/SR
  Location pin: SLICE_X8Y136.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<13>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_13/SR
  Location pin: SLICE_X8Y136.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<13>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_12/SR
  Location pin: SLICE_X8Y136.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<13>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_12/SR
  Location pin: SLICE_X8Y136.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<15>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_15/SR
  Location pin: SLICE_X8Y132.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<15>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_15/SR
  Location pin: SLICE_X8Y132.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<15>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_14/SR
  Location pin: SLICE_X8Y132.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<15>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_14/SR
  Location pin: SLICE_X8Y132.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rst/SR
  Logical resource: ftop/cp/wci_mReset_13/rst/SR
  Location pin: SLICE_X50Y110.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rst/SR
  Logical resource: ftop/cp/wci_mReset_13/rst/SR
  Location pin: SLICE_X50Y110.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<109>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_109/SR
  Location pin: SLICE_X2Y60.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<109>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_109/SR
  Location pin: SLICE_X2Y60.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.645ns|            0|            0|            2|      3171601|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      7.230ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     19.290ns|          N/A|            0|            0|      3171600|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.686|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.816|         |    3.592|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.290|         |         |         |
sys0_clkp      |   19.290|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.290|         |         |         |
sys0_clkp      |   19.290|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3187884 paths, 0 nets, and 93095 connections

Design statistics:
   Minimum period:  19.290ns{1}   (Maximum frequency:  51.840MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 18 13:44:41 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 809 MB



