INFO-FLOW: Workspace F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1 opened at Wed Dec 05 16:22:00 +0800 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.123 sec.
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.126 sec.
Command     ap_source done; 0.126 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7vx690tffg1761-3 
Execute       add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-3 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx690t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute         config_chip_info -quiet -speed fast 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute     config_chip_info -quiet -speed fast 
Command   open_solution done; 0.219 sec.
Execute   set_part xc7vx690tffg1761-3 -tool vivado 
Execute     add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-3 
Execute       get_default_platform 
Execute       license_isbetapart xc7vx690t 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute       config_chip_info -quiet -speed fast 
Execute     add_library xilinx/virtex7/virtex7_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling image_core.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted image_core.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "image_core.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/image_core.pp.0.cpp" 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E image_core.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/image_core.pp.0.cpp
Command       clang done; 0.899 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx/Vivado/2018.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/image_core.pp.0.cpp"  -o "F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/image_core.pp.0.cpp -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/useless.bc
Command       clang done; 2.625 sec.
INFO-FLOW: GCC PP time: 3 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/image_core.pp.0.cpp std=gnu++98 -directive=F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.689 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/image_core.pp.0.cpp std=gnu++98 -directive=F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/solution1.json 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/solution1.json -quiet -fix-errors F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.645 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/xilinx-dataflow-lawyer.image_core.pp.0.cpp.diag.yml F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/xilinx-dataflow-lawyer.image_core.pp.0.cpp.out.log 2> F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/xilinx-dataflow-lawyer.image_core.pp.0.cpp.err.log 
Command       ap_eval done; 0.633 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/image_core.pp.0.cpp std=gnu++98 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.423 sec.
INFO-FLOW: tidy-3.1 time 2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/image_core.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/image_core.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.546 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/image_core.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/image_core.pragma.2.cpp" 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/image_core.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/image_core.pragma.2.cpp
Command       clang done; 0.817 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/image_core.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/image_core.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/image_core.bc" 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/image_core.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/image_core.bc
Command       clang done; 2.465 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/image_core.g.bc -hls-opt -except-internalize SeedFill2_Core -LE:/Xilinx/Vivado/2018.2/win64/lib -lhlsm -lhlsmc++ -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.215 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.551 ; gain = 45.883
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.551 ; gain = 45.883
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/a.pp.bc -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LE:/Xilinx/Vivado/2018.2/win64/lib -lfloatconversion -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.543 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top SeedFill2_Core -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/a.g.0.bc -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<4, 256, 2>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<4, 256, 2>::write(hls::Scalar<1, unsigned short>)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<500, 500, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<500, 500, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<500, 500, 0>::init' into 'hls::Mat<500, 500, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<4, 256, 2>::init' into 'hls::Mat<4, 256, 2>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:581).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 500, 500, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<500, 500, 0>::write' into 'hls::Mat<500, 500, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<500, 500, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 500, 500, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<500, 500, 0>::read' into 'hls::Mat<500, 500, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<500, 500, 0>::operator>>' into 'hls::Mat2Array2D<500, 500, 0, unsigned char>' (./type.h:297).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<500, 500, unsigned char>::SetValue' into 'hls::SeedFilling<125000, 255, 500, 500, unsigned char>' (./seedfill.h:105).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<4, 256, unsigned short>::SetValue' into 'hls::SeedFilling<125000, 255, 500, 500, unsigned char>' (./seedfill.h:114).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<4, 256, 2>::write' into 'hls::Mat<4, 256, 2>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<4, 256, 2>::operator<<' into 'hls::Array2D2Mat<4, 256, unsigned short, 2>' (./type.h:369).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<4, 256, 2>::read' into 'hls::Mat<4, 256, 2>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<4, 256, 2>::operator>>' into 'hls::Mat2AXIvideo<16, 4, 256, 2>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<16, unsigned short>.1' into 'hls::AXISetBitFields<16, unsigned short>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<16, unsigned short>' into 'hls::Mat2AXIvideo<16, 4, 256, 2>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
Command         transform done; 0.272 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 132.250 ; gain = 74.582
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/a.g.1.bc -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::vector<125000, hls::Point_<short> >::push' into 'hls::SeedFilling<125000, 255, 500, 500, unsigned char>' (./seedfill.h:124) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::vector<125000, hls::Point_<short> >::empty' into 'hls::SeedFilling<125000, 255, 500, 500, unsigned char>' (./seedfill.h:129) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::vector<125000, hls::Point_<short> >::pop' into 'hls::SeedFilling<125000, 255, 500, 500, unsigned char>' (./seedfill.h:131) automatically.
Command         transform done; 6.205 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/a.g.2.prechk.bc -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 184.215 ; gain = 126.547
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/a.g.1.bc to F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/a.o.1.bc -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable '_rects.data_stream.V' (image_core.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable '_src.data_stream.V' (image_core.cpp:17).
INFO: [XFORM 203-102] Automatically partitioning streamed array '_src.data_stream.V' (image_core.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array '_rects.data_stream.V' (image_core.cpp:18) .
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:292) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:363) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_src.data_stream.V' (image_core.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_rects.data_stream.V' (image_core.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::vector<125000, hls::Point_<short> >::push' into 'hls::SeedFilling<125000, 255, 500, 500, unsigned char>' (./seedfill.h:124) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::vector<125000, hls::Point_<short> >::empty' into 'hls::SeedFilling<125000, 255, 500, 500, unsigned char>' (./seedfill.h:129) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::vector<125000, hls::Point_<short> >::pop' into 'hls::SeedFilling<125000, 255, 500, 500, unsigned char>' (./seedfill.h:131) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'src.val' should be updated in process function 'hls::Mat2Array2D<500, 500, 0, unsigned char>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'rects.val' should be updated in process function 'hls::SeedFilling<125000, 255, 500, 500, unsigned char>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'SeedFill2_Core', detected/extracted 6 process function(s): 
	 'Block_Mat.exit8_proc'
	 'hls::AXIvideo2Mat<8, 500, 500, 0>'
	 'hls::Mat2Array2D<500, 500, 0, unsigned char>'
	 'hls::SeedFilling<125000, 255, 500, 500, unsigned char>'
	 'hls::Array2D2Mat<4, 256, unsigned short, 2>'
	 'hls::Mat2AXIvideo<16, 4, 256, 2>'.
Command         transform done; 7.305 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/a.o.1.tmp.bc -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'hls::SeedFilling<125000, 255, 500, 500, unsigned char>' (./seedfill.h:82)...3 expression(s) balanced.
Command         transform done; 0.569 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 228.148 ; gain = 170.480
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/a.o.2.bc -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1.1.1' (./seedfill.h:134:21) in function 'hls::SeedFilling<125000, 255, 500, 500, unsigned char>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3.1.1' (./seedfill.h:129:12) in function 'hls::SeedFilling<125000, 255, 500, 500, unsigned char>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'hls::SeedFilling<125000, 255, 500, 500, unsigned char>' to 'SeedFilling' (./seedfill.h:87:9)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array2D<500, 500, 0, unsigned char>' to 'Mat2Array2D' (./type.h:286:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<16, 4, 256, 2>' to 'Mat2AXIvideo' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:125:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Array2D2Mat<4, 256, unsigned short, 2>' to 'Array2D2Mat' (./type.h:361:21)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 500, 500, 0>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)
Command         transform done; 1.065 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 284.223 ; gain = 226.555
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 16.141 sec.
Command     elaborate done; 29.98 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'SeedFill2_Core' ...
Execute       ap_set_top_model SeedFill2_Core 
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit8_proc' to 'Block_Mat_exit8_proc'.
Execute       get_model_list SeedFill2_Core -filter all-wo-channel -topdown 
Execute       preproc_iomode -model SeedFill2_Core 
Execute       preproc_iomode -model Mat2AXIvideo 
Execute       preproc_iomode -model Array2D2Mat 
Execute       preproc_iomode -model SeedFilling 
Execute       preproc_iomode -model Mat2Array2D 
Execute       preproc_iomode -model AXIvideo2Mat 
Execute       preproc_iomode -model Block_Mat.exit8_proc 
Execute       get_model_list SeedFill2_Core -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_Mat.exit8_proc AXIvideo2Mat Mat2Array2D SeedFilling Array2D2Mat Mat2AXIvideo SeedFill2_Core
INFO-FLOW: Configuring Module : Block_Mat.exit8_proc ...
Execute       set_default_model Block_Mat.exit8_proc 
Execute       apply_spec_resource_limit Block_Mat.exit8_proc 
INFO-FLOW: Configuring Module : AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       apply_spec_resource_limit AXIvideo2Mat 
INFO-FLOW: Configuring Module : Mat2Array2D ...
Execute       set_default_model Mat2Array2D 
Execute       apply_spec_resource_limit Mat2Array2D 
INFO-FLOW: Configuring Module : SeedFilling ...
Execute       set_default_model SeedFilling 
Execute       apply_spec_resource_limit SeedFilling 
INFO-FLOW: Configuring Module : Array2D2Mat ...
Execute       set_default_model Array2D2Mat 
Execute       apply_spec_resource_limit Array2D2Mat 
INFO-FLOW: Configuring Module : Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       apply_spec_resource_limit Mat2AXIvideo 
INFO-FLOW: Configuring Module : SeedFill2_Core ...
Execute       set_default_model SeedFill2_Core 
Execute       apply_spec_resource_limit SeedFill2_Core 
INFO-FLOW: Model list for preprocess: Block_Mat.exit8_proc AXIvideo2Mat Mat2Array2D SeedFilling Array2D2Mat Mat2AXIvideo SeedFill2_Core
INFO-FLOW: Preprocessing Module: Block_Mat.exit8_proc ...
Execute       set_default_model Block_Mat.exit8_proc 
Execute       cdfg_preprocess -model Block_Mat.exit8_proc 
Execute       rtl_gen_preprocess Block_Mat.exit8_proc 
INFO-FLOW: Preprocessing Module: AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       cdfg_preprocess -model AXIvideo2Mat 
Execute       rtl_gen_preprocess AXIvideo2Mat 
INFO-FLOW: Preprocessing Module: Mat2Array2D ...
Execute       set_default_model Mat2Array2D 
Execute       cdfg_preprocess -model Mat2Array2D 
Execute       rtl_gen_preprocess Mat2Array2D 
INFO-FLOW: Preprocessing Module: SeedFilling ...
Execute       set_default_model SeedFilling 
Execute       cdfg_preprocess -model SeedFilling 
Execute       rtl_gen_preprocess SeedFilling 
INFO-FLOW: Preprocessing Module: Array2D2Mat ...
Execute       set_default_model Array2D2Mat 
Execute       cdfg_preprocess -model Array2D2Mat 
Execute       rtl_gen_preprocess Array2D2Mat 
INFO-FLOW: Preprocessing Module: Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       cdfg_preprocess -model Mat2AXIvideo 
Execute       rtl_gen_preprocess Mat2AXIvideo 
INFO-FLOW: Preprocessing Module: SeedFill2_Core ...
Execute       set_default_model SeedFill2_Core 
Execute       cdfg_preprocess -model SeedFill2_Core 
Execute       rtl_gen_preprocess SeedFill2_Core 
INFO-FLOW: Model list for synthesis: Block_Mat.exit8_proc AXIvideo2Mat Mat2Array2D SeedFilling Array2D2Mat Mat2AXIvideo SeedFill2_Core
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit8_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_Mat.exit8_proc 
Execute       schedule -model Block_Mat.exit8_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.111 sec.
INFO: [HLS 200-111]  Elapsed time: 31.02 seconds; current allocated memory: 229.101 MB.
Execute       report -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Block_Mat_exit8_proc.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Block_Mat_exit8_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_Mat.exit8_proc.
Execute       set_default_model Block_Mat.exit8_proc 
Execute       bind -model Block_Mat.exit8_proc 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Block_Mat.exit8_proc
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 229.175 MB.
Execute       report -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Block_Mat_exit8_proc.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Block_Mat_exit8_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_Mat.exit8_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2Mat 
Execute       schedule -model AXIvideo2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.171 sec.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 229.442 MB.
Execute       report -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/AXIvideo2Mat.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
Execute       db_write -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/AXIvideo2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2Mat.
Execute       set_default_model AXIvideo2Mat 
Execute       bind -model AXIvideo2Mat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AXIvideo2Mat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 229.802 MB.
Execute       report -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/AXIvideo2Mat.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/AXIvideo2Mat.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2Array2D 
Execute       schedule -model Mat2Array2D 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.148 sec.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 229.995 MB.
Execute       report -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2Array2D.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2Array2D.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Array2D.
Execute       set_default_model Mat2Array2D 
Execute       bind -model Mat2Array2D 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mat2Array2D
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 230.138 MB.
Execute       report -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2Array2D.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2Array2D.bind.adb -f 
INFO-FLOW: Finish binding Mat2Array2D.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SeedFilling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SeedFilling 
Execute       schedule -model SeedFilling 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 230.922 MB.
Execute       report -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFilling.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 2.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFilling.sched.adb -f 
INFO-FLOW: Finish scheduling SeedFilling.
Execute       set_default_model SeedFilling 
Execute       bind -model SeedFilling 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=SeedFilling
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 231.720 MB.
Execute       report -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFilling.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 2.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.124 sec.
Execute       db_write -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFilling.bind.adb -f 
INFO-FLOW: Finish binding SeedFilling.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2D2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Array2D2Mat 
Execute       schedule -model Array2D2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 231.932 MB.
Execute       report -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Array2D2Mat.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Array2D2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling Array2D2Mat.
Execute       set_default_model Array2D2Mat 
Execute       bind -model Array2D2Mat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Array2D2Mat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 232.074 MB.
Execute       report -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Array2D2Mat.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Array2D2Mat.bind.adb -f 
INFO-FLOW: Finish binding Array2D2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2AXIvideo 
Execute       schedule -model Mat2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.105 sec.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 232.242 MB.
Execute       report -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2AXIvideo.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AXIvideo.
Execute       set_default_model Mat2AXIvideo 
Execute       bind -model Mat2AXIvideo 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mat2AXIvideo
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 232.454 MB.
Execute       report -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2AXIvideo.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding Mat2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SeedFill2_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SeedFill2_Core 
Execute       schedule -model SeedFill2_Core 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 232.630 MB.
Execute       report -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.sched.adb -f 
INFO-FLOW: Finish scheduling SeedFill2_Core.
Execute       set_default_model SeedFill2_Core 
Execute       bind -model SeedFill2_Core 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=SeedFill2_Core
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.151 sec.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 233.069 MB.
Execute       report -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.verbose.bind.rpt -verbose -f 
Command       report done; 0.107 sec.
Execute       db_write -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.bind.adb -f 
INFO-FLOW: Finish binding SeedFill2_Core.
Execute       get_model_list SeedFill2_Core -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block_Mat.exit8_proc 
Execute       rtl_gen_preprocess AXIvideo2Mat 
Execute       rtl_gen_preprocess Mat2Array2D 
Execute       rtl_gen_preprocess SeedFilling 
Execute       rtl_gen_preprocess Array2D2Mat 
Execute       rtl_gen_preprocess Mat2AXIvideo 
Execute       rtl_gen_preprocess SeedFill2_Core 
INFO-FLOW: Model list for RTL generation: Block_Mat.exit8_proc AXIvideo2Mat Mat2Array2D SeedFilling Array2D2Mat Mat2AXIvideo SeedFill2_Core
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit8_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Block_Mat.exit8_proc -vendor xilinx -mg_file F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Block_Mat_exit8_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit8_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 233.252 MB.
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_Mat.exit8_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/systemc/Block_Mat_exit8_proc -synmodules Block_Mat.exit8_proc AXIvideo2Mat Mat2Array2D SeedFilling Array2D2Mat Mat2AXIvideo SeedFill2_Core 
Execute       gen_rtl Block_Mat.exit8_proc -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/vhdl/Block_Mat_exit8_proc 
Execute       gen_rtl Block_Mat.exit8_proc -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/verilog/Block_Mat_exit8_proc 
Execute       gen_tb_info Block_Mat.exit8_proc -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Block_Mat_exit8_proc -p F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db 
Execute       report -model Block_Mat.exit8_proc -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/report/Block_Mat_exit8_proc_csynth.rpt -f 
Execute       report -model Block_Mat.exit8_proc -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/report/Block_Mat_exit8_proc_csynth.xml -f -x 
Execute       report -model Block_Mat.exit8_proc -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Block_Mat_exit8_proc.verbose.rpt -verbose -f 
Execute       db_write -model Block_Mat.exit8_proc -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Block_Mat_exit8_proc.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AXIvideo2Mat -vendor xilinx -mg_file F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 234.294 MB.
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/systemc/AXIvideo2Mat -synmodules Block_Mat.exit8_proc AXIvideo2Mat Mat2Array2D SeedFilling Array2D2Mat Mat2AXIvideo SeedFill2_Core 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/vhdl/AXIvideo2Mat 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/verilog/AXIvideo2Mat 
Execute       gen_tb_info AXIvideo2Mat -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/AXIvideo2Mat -p F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db 
Execute       report -model AXIvideo2Mat -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/report/AXIvideo2Mat_csynth.rpt -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       report -model AXIvideo2Mat -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/report/AXIvideo2Mat_csynth.xml -f -x 
Execute       report -model AXIvideo2Mat -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/AXIvideo2Mat.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -model AXIvideo2Mat -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/AXIvideo2Mat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Mat2Array2D -vendor xilinx -mg_file F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array2D'.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 234.655 MB.
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2Array2D -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/systemc/Mat2Array2D -synmodules Block_Mat.exit8_proc AXIvideo2Mat Mat2Array2D SeedFilling Array2D2Mat Mat2AXIvideo SeedFill2_Core 
Execute       gen_rtl Mat2Array2D -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/vhdl/Mat2Array2D 
Execute       gen_rtl Mat2Array2D -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/verilog/Mat2Array2D 
Execute       gen_tb_info Mat2Array2D -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2Array2D -p F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db 
Execute       report -model Mat2Array2D -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/report/Mat2Array2D_csynth.rpt -f 
Execute       report -model Mat2Array2D -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/report/Mat2Array2D_csynth.xml -f -x 
Execute       report -model Mat2Array2D -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2Array2D.verbose.rpt -verbose -f 
Execute       db_write -model Mat2Array2D -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2Array2D.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SeedFilling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model SeedFilling -vendor xilinx -mg_file F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFilling.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'SeedFilling_label_val' to 'SeedFilling_labelbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SeedFilling_points_val_x' to 'SeedFilling_pointcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SeedFilling_points_val_y' to 'SeedFilling_pointdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SeedFill2_Core_mul_mul_16s_10ns_19_1_1' to 'SeedFill2_Core_mueOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SeedFill2_Core_mueOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SeedFilling'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 236.034 MB.
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl SeedFilling -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/systemc/SeedFilling -synmodules Block_Mat.exit8_proc AXIvideo2Mat Mat2Array2D SeedFilling Array2D2Mat Mat2AXIvideo SeedFill2_Core 
Execute       gen_rtl SeedFilling -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/vhdl/SeedFilling 
Execute       gen_rtl SeedFilling -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/verilog/SeedFilling 
Execute       gen_tb_info SeedFilling -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFilling -p F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db 
Execute       report -model SeedFilling -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/report/SeedFilling_csynth.rpt -f 
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 2.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       report -model SeedFilling -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/report/SeedFilling_csynth.xml -f -x 
Execute       report -model SeedFilling -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFilling.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 2.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.165 sec.
Execute       db_write -model SeedFilling -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFilling.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2D2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Array2D2Mat -vendor xilinx -mg_file F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2D2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.764 seconds; current allocated memory: 236.763 MB.
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Array2D2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/systemc/Array2D2Mat -synmodules Block_Mat.exit8_proc AXIvideo2Mat Mat2Array2D SeedFilling Array2D2Mat Mat2AXIvideo SeedFill2_Core 
Execute       gen_rtl Array2D2Mat -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/vhdl/Array2D2Mat 
Execute       gen_rtl Array2D2Mat -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/verilog/Array2D2Mat 
Execute       gen_tb_info Array2D2Mat -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Array2D2Mat -p F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db 
Execute       report -model Array2D2Mat -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/report/Array2D2Mat_csynth.rpt -f 
Execute       report -model Array2D2Mat -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/report/Array2D2Mat_csynth.xml -f -x 
Execute       report -model Array2D2Mat -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Array2D2Mat.verbose.rpt -verbose -f 
Execute       db_write -model Array2D2Mat -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Array2D2Mat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Mat2AXIvideo -vendor xilinx -mg_file F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 237.606 MB.
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2AXIvideo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/systemc/Mat2AXIvideo -synmodules Block_Mat.exit8_proc AXIvideo2Mat Mat2Array2D SeedFilling Array2D2Mat Mat2AXIvideo SeedFill2_Core 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/vhdl/Mat2AXIvideo 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/verilog/Mat2AXIvideo 
Execute       gen_tb_info Mat2AXIvideo -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2AXIvideo -p F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db 
Execute       report -model Mat2AXIvideo -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/report/Mat2AXIvideo_csynth.rpt -f 
Execute       report -model Mat2AXIvideo -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/report/Mat2AXIvideo_csynth.xml -f -x 
Execute       report -model Mat2AXIvideo -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2AXIvideo.verbose.rpt -verbose -f 
Execute       db_write -model Mat2AXIvideo -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2AXIvideo.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SeedFill2_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model SeedFill2_Core -vendor xilinx -mg_file F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'SeedFill2_Core/src_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SeedFill2_Core/src_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SeedFill2_Core/src_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SeedFill2_Core/src_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SeedFill2_Core/src_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SeedFill2_Core/src_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SeedFill2_Core/src_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SeedFill2_Core/dst_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SeedFill2_Core/dst_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SeedFill2_Core/dst_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SeedFill2_Core/dst_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SeedFill2_Core/dst_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SeedFill2_Core/dst_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SeedFill2_Core/dst_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SeedFill2_Core/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SeedFill2_Core/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SeedFill2_Core' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'rows' and 'cols' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'SeedFill2_Core_src_val' to 'SeedFill2_Core_srfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SeedFill2_Core_rects_val' to 'SeedFill2_Core_reg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array2D_U0' to 'start_for_Mat2Arrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'SeedFill2_Core'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 238.753 MB.
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl SeedFill2_Core -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/systemc/SeedFill2_Core -synmodules Block_Mat.exit8_proc AXIvideo2Mat Mat2Array2D SeedFilling Array2D2Mat Mat2AXIvideo SeedFill2_Core 
Execute       gen_rtl SeedFill2_Core -istop -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/vhdl/SeedFill2_Core 
Execute       gen_rtl SeedFill2_Core -istop -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/verilog/SeedFill2_Core 
Execute       export_constraint_db -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.constraint.tcl -f -tool general 
Execute       report -model SeedFill2_Core -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.design.xml -verbose -f -dv 
Command       report done; 0.162 sec.
Execute       report -model SeedFill2_Core -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info SeedFill2_Core -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core -p F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db 
Execute       report -model SeedFill2_Core -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/report/SeedFill2_Core_csynth.rpt -f 
Execute       report -model SeedFill2_Core -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/syn/report/SeedFill2_Core_csynth.xml -f -x 
Execute       report -model SeedFill2_Core -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.verbose.rpt -verbose -f 
Command       report done; 0.13 sec.
Execute       db_write -model SeedFill2_Core -o F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.adb -f 
Execute       sc_get_clocks SeedFill2_Core 
Execute       sc_get_portdomain SeedFill2_Core 
INFO-FLOW: Model list for RTL component generation: Block_Mat.exit8_proc AXIvideo2Mat Mat2Array2D SeedFilling Array2D2Mat Mat2AXIvideo SeedFill2_Core
INFO-FLOW: Handling components in module [Block_Mat_exit8_proc] ... 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Block_Mat_exit8_proc.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2Mat] ... 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2Array2D] ... 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
INFO-FLOW: Handling components in module [SeedFilling] ... 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFilling.compgen.tcl 
INFO-FLOW: Found component SeedFill2_Core_mueOg.
INFO-FLOW: Append model SeedFill2_Core_mueOg
INFO-FLOW: Found component SeedFilling_labelbkb.
INFO-FLOW: Append model SeedFilling_labelbkb
INFO-FLOW: Found component SeedFilling_pointcud.
INFO-FLOW: Append model SeedFilling_pointcud
INFO-FLOW: Handling components in module [Array2D2Mat] ... 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2AXIvideo] ... 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO-FLOW: Handling components in module [SeedFill2_Core] ... 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w4_d4_A.
INFO-FLOW: Append model fifo_w4_d4_A
INFO-FLOW: Found component fifo_w10_d4_A.
INFO-FLOW: Append model fifo_w10_d4_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w4_d2_A.
INFO-FLOW: Append model fifo_w4_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w4_d2_A.
INFO-FLOW: Append model fifo_w4_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component start_for_Mat2Arrhbi.
INFO-FLOW: Append model start_for_Mat2Arrhbi
INFO-FLOW: Found component start_for_Mat2AXIibs.
INFO-FLOW: Append model start_for_Mat2AXIibs
INFO-FLOW: Found component SeedFill2_Core_ctrl_s_axi.
INFO-FLOW: Append model SeedFill2_Core_ctrl_s_axi
INFO-FLOW: Append model Block_Mat_exit8_proc
INFO-FLOW: Append model AXIvideo2Mat
INFO-FLOW: Append model Mat2Array2D
INFO-FLOW: Append model SeedFilling
INFO-FLOW: Append model Array2D2Mat
INFO-FLOW: Append model Mat2AXIvideo
INFO-FLOW: Append model SeedFill2_Core
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: SeedFill2_Core_mueOg SeedFilling_labelbkb SeedFilling_pointcud fifo_w32_d2_A fifo_w32_d2_A fifo_w4_d4_A fifo_w10_d4_A fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w4_d2_A fifo_w10_d2_A fifo_w16_d2_A fifo_w4_d2_A fifo_w10_d2_A start_for_Mat2Arrhbi start_for_Mat2AXIibs SeedFill2_Core_ctrl_s_axi Block_Mat_exit8_proc AXIvideo2Mat Mat2Array2D SeedFilling Array2D2Mat Mat2AXIvideo SeedFill2_Core
INFO-FLOW: To file: write model SeedFill2_Core_mueOg
INFO-FLOW: To file: write model SeedFilling_labelbkb
INFO-FLOW: To file: write model SeedFilling_pointcud
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w4_d4_A
INFO-FLOW: To file: write model fifo_w10_d4_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w4_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w4_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model start_for_Mat2Arrhbi
INFO-FLOW: To file: write model start_for_Mat2AXIibs
INFO-FLOW: To file: write model SeedFill2_Core_ctrl_s_axi
INFO-FLOW: To file: write model Block_Mat_exit8_proc
INFO-FLOW: To file: write model AXIvideo2Mat
INFO-FLOW: To file: write model Mat2Array2D
INFO-FLOW: To file: write model SeedFilling
INFO-FLOW: To file: write model Array2D2Mat
INFO-FLOW: To file: write model Mat2AXIvideo
INFO-FLOW: To file: write model SeedFill2_Core
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.101 sec.
Command       ap_source done; 0.102 sec.
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Block_Mat_exit8_proc.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFilling.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'SeedFilling_labelbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SeedFilling_pointcud_ram (RAM)' using block RAMs.
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'SeedFill2_Core_srfYi_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SeedFill2_Core_reg8j_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rects_rows_c_U(fifo_w4_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rects_cols_c_U(fifo_w10_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_rows_V_c20_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_cols_V_c21_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_rows_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_cols_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rects_rows_c22_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rects_cols_c23_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_rects_data_stream_0_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_rects_rows_V_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_rects_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2Arrhbi_U(start_for_Mat2Arrhbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIibs_U(start_for_Mat2AXIibs)' using Shift Registers.
Execute         source ./ctrl.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.314 sec.
Execute       get_config_sdx -target 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.102 sec.
Command       ap_source done; 0.102 sec.
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.rtl_wrap.cfg.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.rtl_wrap.cfg.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.rtl_wrap.cfg.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Block_Mat_exit8_proc.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFilling.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Block_Mat_exit8_proc.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFilling.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Block_Mat_exit8_proc.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFilling.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.constraint.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.constraint.tcl 
Execute       sc_get_clocks SeedFill2_Core 
Execute       source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 307.473 ; gain = 249.805
INFO: [SYSC 207-301] Generating SystemC RTL for SeedFill2_Core.
INFO: [VHDL 208-304] Generating VHDL RTL for SeedFill2_Core.
INFO: [VLOG 209-307] Generating Verilog RTL for SeedFill2_Core.
Command     autosyn done; 6.757 sec.
Command   csynth_design done; 36.743 sec.
Command ap_source done; 37.017 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1 opened at Wed Dec 05 16:22:50 +0800 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.107 sec.
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.109 sec.
Command     ap_source done; 0.109 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7vx690tffg1761-3 
Execute       add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-3 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx690t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute         config_chip_info -quiet -speed fast 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute     config_chip_info -quiet -speed fast 
Command   open_solution done; 0.198 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.102 sec.
Command     ap_source done; 0.102 sec.
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Block_Mat_exit8_proc.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFilling.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Block_Mat_exit8_proc.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFilling.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Block_Mat_exit8_proc.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFilling.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.constraint.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.constraint.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.constraint.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.constraint.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/SeedFill2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/FPGA/project/HLS/SeedFill_2.0/seedfill/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.101 sec.
Command     ap_source done; 0.101 sec.
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Command   export_design done; 10.811 sec.
Command ap_source done; 11.012 sec.
Execute cleanup_all 
