Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Fri Dec  6 21:25:25 2019
| Host             : DESKTOP-KPCP68V running 64-bit major release  (build 9200)
| Command          : report_power -file CPU_power_routed.rpt -pb CPU_power_summary_routed.pb -rpx CPU_power_routed.rpx
| Design           : CPU
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 39.874 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 39.388                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     2.842 |      400 |       --- |             --- |
|   LUT as Logic           |     1.640 |      183 |     20800 |            0.88 |
|   LUT as Distributed RAM |     1.033 |       80 |      9600 |            0.83 |
|   CARRY4                 |     0.152 |       22 |      8150 |            0.27 |
|   Register               |     0.009 |       50 |     41600 |            0.12 |
|   BUFG                   |     0.009 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |        8 |       --- |             --- |
| Signals                  |     3.140 |      367 |       --- |             --- |
| I/O                      |    33.405 |       17 |       106 |           16.04 |
| Static Power             |     0.486 |          |           |                 |
| Total                    |    39.874 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     6.327 |       5.987 |      0.341 |
| Vccaux    |       1.800 |     1.277 |       1.224 |      0.053 |
| Vcco33    |       3.300 |     9.455 |       9.454 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| CPU                            |    39.388 |
|   alu                          |     1.120 |
|   datamemory                   |     0.729 |
|     mem_reg_0_63_0_0           |     0.011 |
|     mem_reg_0_63_10_10         |     0.014 |
|     mem_reg_0_63_11_11         |     0.012 |
|     mem_reg_0_63_12_12         |     0.011 |
|     mem_reg_0_63_13_13         |     0.012 |
|     mem_reg_0_63_14_14         |     0.010 |
|     mem_reg_0_63_15_15         |     0.009 |
|     mem_reg_0_63_16_16         |     0.010 |
|     mem_reg_0_63_17_17         |     0.010 |
|     mem_reg_0_63_18_18         |     0.011 |
|     mem_reg_0_63_19_19         |     0.014 |
|     mem_reg_0_63_1_1           |     0.012 |
|     mem_reg_0_63_20_20         |     0.012 |
|     mem_reg_0_63_21_21         |     0.012 |
|     mem_reg_0_63_22_22         |     0.014 |
|     mem_reg_0_63_23_23         |     0.014 |
|     mem_reg_0_63_24_24         |     0.011 |
|     mem_reg_0_63_25_25         |     0.012 |
|     mem_reg_0_63_26_26         |     0.012 |
|     mem_reg_0_63_27_27         |     0.012 |
|     mem_reg_0_63_28_28         |     0.011 |
|     mem_reg_0_63_29_29         |     0.011 |
|     mem_reg_0_63_2_2           |     0.013 |
|     mem_reg_0_63_30_30         |     0.011 |
|     mem_reg_0_63_31_31         |     0.013 |
|     mem_reg_0_63_3_3           |     0.012 |
|     mem_reg_0_63_4_4           |     0.014 |
|     mem_reg_0_63_5_5           |     0.014 |
|     mem_reg_0_63_6_6           |     0.011 |
|     mem_reg_0_63_7_7           |     0.016 |
|     mem_reg_0_63_8_8           |     0.014 |
|     mem_reg_0_63_9_9           |     0.015 |
|   pc                           |     2.289 |
|   registers                    |     1.821 |
|     register_reg_r1_0_31_0_5   |     0.129 |
|     register_reg_r1_0_31_12_17 |     0.139 |
|     register_reg_r1_0_31_18_23 |     0.135 |
|     register_reg_r1_0_31_24_29 |     0.130 |
|     register_reg_r1_0_31_30_31 |     0.040 |
|     register_reg_r1_0_31_6_11  |     0.133 |
|     register_reg_r2_0_31_0_5   |     0.129 |
|     register_reg_r2_0_31_12_17 |     0.130 |
|     register_reg_r2_0_31_18_23 |     0.126 |
|     register_reg_r2_0_31_24_29 |     0.131 |
|     register_reg_r2_0_31_30_31 |     0.045 |
|     register_reg_r2_0_31_6_11  |     0.127 |
+--------------------------------+-----------+


