# 8-Bit-ALU-Implementation-on-CYCLONE-2

- [Verilog Code](https://github.com/ombhilare999/8-Bit-ALU-implementation-on-CYCLONE-2/blob/main/ALU/ALU.v)
- [Test Bench Code](https://github.com/ombhilare999/8-Bit-ALU-implementation-on-CYCLONE-2/blob/main/ALU/ALU_TB.v)

## Pin description:

<p align="center">
    <img width="455" height="249" src="/Assets/pin_description.png">
</p>

## Function Table:

<p align="center">
    <img width="450" height="299" src="/Assets/function_table.png">
</p>

## GTK Wave Output:

<p align="center">
    <img width="862" height="132" src="/Assets/gtkwave.png">
</p>

## Compilation Output:

<p align="center">
    <img width="746" height="316" src="/Assets/compilation.png">
</p>

## Hardware Output on CYCLONE II:

<p align="center">
    <img width="1280" height="720" src="/Assets/Hardware_Output.jpeg">
</p>

## TO DO:
- Add schematic with pin assignments
- Add min/max delay on input and output ports