
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 5.62

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: transfer_count[2][6]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   173    2.40    0.88    0.59    0.79 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.88    0.00    0.79 ^ transfer_count[2][6]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.79   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ transfer_count[2][6]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.35    0.35   library removal time
                                  0.35   data required time
-----------------------------------------------------------------------------
                                  0.35   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: active_channel_count[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_active_channels[1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ active_channel_count[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.04    0.12    0.41    0.41 v active_channel_count[1]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         active_channel_count[1] (net)
                  0.12    0.00    0.41 v debug_active_channels[1]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.41   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ debug_active_channels[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.02    0.02   library hold time
                                  0.02   data required time
-----------------------------------------------------------------------------
                                  0.02   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: channel_busy[3]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   173    2.40    0.88    0.59    0.79 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.88    0.00    0.79 ^ channel_busy[3]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.79   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ channel_busy[3]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.24    9.76   library recovery time
                                  9.76   data required time
-----------------------------------------------------------------------------
                                  9.76   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  8.97   slack (MET)


Startpoint: transfer_count[1][0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: channel_state[1][2]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ transfer_count[1][0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.06    0.25    0.53    0.53 ^ transfer_count[1][0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         transfer_count[1][0] (net)
                  0.25    0.00    0.53 ^ _2641_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.04    0.19    0.26    0.79 ^ _2641_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _1361_ (net)
                  0.19    0.00    0.79 ^ _2007_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.11    0.21    1.01 ^ _2007_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0423_ (net)
                  0.11    0.00    1.01 ^ _2015_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     4    0.04    0.19    0.26    1.27 ^ _2015_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0427_ (net)
                  0.19    0.00    1.27 ^ _2023_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.03    0.17    0.25    1.51 ^ _2023_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0433_ (net)
                  0.17    0.00    1.51 ^ _2024_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.11    0.23    0.24    1.75 ^ _2024_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         _0434_ (net)
                  0.23    0.00    1.75 ^ _2108_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.04    0.18    0.29    2.04 ^ _2108_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0491_ (net)
                  0.18    0.00    2.04 ^ _2442_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.09    0.27    2.31 v _2442_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1009_ (net)
                  0.09    0.00    2.31 v _2524_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.19    0.38    2.69 ^ _2524_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1011_ (net)
                  0.19    0.00    2.69 ^ _1455_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     4    0.05    0.24    0.33    3.02 ^ _1455_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0804_ (net)
                  0.24    0.00    3.02 ^ _1471_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.11    0.19    3.21 ^ _1471_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0820_ (net)
                  0.11    0.00    3.21 ^ _1472_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.20    0.15    3.36 v _1472_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0821_ (net)
                  0.20    0.00    3.36 v _1476_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     1    0.03    0.31    0.23    3.60 ^ _1476_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0825_ (net)
                  0.31    0.00    3.60 ^ _1477_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     3    0.08    0.23    0.18    3.78 v _1477_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _0826_ (net)
                  0.23    0.00    3.78 v _2297_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.34    4.12 v _2297_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0629_ (net)
                  0.11    0.00    4.12 v _2304_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.14    4.26 v _2304_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0978_ (net)
                  0.05    0.00    4.26 v channel_state[1][2]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  4.26   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ channel_state[1][2]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -4.26   data arrival time
-----------------------------------------------------------------------------
                                  5.62   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: channel_busy[3]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   173    2.40    0.88    0.59    0.79 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.88    0.00    0.79 ^ channel_busy[3]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.79   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ channel_busy[3]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.24    9.76   library recovery time
                                  9.76   data required time
-----------------------------------------------------------------------------
                                  9.76   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  8.97   slack (MET)


Startpoint: transfer_count[1][0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: channel_state[1][2]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ transfer_count[1][0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.06    0.25    0.53    0.53 ^ transfer_count[1][0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         transfer_count[1][0] (net)
                  0.25    0.00    0.53 ^ _2641_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.04    0.19    0.26    0.79 ^ _2641_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _1361_ (net)
                  0.19    0.00    0.79 ^ _2007_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.11    0.21    1.01 ^ _2007_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0423_ (net)
                  0.11    0.00    1.01 ^ _2015_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     4    0.04    0.19    0.26    1.27 ^ _2015_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0427_ (net)
                  0.19    0.00    1.27 ^ _2023_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.03    0.17    0.25    1.51 ^ _2023_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0433_ (net)
                  0.17    0.00    1.51 ^ _2024_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.11    0.23    0.24    1.75 ^ _2024_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         _0434_ (net)
                  0.23    0.00    1.75 ^ _2108_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.04    0.18    0.29    2.04 ^ _2108_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0491_ (net)
                  0.18    0.00    2.04 ^ _2442_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.09    0.27    2.31 v _2442_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1009_ (net)
                  0.09    0.00    2.31 v _2524_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.19    0.38    2.69 ^ _2524_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1011_ (net)
                  0.19    0.00    2.69 ^ _1455_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     4    0.05    0.24    0.33    3.02 ^ _1455_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0804_ (net)
                  0.24    0.00    3.02 ^ _1471_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.11    0.19    3.21 ^ _1471_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0820_ (net)
                  0.11    0.00    3.21 ^ _1472_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.20    0.15    3.36 v _1472_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0821_ (net)
                  0.20    0.00    3.36 v _1476_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     1    0.03    0.31    0.23    3.60 ^ _1476_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0825_ (net)
                  0.31    0.00    3.60 ^ _1477_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     3    0.08    0.23    0.18    3.78 v _1477_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _0826_ (net)
                  0.23    0.00    3.78 v _2297_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.34    4.12 v _2297_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0629_ (net)
                  0.11    0.00    4.12 v _2304_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.14    4.26 v _2304_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0978_ (net)
                  0.05    0.00    4.26 v channel_state[1][2]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  4.26   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ channel_state[1][2]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -4.26   data arrival time
-----------------------------------------------------------------------------
                                  5.62   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
1.7340418100357056

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6193

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.23967589437961578

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8890

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: transfer_count[1][0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: channel_state[1][2]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ transfer_count[1][0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.53    0.53 ^ transfer_count[1][0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.26    0.79 ^ _2641_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.21    1.01 ^ _2007_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.26    1.27 ^ _2015_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.25    1.51 ^ _2023_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.24    1.75 ^ _2024_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.29    2.04 ^ _2108_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.27    2.31 v _2442_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.38    2.69 ^ _2524_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.33    3.02 ^ _1455_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.19    3.21 ^ _1471_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.15    3.36 v _1472_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.23    3.60 ^ _1476_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
   0.18    3.78 v _1477_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
   0.34    4.12 v _2297_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.14    4.26 v _2304_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    4.26 v channel_state[1][2]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           4.26   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ channel_state[1][2]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
  -0.12    9.88   library setup time
           9.88   data required time
---------------------------------------------------------
           9.88   data required time
          -4.26   data arrival time
---------------------------------------------------------
           5.62   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: active_channel_count[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_active_channels[1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ active_channel_count[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.41    0.41 v active_channel_count[1]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.41 v debug_active_channels[1]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.41   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ debug_active_channels[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.02    0.02   library hold time
           0.02   data required time
---------------------------------------------------------
           0.02   data required time
          -0.41   data arrival time
---------------------------------------------------------
           0.38   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
4.2608

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
5.6234

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
131.979910

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.14e-02   4.03e-03   9.90e-08   2.54e-02  39.1%
Combinational          2.40e-02   1.56e-02   5.17e-07   3.95e-02  60.9%
Clock                  0.00e+00   0.00e+00   7.37e-08   7.37e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.54e-02   1.96e-02   6.90e-07   6.50e-02 100.0%
                          69.8%      30.2%       0.0%
