Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue Nov 07 19:16:04 2017

All signals are completely routed.

WARNING:ParHelpers:361 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   btn_y<0>_IBUF
   btn_y<1>_IBUF
   btn_y<2>_IBUF
   btn_y<3>_IBUF
   btn_y<4>_IBUF


