0.7
2020.2
May 22 2024
19:03:11
e:/course/master/ICP/matrix_pul/prj/xilinx/matrix_pul.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
e:/course/master/ICP/matrix_pul/user/sim/top_tb.v,1748449052,verilog,,,,top_tb,,,,,,,,
e:/course/master/ICP/matrix_pul/user/src/ALU.v,1748444795,verilog,,e:/course/master/ICP/matrix_pul/user/src/A_buffer.v,,ALU,,,,,,,,
e:/course/master/ICP/matrix_pul/user/src/A_buffer.v,1748444795,verilog,,e:/course/master/ICP/matrix_pul/user/src/SPHDL100909.v,,A_buffer,,,,,,,,
e:/course/master/ICP/matrix_pul/user/src/SPHDL100909.v,1748444795,verilog,,e:/course/master/ICP/matrix_pul/user/src/X_buffer.v,,ST_SPHDL_1024x8m8_L;ST_SPHDL_1024x8m8_L_OPschlr;ST_SPHDL_1024x8m8_L_main;ST_SPHDL_2048x8m8_L;ST_SPHDL_2048x8m8_L_OPschlr;ST_SPHDL_2048x8m8_L_main,,,,,,,,
e:/course/master/ICP/matrix_pul/user/src/X_buffer.v,1748445671,verilog,,e:/course/master/ICP/matrix_pul/user/src/acc_ram.v,,X_buffer,,,,,,,,
e:/course/master/ICP/matrix_pul/user/src/acc_ram.v,1748444795,verilog,,e:/course/master/ICP/matrix_pul/user/src/top/acc_top.v,,acc_ram,,,,,,,,
e:/course/master/ICP/matrix_pul/user/src/clock_gate.v,1748444795,verilog,,e:/course/master/ICP/matrix_pul/user/src/controller.v,,clock_gate,,,,,,,,
e:/course/master/ICP/matrix_pul/user/src/controller.v,1748444795,verilog,,e:/course/master/ICP/matrix_pul/user/src/wb.v,,controller,,,,,,,,
e:/course/master/ICP/matrix_pul/user/src/top/acc_top.v,1748444882,verilog,,e:/course/master/ICP/matrix_pul/user/src/clock_gate.v,,acc_top,,,,,,,,
e:/course/master/ICP/matrix_pul/user/src/wb.v,1748444795,verilog,,e:/course/master/ICP/matrix_pul/user/sim/top_tb.v,,wb,,,,,,,,
