// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_polar_encode_Pipeline_VITIS_LOOP_119_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        lhs_V,
        lhs_V_1,
        lhs_V_2,
        lhs_V_3,
        lhs_V_4,
        lhs_V_5,
        lhs_V_6,
        lhs_V_7,
        lhs_V_8,
        lhs_V_9,
        lhs_V_10,
        lhs_V_11,
        lhs_V_12,
        lhs_V_13,
        lhs_V_14,
        lhs_V_15,
        lhs_V_16,
        lhs_V_17,
        lhs_V_18,
        lhs_V_19,
        lhs_V_20,
        lhs_V_21,
        lhs_V_22,
        lhs_V_23,
        lhs_V_24,
        lhs_V_25,
        lhs_V_26,
        lhs_V_27,
        lhs_V_28,
        lhs_V_29,
        lhs_V_30,
        lhs_V_31,
        lhs_V_32,
        lhs_V_33,
        lhs_V_34,
        lhs_V_35,
        lhs_V_36,
        lhs_V_37,
        lhs_V_38,
        lhs_V_39,
        lhs_V_40,
        lhs_V_41,
        lhs_V_42,
        lhs_V_43,
        lhs_V_44,
        lhs_V_45,
        lhs_V_46,
        lhs_V_47,
        lhs_V_48,
        lhs_V_49,
        lhs_V_50,
        lhs_V_51,
        lhs_V_52,
        lhs_V_53,
        lhs_V_54,
        lhs_V_55,
        lhs_V_56,
        lhs_V_57,
        lhs_V_58,
        lhs_V_59,
        lhs_V_60,
        lhs_V_61,
        lhs_V_62,
        lhs_V_63,
        dst_tmp_V_address0,
        dst_tmp_V_ce0,
        dst_tmp_V_we0,
        dst_tmp_V_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [0:0] lhs_V;
input  [0:0] lhs_V_1;
input  [0:0] lhs_V_2;
input  [0:0] lhs_V_3;
input  [0:0] lhs_V_4;
input  [0:0] lhs_V_5;
input  [0:0] lhs_V_6;
input  [0:0] lhs_V_7;
input  [0:0] lhs_V_8;
input  [0:0] lhs_V_9;
input  [0:0] lhs_V_10;
input  [0:0] lhs_V_11;
input  [0:0] lhs_V_12;
input  [0:0] lhs_V_13;
input  [0:0] lhs_V_14;
input  [0:0] lhs_V_15;
input  [0:0] lhs_V_16;
input  [0:0] lhs_V_17;
input  [0:0] lhs_V_18;
input  [0:0] lhs_V_19;
input  [0:0] lhs_V_20;
input  [0:0] lhs_V_21;
input  [0:0] lhs_V_22;
input  [0:0] lhs_V_23;
input  [0:0] lhs_V_24;
input  [0:0] lhs_V_25;
input  [0:0] lhs_V_26;
input  [0:0] lhs_V_27;
input  [0:0] lhs_V_28;
input  [0:0] lhs_V_29;
input  [0:0] lhs_V_30;
input  [0:0] lhs_V_31;
input  [0:0] lhs_V_32;
input  [0:0] lhs_V_33;
input  [0:0] lhs_V_34;
input  [0:0] lhs_V_35;
input  [0:0] lhs_V_36;
input  [0:0] lhs_V_37;
input  [0:0] lhs_V_38;
input  [0:0] lhs_V_39;
input  [0:0] lhs_V_40;
input  [0:0] lhs_V_41;
input  [0:0] lhs_V_42;
input  [0:0] lhs_V_43;
input  [0:0] lhs_V_44;
input  [0:0] lhs_V_45;
input  [0:0] lhs_V_46;
input  [0:0] lhs_V_47;
input  [0:0] lhs_V_48;
input  [0:0] lhs_V_49;
input  [0:0] lhs_V_50;
input  [0:0] lhs_V_51;
input  [0:0] lhs_V_52;
input  [0:0] lhs_V_53;
input  [0:0] lhs_V_54;
input  [0:0] lhs_V_55;
input  [0:0] lhs_V_56;
input  [0:0] lhs_V_57;
input  [0:0] lhs_V_58;
input  [0:0] lhs_V_59;
input  [0:0] lhs_V_60;
input  [0:0] lhs_V_61;
input  [0:0] lhs_V_62;
input  [0:0] lhs_V_63;
output  [5:0] dst_tmp_V_address0;
output   dst_tmp_V_ce0;
output   dst_tmp_V_we0;
output  [0:0] dst_tmp_V_d0;

reg ap_idle;
reg dst_tmp_V_ce0;
reg dst_tmp_V_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln119_fu_1527_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [5:0] polar_transform_0_address0;
reg    polar_transform_0_ce0;
wire   [0:0] polar_transform_0_q0;
wire   [5:0] polar_transform_1_address0;
reg    polar_transform_1_ce0;
wire   [0:0] polar_transform_1_q0;
wire   [5:0] polar_transform_2_address0;
reg    polar_transform_2_ce0;
wire   [0:0] polar_transform_2_q0;
wire   [5:0] polar_transform_3_address0;
reg    polar_transform_3_ce0;
wire   [0:0] polar_transform_3_q0;
wire   [5:0] polar_transform_4_address0;
reg    polar_transform_4_ce0;
wire   [0:0] polar_transform_4_q0;
wire   [5:0] polar_transform_5_address0;
reg    polar_transform_5_ce0;
wire   [0:0] polar_transform_5_q0;
wire   [5:0] polar_transform_6_address0;
reg    polar_transform_6_ce0;
wire   [0:0] polar_transform_6_q0;
wire   [5:0] polar_transform_7_address0;
reg    polar_transform_7_ce0;
wire   [0:0] polar_transform_7_q0;
wire   [5:0] polar_transform_8_address0;
reg    polar_transform_8_ce0;
wire   [0:0] polar_transform_8_q0;
wire   [5:0] polar_transform_9_address0;
reg    polar_transform_9_ce0;
wire   [0:0] polar_transform_9_q0;
wire   [5:0] polar_transform_10_address0;
reg    polar_transform_10_ce0;
wire   [0:0] polar_transform_10_q0;
wire   [5:0] polar_transform_11_address0;
reg    polar_transform_11_ce0;
wire   [0:0] polar_transform_11_q0;
wire   [5:0] polar_transform_12_address0;
reg    polar_transform_12_ce0;
wire   [0:0] polar_transform_12_q0;
wire   [5:0] polar_transform_13_address0;
reg    polar_transform_13_ce0;
wire   [0:0] polar_transform_13_q0;
wire   [5:0] polar_transform_14_address0;
reg    polar_transform_14_ce0;
wire   [0:0] polar_transform_14_q0;
wire   [5:0] polar_transform_15_address0;
reg    polar_transform_15_ce0;
wire   [0:0] polar_transform_15_q0;
wire   [5:0] polar_transform_16_address0;
reg    polar_transform_16_ce0;
wire   [0:0] polar_transform_16_q0;
wire   [5:0] polar_transform_17_address0;
reg    polar_transform_17_ce0;
wire   [0:0] polar_transform_17_q0;
wire   [5:0] polar_transform_18_address0;
reg    polar_transform_18_ce0;
wire   [0:0] polar_transform_18_q0;
wire   [5:0] polar_transform_19_address0;
reg    polar_transform_19_ce0;
wire   [0:0] polar_transform_19_q0;
wire   [5:0] polar_transform_20_address0;
reg    polar_transform_20_ce0;
wire   [0:0] polar_transform_20_q0;
wire   [5:0] polar_transform_21_address0;
reg    polar_transform_21_ce0;
wire   [0:0] polar_transform_21_q0;
wire   [5:0] polar_transform_22_address0;
reg    polar_transform_22_ce0;
wire   [0:0] polar_transform_22_q0;
wire   [5:0] polar_transform_23_address0;
reg    polar_transform_23_ce0;
wire   [0:0] polar_transform_23_q0;
wire   [5:0] polar_transform_24_address0;
reg    polar_transform_24_ce0;
wire   [0:0] polar_transform_24_q0;
wire   [5:0] polar_transform_25_address0;
reg    polar_transform_25_ce0;
wire   [0:0] polar_transform_25_q0;
wire   [5:0] polar_transform_26_address0;
reg    polar_transform_26_ce0;
wire   [0:0] polar_transform_26_q0;
wire   [5:0] polar_transform_27_address0;
reg    polar_transform_27_ce0;
wire   [0:0] polar_transform_27_q0;
wire   [5:0] polar_transform_28_address0;
reg    polar_transform_28_ce0;
wire   [0:0] polar_transform_28_q0;
wire   [5:0] polar_transform_29_address0;
reg    polar_transform_29_ce0;
wire   [0:0] polar_transform_29_q0;
wire   [5:0] polar_transform_30_address0;
reg    polar_transform_30_ce0;
wire   [0:0] polar_transform_30_q0;
wire   [5:0] polar_transform_31_address0;
reg    polar_transform_31_ce0;
wire   [0:0] polar_transform_31_q0;
wire   [5:0] polar_transform_32_address0;
reg    polar_transform_32_ce0;
wire   [0:0] polar_transform_32_q0;
wire   [5:0] polar_transform_33_address0;
reg    polar_transform_33_ce0;
wire   [0:0] polar_transform_33_q0;
wire   [5:0] polar_transform_34_address0;
reg    polar_transform_34_ce0;
wire   [0:0] polar_transform_34_q0;
wire   [5:0] polar_transform_35_address0;
reg    polar_transform_35_ce0;
wire   [0:0] polar_transform_35_q0;
wire   [5:0] polar_transform_36_address0;
reg    polar_transform_36_ce0;
wire   [0:0] polar_transform_36_q0;
wire   [5:0] polar_transform_37_address0;
reg    polar_transform_37_ce0;
wire   [0:0] polar_transform_37_q0;
wire   [5:0] polar_transform_38_address0;
reg    polar_transform_38_ce0;
wire   [0:0] polar_transform_38_q0;
wire   [5:0] polar_transform_39_address0;
reg    polar_transform_39_ce0;
wire   [0:0] polar_transform_39_q0;
wire   [5:0] polar_transform_40_address0;
reg    polar_transform_40_ce0;
wire   [0:0] polar_transform_40_q0;
wire   [5:0] polar_transform_41_address0;
reg    polar_transform_41_ce0;
wire   [0:0] polar_transform_41_q0;
wire   [5:0] polar_transform_42_address0;
reg    polar_transform_42_ce0;
wire   [0:0] polar_transform_42_q0;
wire   [5:0] polar_transform_43_address0;
reg    polar_transform_43_ce0;
wire   [0:0] polar_transform_43_q0;
wire   [5:0] polar_transform_44_address0;
reg    polar_transform_44_ce0;
wire   [0:0] polar_transform_44_q0;
wire   [5:0] polar_transform_45_address0;
reg    polar_transform_45_ce0;
wire   [0:0] polar_transform_45_q0;
wire   [5:0] polar_transform_46_address0;
reg    polar_transform_46_ce0;
wire   [0:0] polar_transform_46_q0;
wire   [5:0] polar_transform_47_address0;
reg    polar_transform_47_ce0;
wire   [0:0] polar_transform_47_q0;
wire   [5:0] polar_transform_48_address0;
reg    polar_transform_48_ce0;
wire   [0:0] polar_transform_48_q0;
wire   [5:0] polar_transform_49_address0;
reg    polar_transform_49_ce0;
wire   [0:0] polar_transform_49_q0;
wire   [5:0] polar_transform_50_address0;
reg    polar_transform_50_ce0;
wire   [0:0] polar_transform_50_q0;
wire   [5:0] polar_transform_51_address0;
reg    polar_transform_51_ce0;
wire   [0:0] polar_transform_51_q0;
wire   [5:0] polar_transform_52_address0;
reg    polar_transform_52_ce0;
wire   [0:0] polar_transform_52_q0;
wire   [5:0] polar_transform_53_address0;
reg    polar_transform_53_ce0;
wire   [0:0] polar_transform_53_q0;
wire   [5:0] polar_transform_54_address0;
reg    polar_transform_54_ce0;
wire   [0:0] polar_transform_54_q0;
wire   [5:0] polar_transform_55_address0;
reg    polar_transform_55_ce0;
wire   [0:0] polar_transform_55_q0;
wire   [5:0] polar_transform_56_address0;
reg    polar_transform_56_ce0;
wire   [0:0] polar_transform_56_q0;
wire   [5:0] polar_transform_57_address0;
reg    polar_transform_57_ce0;
wire   [0:0] polar_transform_57_q0;
wire   [5:0] polar_transform_58_address0;
reg    polar_transform_58_ce0;
wire   [0:0] polar_transform_58_q0;
wire   [5:0] polar_transform_59_address0;
reg    polar_transform_59_ce0;
wire   [0:0] polar_transform_59_q0;
wire   [5:0] polar_transform_60_address0;
reg    polar_transform_60_ce0;
wire   [0:0] polar_transform_60_q0;
wire   [5:0] polar_transform_61_address0;
reg    polar_transform_61_ce0;
wire   [0:0] polar_transform_61_q0;
wire   [5:0] polar_transform_62_address0;
reg    polar_transform_62_ce0;
wire   [0:0] polar_transform_62_q0;
wire   [5:0] polar_transform_63_address0;
reg    polar_transform_63_ce0;
wire   [0:0] polar_transform_63_q0;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln119_fu_1539_p1;
reg   [63:0] zext_ln119_reg_2641;
wire    ap_block_pp0_stage0;
reg   [6:0] j_1_fu_286;
wire   [6:0] add_ln119_fu_1533_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j;
wire   [0:0] ret_V_66_fu_1612_p2;
wire   [0:0] ret_V_fu_1617_p2;
wire   [0:0] ret_V_4_fu_1622_p2;
wire   [0:0] ret_V_5_fu_1627_p2;
wire   [0:0] xor_ln905_1_fu_1938_p2;
wire   [0:0] xor_ln905_fu_1932_p2;
wire   [0:0] ret_V_6_fu_1632_p2;
wire   [0:0] ret_V_7_fu_1637_p2;
wire   [0:0] ret_V_8_fu_1642_p2;
wire   [0:0] ret_V_9_fu_1647_p2;
wire   [0:0] xor_ln905_4_fu_1956_p2;
wire   [0:0] xor_ln905_3_fu_1950_p2;
wire   [0:0] xor_ln905_5_fu_1962_p2;
wire   [0:0] xor_ln905_2_fu_1944_p2;
wire   [0:0] ret_V_10_fu_1652_p2;
wire   [0:0] ret_V_11_fu_1657_p2;
wire   [0:0] ret_V_12_fu_1662_p2;
wire   [0:0] ret_V_13_fu_1667_p2;
wire   [0:0] xor_ln905_8_fu_1980_p2;
wire   [0:0] xor_ln905_7_fu_1974_p2;
wire   [0:0] ret_V_14_fu_1672_p2;
wire   [0:0] ret_V_15_fu_1677_p2;
wire   [0:0] ret_V_16_fu_1682_p2;
wire   [0:0] ret_V_17_fu_1687_p2;
wire   [0:0] xor_ln905_11_fu_1998_p2;
wire   [0:0] xor_ln905_10_fu_1992_p2;
wire   [0:0] xor_ln905_12_fu_2004_p2;
wire   [0:0] xor_ln905_9_fu_1986_p2;
wire   [0:0] xor_ln905_13_fu_2010_p2;
wire   [0:0] xor_ln905_6_fu_1968_p2;
wire   [0:0] ret_V_18_fu_1692_p2;
wire   [0:0] ret_V_19_fu_1697_p2;
wire   [0:0] ret_V_20_fu_1702_p2;
wire   [0:0] ret_V_21_fu_1707_p2;
wire   [0:0] xor_ln905_16_fu_2028_p2;
wire   [0:0] xor_ln905_15_fu_2022_p2;
wire   [0:0] ret_V_22_fu_1712_p2;
wire   [0:0] ret_V_23_fu_1717_p2;
wire   [0:0] ret_V_24_fu_1722_p2;
wire   [0:0] ret_V_25_fu_1727_p2;
wire   [0:0] xor_ln905_19_fu_2046_p2;
wire   [0:0] xor_ln905_18_fu_2040_p2;
wire   [0:0] xor_ln905_20_fu_2052_p2;
wire   [0:0] xor_ln905_17_fu_2034_p2;
wire   [0:0] ret_V_26_fu_1732_p2;
wire   [0:0] ret_V_27_fu_1737_p2;
wire   [0:0] ret_V_28_fu_1742_p2;
wire   [0:0] ret_V_29_fu_1747_p2;
wire   [0:0] xor_ln905_23_fu_2070_p2;
wire   [0:0] xor_ln905_22_fu_2064_p2;
wire   [0:0] ret_V_30_fu_1752_p2;
wire   [0:0] ret_V_31_fu_1757_p2;
wire   [0:0] ret_V_32_fu_1762_p2;
wire   [0:0] ret_V_33_fu_1767_p2;
wire   [0:0] xor_ln905_26_fu_2088_p2;
wire   [0:0] xor_ln905_25_fu_2082_p2;
wire   [0:0] xor_ln905_27_fu_2094_p2;
wire   [0:0] xor_ln905_24_fu_2076_p2;
wire   [0:0] xor_ln905_28_fu_2100_p2;
wire   [0:0] xor_ln905_21_fu_2058_p2;
wire   [0:0] xor_ln905_29_fu_2106_p2;
wire   [0:0] xor_ln905_14_fu_2016_p2;
wire   [0:0] ret_V_34_fu_1772_p2;
wire   [0:0] ret_V_35_fu_1777_p2;
wire   [0:0] ret_V_36_fu_1782_p2;
wire   [0:0] ret_V_37_fu_1787_p2;
wire   [0:0] xor_ln905_32_fu_2124_p2;
wire   [0:0] xor_ln905_31_fu_2118_p2;
wire   [0:0] ret_V_38_fu_1792_p2;
wire   [0:0] ret_V_39_fu_1797_p2;
wire   [0:0] ret_V_40_fu_1802_p2;
wire   [0:0] ret_V_41_fu_1807_p2;
wire   [0:0] xor_ln905_35_fu_2142_p2;
wire   [0:0] xor_ln905_34_fu_2136_p2;
wire   [0:0] xor_ln905_36_fu_2148_p2;
wire   [0:0] xor_ln905_33_fu_2130_p2;
wire   [0:0] ret_V_42_fu_1812_p2;
wire   [0:0] ret_V_43_fu_1817_p2;
wire   [0:0] ret_V_44_fu_1822_p2;
wire   [0:0] ret_V_45_fu_1827_p2;
wire   [0:0] xor_ln905_39_fu_2166_p2;
wire   [0:0] xor_ln905_38_fu_2160_p2;
wire   [0:0] ret_V_46_fu_1832_p2;
wire   [0:0] ret_V_47_fu_1837_p2;
wire   [0:0] ret_V_48_fu_1842_p2;
wire   [0:0] ret_V_49_fu_1847_p2;
wire   [0:0] xor_ln905_42_fu_2184_p2;
wire   [0:0] xor_ln905_41_fu_2178_p2;
wire   [0:0] xor_ln905_43_fu_2190_p2;
wire   [0:0] xor_ln905_40_fu_2172_p2;
wire   [0:0] xor_ln905_44_fu_2196_p2;
wire   [0:0] xor_ln905_37_fu_2154_p2;
wire   [0:0] ret_V_50_fu_1852_p2;
wire   [0:0] ret_V_51_fu_1857_p2;
wire   [0:0] ret_V_52_fu_1862_p2;
wire   [0:0] ret_V_53_fu_1867_p2;
wire   [0:0] xor_ln905_47_fu_2214_p2;
wire   [0:0] xor_ln905_46_fu_2208_p2;
wire   [0:0] ret_V_54_fu_1872_p2;
wire   [0:0] ret_V_55_fu_1877_p2;
wire   [0:0] ret_V_56_fu_1882_p2;
wire   [0:0] ret_V_57_fu_1887_p2;
wire   [0:0] xor_ln905_50_fu_2232_p2;
wire   [0:0] xor_ln905_49_fu_2226_p2;
wire   [0:0] xor_ln905_51_fu_2238_p2;
wire   [0:0] xor_ln905_48_fu_2220_p2;
wire   [0:0] ret_V_58_fu_1892_p2;
wire   [0:0] ret_V_59_fu_1897_p2;
wire   [0:0] ret_V_60_fu_1902_p2;
wire   [0:0] ret_V_61_fu_1907_p2;
wire   [0:0] xor_ln905_54_fu_2256_p2;
wire   [0:0] xor_ln905_53_fu_2250_p2;
wire   [0:0] ret_V_62_fu_1912_p2;
wire   [0:0] ret_V_63_fu_1917_p2;
wire   [0:0] ret_V_64_fu_1922_p2;
wire   [0:0] ret_V_65_fu_1927_p2;
wire   [0:0] xor_ln905_57_fu_2274_p2;
wire   [0:0] xor_ln905_56_fu_2268_p2;
wire   [0:0] xor_ln905_58_fu_2280_p2;
wire   [0:0] xor_ln905_55_fu_2262_p2;
wire   [0:0] xor_ln905_59_fu_2286_p2;
wire   [0:0] xor_ln905_52_fu_2244_p2;
wire   [0:0] xor_ln905_60_fu_2292_p2;
wire   [0:0] xor_ln905_45_fu_2202_p2;
wire   [0:0] xor_ln905_61_fu_2298_p2;
wire   [0:0] xor_ln905_30_fu_2112_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_0_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_0_address0),
    .ce0(polar_transform_0_ce0),
    .q0(polar_transform_0_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_1_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_1_address0),
    .ce0(polar_transform_1_ce0),
    .q0(polar_transform_1_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_2_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_2_address0),
    .ce0(polar_transform_2_ce0),
    .q0(polar_transform_2_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_3_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_3_address0),
    .ce0(polar_transform_3_ce0),
    .q0(polar_transform_3_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_4_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_4_address0),
    .ce0(polar_transform_4_ce0),
    .q0(polar_transform_4_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_5_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_5_address0),
    .ce0(polar_transform_5_ce0),
    .q0(polar_transform_5_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_6_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_6_address0),
    .ce0(polar_transform_6_ce0),
    .q0(polar_transform_6_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_7_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_7_address0),
    .ce0(polar_transform_7_ce0),
    .q0(polar_transform_7_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_8_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_8_address0),
    .ce0(polar_transform_8_ce0),
    .q0(polar_transform_8_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_9_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_9_address0),
    .ce0(polar_transform_9_ce0),
    .q0(polar_transform_9_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_10_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_10_address0),
    .ce0(polar_transform_10_ce0),
    .q0(polar_transform_10_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_11_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_11_address0),
    .ce0(polar_transform_11_ce0),
    .q0(polar_transform_11_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_12_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_12_address0),
    .ce0(polar_transform_12_ce0),
    .q0(polar_transform_12_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_13_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_13_address0),
    .ce0(polar_transform_13_ce0),
    .q0(polar_transform_13_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_14_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_14_address0),
    .ce0(polar_transform_14_ce0),
    .q0(polar_transform_14_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_15_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_15_address0),
    .ce0(polar_transform_15_ce0),
    .q0(polar_transform_15_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_16_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_16_address0),
    .ce0(polar_transform_16_ce0),
    .q0(polar_transform_16_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_17_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_17_address0),
    .ce0(polar_transform_17_ce0),
    .q0(polar_transform_17_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_18_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_18_address0),
    .ce0(polar_transform_18_ce0),
    .q0(polar_transform_18_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_19_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_19_address0),
    .ce0(polar_transform_19_ce0),
    .q0(polar_transform_19_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_20_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_20_address0),
    .ce0(polar_transform_20_ce0),
    .q0(polar_transform_20_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_21_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_21_address0),
    .ce0(polar_transform_21_ce0),
    .q0(polar_transform_21_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_22_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_22_address0),
    .ce0(polar_transform_22_ce0),
    .q0(polar_transform_22_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_23_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_23_address0),
    .ce0(polar_transform_23_ce0),
    .q0(polar_transform_23_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_24_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_24_address0),
    .ce0(polar_transform_24_ce0),
    .q0(polar_transform_24_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_25_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_25_address0),
    .ce0(polar_transform_25_ce0),
    .q0(polar_transform_25_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_26_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_26_address0),
    .ce0(polar_transform_26_ce0),
    .q0(polar_transform_26_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_27_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_27_address0),
    .ce0(polar_transform_27_ce0),
    .q0(polar_transform_27_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_28_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_28_address0),
    .ce0(polar_transform_28_ce0),
    .q0(polar_transform_28_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_29_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_29_address0),
    .ce0(polar_transform_29_ce0),
    .q0(polar_transform_29_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_30_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_30_address0),
    .ce0(polar_transform_30_ce0),
    .q0(polar_transform_30_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_31_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_31_address0),
    .ce0(polar_transform_31_ce0),
    .q0(polar_transform_31_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_32_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_32_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_32_address0),
    .ce0(polar_transform_32_ce0),
    .q0(polar_transform_32_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_33_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_33_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_33_address0),
    .ce0(polar_transform_33_ce0),
    .q0(polar_transform_33_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_34_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_34_address0),
    .ce0(polar_transform_34_ce0),
    .q0(polar_transform_34_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_35_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_35_address0),
    .ce0(polar_transform_35_ce0),
    .q0(polar_transform_35_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_36_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_36_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_36_address0),
    .ce0(polar_transform_36_ce0),
    .q0(polar_transform_36_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_37_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_37_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_37_address0),
    .ce0(polar_transform_37_ce0),
    .q0(polar_transform_37_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_38_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_38_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_38_address0),
    .ce0(polar_transform_38_ce0),
    .q0(polar_transform_38_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_39_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_39_address0),
    .ce0(polar_transform_39_ce0),
    .q0(polar_transform_39_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_40_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_40_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_40_address0),
    .ce0(polar_transform_40_ce0),
    .q0(polar_transform_40_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_41_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_41_address0),
    .ce0(polar_transform_41_ce0),
    .q0(polar_transform_41_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_42_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_42_address0),
    .ce0(polar_transform_42_ce0),
    .q0(polar_transform_42_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_43_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_43_address0),
    .ce0(polar_transform_43_ce0),
    .q0(polar_transform_43_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_44_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_44_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_44_address0),
    .ce0(polar_transform_44_ce0),
    .q0(polar_transform_44_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_45_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_45_address0),
    .ce0(polar_transform_45_ce0),
    .q0(polar_transform_45_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_46_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_46_address0),
    .ce0(polar_transform_46_ce0),
    .q0(polar_transform_46_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_47_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_47_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_47_address0),
    .ce0(polar_transform_47_ce0),
    .q0(polar_transform_47_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_48_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_48_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_48_address0),
    .ce0(polar_transform_48_ce0),
    .q0(polar_transform_48_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_49_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_49_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_49_address0),
    .ce0(polar_transform_49_ce0),
    .q0(polar_transform_49_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_50_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_50_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_50_address0),
    .ce0(polar_transform_50_ce0),
    .q0(polar_transform_50_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_51_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_51_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_51_address0),
    .ce0(polar_transform_51_ce0),
    .q0(polar_transform_51_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_52_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_52_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_52_address0),
    .ce0(polar_transform_52_ce0),
    .q0(polar_transform_52_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_53_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_53_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_53_address0),
    .ce0(polar_transform_53_ce0),
    .q0(polar_transform_53_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_54_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_54_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_54_address0),
    .ce0(polar_transform_54_ce0),
    .q0(polar_transform_54_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_55_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_55_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_55_address0),
    .ce0(polar_transform_55_ce0),
    .q0(polar_transform_55_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_56_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_56_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_56_address0),
    .ce0(polar_transform_56_ce0),
    .q0(polar_transform_56_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_57_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_57_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_57_address0),
    .ce0(polar_transform_57_ce0),
    .q0(polar_transform_57_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_58_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_58_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_58_address0),
    .ce0(polar_transform_58_ce0),
    .q0(polar_transform_58_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_59_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_59_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_59_address0),
    .ce0(polar_transform_59_ce0),
    .q0(polar_transform_59_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_60_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_60_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_60_address0),
    .ce0(polar_transform_60_ce0),
    .q0(polar_transform_60_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_61_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_61_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_61_address0),
    .ce0(polar_transform_61_ce0),
    .q0(polar_transform_61_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_62_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_62_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_62_address0),
    .ce0(polar_transform_62_ce0),
    .q0(polar_transform_62_q0)
);

top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_63_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
polar_transform_63_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(polar_transform_63_address0),
    .ce0(polar_transform_63_ce0),
    .q0(polar_transform_63_q0)
);

top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln119_fu_1527_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_1_fu_286 <= add_ln119_fu_1533_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_1_fu_286 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln119_fu_1527_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zext_ln119_reg_2641[6 : 0] <= zext_ln119_fu_1539_p1[6 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln119_fu_1527_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j = 7'd0;
    end else begin
        ap_sig_allocacmp_j = j_1_fu_286;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dst_tmp_V_ce0 = 1'b1;
    end else begin
        dst_tmp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dst_tmp_V_we0 = 1'b1;
    end else begin
        dst_tmp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_0_ce0 = 1'b1;
    end else begin
        polar_transform_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_10_ce0 = 1'b1;
    end else begin
        polar_transform_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_11_ce0 = 1'b1;
    end else begin
        polar_transform_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_12_ce0 = 1'b1;
    end else begin
        polar_transform_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_13_ce0 = 1'b1;
    end else begin
        polar_transform_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_14_ce0 = 1'b1;
    end else begin
        polar_transform_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_15_ce0 = 1'b1;
    end else begin
        polar_transform_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_16_ce0 = 1'b1;
    end else begin
        polar_transform_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_17_ce0 = 1'b1;
    end else begin
        polar_transform_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_18_ce0 = 1'b1;
    end else begin
        polar_transform_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_19_ce0 = 1'b1;
    end else begin
        polar_transform_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_1_ce0 = 1'b1;
    end else begin
        polar_transform_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_20_ce0 = 1'b1;
    end else begin
        polar_transform_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_21_ce0 = 1'b1;
    end else begin
        polar_transform_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_22_ce0 = 1'b1;
    end else begin
        polar_transform_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_23_ce0 = 1'b1;
    end else begin
        polar_transform_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_24_ce0 = 1'b1;
    end else begin
        polar_transform_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_25_ce0 = 1'b1;
    end else begin
        polar_transform_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_26_ce0 = 1'b1;
    end else begin
        polar_transform_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_27_ce0 = 1'b1;
    end else begin
        polar_transform_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_28_ce0 = 1'b1;
    end else begin
        polar_transform_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_29_ce0 = 1'b1;
    end else begin
        polar_transform_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_2_ce0 = 1'b1;
    end else begin
        polar_transform_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_30_ce0 = 1'b1;
    end else begin
        polar_transform_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_31_ce0 = 1'b1;
    end else begin
        polar_transform_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_32_ce0 = 1'b1;
    end else begin
        polar_transform_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_33_ce0 = 1'b1;
    end else begin
        polar_transform_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_34_ce0 = 1'b1;
    end else begin
        polar_transform_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_35_ce0 = 1'b1;
    end else begin
        polar_transform_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_36_ce0 = 1'b1;
    end else begin
        polar_transform_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_37_ce0 = 1'b1;
    end else begin
        polar_transform_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_38_ce0 = 1'b1;
    end else begin
        polar_transform_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_39_ce0 = 1'b1;
    end else begin
        polar_transform_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_3_ce0 = 1'b1;
    end else begin
        polar_transform_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_40_ce0 = 1'b1;
    end else begin
        polar_transform_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_41_ce0 = 1'b1;
    end else begin
        polar_transform_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_42_ce0 = 1'b1;
    end else begin
        polar_transform_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_43_ce0 = 1'b1;
    end else begin
        polar_transform_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_44_ce0 = 1'b1;
    end else begin
        polar_transform_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_45_ce0 = 1'b1;
    end else begin
        polar_transform_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_46_ce0 = 1'b1;
    end else begin
        polar_transform_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_47_ce0 = 1'b1;
    end else begin
        polar_transform_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_48_ce0 = 1'b1;
    end else begin
        polar_transform_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_49_ce0 = 1'b1;
    end else begin
        polar_transform_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_4_ce0 = 1'b1;
    end else begin
        polar_transform_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_50_ce0 = 1'b1;
    end else begin
        polar_transform_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_51_ce0 = 1'b1;
    end else begin
        polar_transform_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_52_ce0 = 1'b1;
    end else begin
        polar_transform_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_53_ce0 = 1'b1;
    end else begin
        polar_transform_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_54_ce0 = 1'b1;
    end else begin
        polar_transform_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_55_ce0 = 1'b1;
    end else begin
        polar_transform_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_56_ce0 = 1'b1;
    end else begin
        polar_transform_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_57_ce0 = 1'b1;
    end else begin
        polar_transform_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_58_ce0 = 1'b1;
    end else begin
        polar_transform_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_59_ce0 = 1'b1;
    end else begin
        polar_transform_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_5_ce0 = 1'b1;
    end else begin
        polar_transform_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_60_ce0 = 1'b1;
    end else begin
        polar_transform_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_61_ce0 = 1'b1;
    end else begin
        polar_transform_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_62_ce0 = 1'b1;
    end else begin
        polar_transform_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_63_ce0 = 1'b1;
    end else begin
        polar_transform_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_6_ce0 = 1'b1;
    end else begin
        polar_transform_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_7_ce0 = 1'b1;
    end else begin
        polar_transform_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_8_ce0 = 1'b1;
    end else begin
        polar_transform_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        polar_transform_9_ce0 = 1'b1;
    end else begin
        polar_transform_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln119_fu_1533_p2 = (ap_sig_allocacmp_j + 7'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign dst_tmp_V_address0 = zext_ln119_reg_2641;

assign dst_tmp_V_d0 = (xor_ln905_61_fu_2298_p2 ^ xor_ln905_30_fu_2112_p2);

assign icmp_ln119_fu_1527_p2 = ((ap_sig_allocacmp_j == 7'd64) ? 1'b1 : 1'b0);

assign polar_transform_0_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_10_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_11_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_12_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_13_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_14_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_15_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_16_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_17_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_18_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_19_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_1_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_20_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_21_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_22_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_23_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_24_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_25_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_26_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_27_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_28_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_29_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_2_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_30_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_31_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_32_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_33_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_34_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_35_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_36_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_37_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_38_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_39_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_3_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_40_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_41_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_42_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_43_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_44_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_45_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_46_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_47_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_48_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_49_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_4_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_50_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_51_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_52_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_53_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_54_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_55_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_56_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_57_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_58_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_59_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_5_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_60_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_61_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_62_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_63_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_6_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_7_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_8_address0 = zext_ln119_fu_1539_p1;

assign polar_transform_9_address0 = zext_ln119_fu_1539_p1;

assign ret_V_10_fu_1652_p2 = (polar_transform_8_q0 & lhs_V_8);

assign ret_V_11_fu_1657_p2 = (polar_transform_9_q0 & lhs_V_9);

assign ret_V_12_fu_1662_p2 = (polar_transform_10_q0 & lhs_V_10);

assign ret_V_13_fu_1667_p2 = (polar_transform_11_q0 & lhs_V_11);

assign ret_V_14_fu_1672_p2 = (polar_transform_12_q0 & lhs_V_12);

assign ret_V_15_fu_1677_p2 = (polar_transform_13_q0 & lhs_V_13);

assign ret_V_16_fu_1682_p2 = (polar_transform_14_q0 & lhs_V_14);

assign ret_V_17_fu_1687_p2 = (polar_transform_15_q0 & lhs_V_15);

assign ret_V_18_fu_1692_p2 = (polar_transform_16_q0 & lhs_V_16);

assign ret_V_19_fu_1697_p2 = (polar_transform_17_q0 & lhs_V_17);

assign ret_V_20_fu_1702_p2 = (polar_transform_18_q0 & lhs_V_18);

assign ret_V_21_fu_1707_p2 = (polar_transform_19_q0 & lhs_V_19);

assign ret_V_22_fu_1712_p2 = (polar_transform_20_q0 & lhs_V_20);

assign ret_V_23_fu_1717_p2 = (polar_transform_21_q0 & lhs_V_21);

assign ret_V_24_fu_1722_p2 = (polar_transform_22_q0 & lhs_V_22);

assign ret_V_25_fu_1727_p2 = (polar_transform_23_q0 & lhs_V_23);

assign ret_V_26_fu_1732_p2 = (polar_transform_24_q0 & lhs_V_24);

assign ret_V_27_fu_1737_p2 = (polar_transform_25_q0 & lhs_V_25);

assign ret_V_28_fu_1742_p2 = (polar_transform_26_q0 & lhs_V_26);

assign ret_V_29_fu_1747_p2 = (polar_transform_27_q0 & lhs_V_27);

assign ret_V_30_fu_1752_p2 = (polar_transform_28_q0 & lhs_V_28);

assign ret_V_31_fu_1757_p2 = (polar_transform_29_q0 & lhs_V_29);

assign ret_V_32_fu_1762_p2 = (polar_transform_30_q0 & lhs_V_30);

assign ret_V_33_fu_1767_p2 = (polar_transform_31_q0 & lhs_V_31);

assign ret_V_34_fu_1772_p2 = (polar_transform_32_q0 & lhs_V_32);

assign ret_V_35_fu_1777_p2 = (polar_transform_33_q0 & lhs_V_33);

assign ret_V_36_fu_1782_p2 = (polar_transform_34_q0 & lhs_V_34);

assign ret_V_37_fu_1787_p2 = (polar_transform_35_q0 & lhs_V_35);

assign ret_V_38_fu_1792_p2 = (polar_transform_36_q0 & lhs_V_36);

assign ret_V_39_fu_1797_p2 = (polar_transform_37_q0 & lhs_V_37);

assign ret_V_40_fu_1802_p2 = (polar_transform_38_q0 & lhs_V_38);

assign ret_V_41_fu_1807_p2 = (polar_transform_39_q0 & lhs_V_39);

assign ret_V_42_fu_1812_p2 = (polar_transform_40_q0 & lhs_V_40);

assign ret_V_43_fu_1817_p2 = (polar_transform_41_q0 & lhs_V_41);

assign ret_V_44_fu_1822_p2 = (polar_transform_42_q0 & lhs_V_42);

assign ret_V_45_fu_1827_p2 = (polar_transform_43_q0 & lhs_V_43);

assign ret_V_46_fu_1832_p2 = (polar_transform_44_q0 & lhs_V_44);

assign ret_V_47_fu_1837_p2 = (polar_transform_45_q0 & lhs_V_45);

assign ret_V_48_fu_1842_p2 = (polar_transform_46_q0 & lhs_V_46);

assign ret_V_49_fu_1847_p2 = (polar_transform_47_q0 & lhs_V_47);

assign ret_V_4_fu_1622_p2 = (polar_transform_2_q0 & lhs_V_2);

assign ret_V_50_fu_1852_p2 = (polar_transform_48_q0 & lhs_V_48);

assign ret_V_51_fu_1857_p2 = (polar_transform_49_q0 & lhs_V_49);

assign ret_V_52_fu_1862_p2 = (polar_transform_50_q0 & lhs_V_50);

assign ret_V_53_fu_1867_p2 = (polar_transform_51_q0 & lhs_V_51);

assign ret_V_54_fu_1872_p2 = (polar_transform_52_q0 & lhs_V_52);

assign ret_V_55_fu_1877_p2 = (polar_transform_53_q0 & lhs_V_53);

assign ret_V_56_fu_1882_p2 = (polar_transform_54_q0 & lhs_V_54);

assign ret_V_57_fu_1887_p2 = (polar_transform_55_q0 & lhs_V_55);

assign ret_V_58_fu_1892_p2 = (polar_transform_56_q0 & lhs_V_56);

assign ret_V_59_fu_1897_p2 = (polar_transform_57_q0 & lhs_V_57);

assign ret_V_5_fu_1627_p2 = (polar_transform_3_q0 & lhs_V_3);

assign ret_V_60_fu_1902_p2 = (polar_transform_58_q0 & lhs_V_58);

assign ret_V_61_fu_1907_p2 = (polar_transform_59_q0 & lhs_V_59);

assign ret_V_62_fu_1912_p2 = (polar_transform_60_q0 & lhs_V_60);

assign ret_V_63_fu_1917_p2 = (polar_transform_61_q0 & lhs_V_61);

assign ret_V_64_fu_1922_p2 = (polar_transform_62_q0 & lhs_V_62);

assign ret_V_65_fu_1927_p2 = (polar_transform_63_q0 & lhs_V_63);

assign ret_V_66_fu_1612_p2 = (polar_transform_0_q0 & lhs_V);

assign ret_V_6_fu_1632_p2 = (polar_transform_4_q0 & lhs_V_4);

assign ret_V_7_fu_1637_p2 = (polar_transform_5_q0 & lhs_V_5);

assign ret_V_8_fu_1642_p2 = (polar_transform_6_q0 & lhs_V_6);

assign ret_V_9_fu_1647_p2 = (polar_transform_7_q0 & lhs_V_7);

assign ret_V_fu_1617_p2 = (polar_transform_1_q0 & lhs_V_1);

assign xor_ln905_10_fu_1992_p2 = (ret_V_15_fu_1677_p2 ^ ret_V_14_fu_1672_p2);

assign xor_ln905_11_fu_1998_p2 = (ret_V_17_fu_1687_p2 ^ ret_V_16_fu_1682_p2);

assign xor_ln905_12_fu_2004_p2 = (xor_ln905_11_fu_1998_p2 ^ xor_ln905_10_fu_1992_p2);

assign xor_ln905_13_fu_2010_p2 = (xor_ln905_9_fu_1986_p2 ^ xor_ln905_12_fu_2004_p2);

assign xor_ln905_14_fu_2016_p2 = (xor_ln905_6_fu_1968_p2 ^ xor_ln905_13_fu_2010_p2);

assign xor_ln905_15_fu_2022_p2 = (ret_V_19_fu_1697_p2 ^ ret_V_18_fu_1692_p2);

assign xor_ln905_16_fu_2028_p2 = (ret_V_21_fu_1707_p2 ^ ret_V_20_fu_1702_p2);

assign xor_ln905_17_fu_2034_p2 = (xor_ln905_16_fu_2028_p2 ^ xor_ln905_15_fu_2022_p2);

assign xor_ln905_18_fu_2040_p2 = (ret_V_23_fu_1717_p2 ^ ret_V_22_fu_1712_p2);

assign xor_ln905_19_fu_2046_p2 = (ret_V_25_fu_1727_p2 ^ ret_V_24_fu_1722_p2);

assign xor_ln905_1_fu_1938_p2 = (ret_V_5_fu_1627_p2 ^ ret_V_4_fu_1622_p2);

assign xor_ln905_20_fu_2052_p2 = (xor_ln905_19_fu_2046_p2 ^ xor_ln905_18_fu_2040_p2);

assign xor_ln905_21_fu_2058_p2 = (xor_ln905_20_fu_2052_p2 ^ xor_ln905_17_fu_2034_p2);

assign xor_ln905_22_fu_2064_p2 = (ret_V_27_fu_1737_p2 ^ ret_V_26_fu_1732_p2);

assign xor_ln905_23_fu_2070_p2 = (ret_V_29_fu_1747_p2 ^ ret_V_28_fu_1742_p2);

assign xor_ln905_24_fu_2076_p2 = (xor_ln905_23_fu_2070_p2 ^ xor_ln905_22_fu_2064_p2);

assign xor_ln905_25_fu_2082_p2 = (ret_V_31_fu_1757_p2 ^ ret_V_30_fu_1752_p2);

assign xor_ln905_26_fu_2088_p2 = (ret_V_33_fu_1767_p2 ^ ret_V_32_fu_1762_p2);

assign xor_ln905_27_fu_2094_p2 = (xor_ln905_26_fu_2088_p2 ^ xor_ln905_25_fu_2082_p2);

assign xor_ln905_28_fu_2100_p2 = (xor_ln905_27_fu_2094_p2 ^ xor_ln905_24_fu_2076_p2);

assign xor_ln905_29_fu_2106_p2 = (xor_ln905_28_fu_2100_p2 ^ xor_ln905_21_fu_2058_p2);

assign xor_ln905_2_fu_1944_p2 = (xor_ln905_fu_1932_p2 ^ xor_ln905_1_fu_1938_p2);

assign xor_ln905_30_fu_2112_p2 = (xor_ln905_29_fu_2106_p2 ^ xor_ln905_14_fu_2016_p2);

assign xor_ln905_31_fu_2118_p2 = (ret_V_35_fu_1777_p2 ^ ret_V_34_fu_1772_p2);

assign xor_ln905_32_fu_2124_p2 = (ret_V_37_fu_1787_p2 ^ ret_V_36_fu_1782_p2);

assign xor_ln905_33_fu_2130_p2 = (xor_ln905_32_fu_2124_p2 ^ xor_ln905_31_fu_2118_p2);

assign xor_ln905_34_fu_2136_p2 = (ret_V_39_fu_1797_p2 ^ ret_V_38_fu_1792_p2);

assign xor_ln905_35_fu_2142_p2 = (ret_V_41_fu_1807_p2 ^ ret_V_40_fu_1802_p2);

assign xor_ln905_36_fu_2148_p2 = (xor_ln905_35_fu_2142_p2 ^ xor_ln905_34_fu_2136_p2);

assign xor_ln905_37_fu_2154_p2 = (xor_ln905_36_fu_2148_p2 ^ xor_ln905_33_fu_2130_p2);

assign xor_ln905_38_fu_2160_p2 = (ret_V_43_fu_1817_p2 ^ ret_V_42_fu_1812_p2);

assign xor_ln905_39_fu_2166_p2 = (ret_V_45_fu_1827_p2 ^ ret_V_44_fu_1822_p2);

assign xor_ln905_3_fu_1950_p2 = (ret_V_7_fu_1637_p2 ^ ret_V_6_fu_1632_p2);

assign xor_ln905_40_fu_2172_p2 = (xor_ln905_39_fu_2166_p2 ^ xor_ln905_38_fu_2160_p2);

assign xor_ln905_41_fu_2178_p2 = (ret_V_47_fu_1837_p2 ^ ret_V_46_fu_1832_p2);

assign xor_ln905_42_fu_2184_p2 = (ret_V_49_fu_1847_p2 ^ ret_V_48_fu_1842_p2);

assign xor_ln905_43_fu_2190_p2 = (xor_ln905_42_fu_2184_p2 ^ xor_ln905_41_fu_2178_p2);

assign xor_ln905_44_fu_2196_p2 = (xor_ln905_43_fu_2190_p2 ^ xor_ln905_40_fu_2172_p2);

assign xor_ln905_45_fu_2202_p2 = (xor_ln905_44_fu_2196_p2 ^ xor_ln905_37_fu_2154_p2);

assign xor_ln905_46_fu_2208_p2 = (ret_V_51_fu_1857_p2 ^ ret_V_50_fu_1852_p2);

assign xor_ln905_47_fu_2214_p2 = (ret_V_53_fu_1867_p2 ^ ret_V_52_fu_1862_p2);

assign xor_ln905_48_fu_2220_p2 = (xor_ln905_47_fu_2214_p2 ^ xor_ln905_46_fu_2208_p2);

assign xor_ln905_49_fu_2226_p2 = (ret_V_55_fu_1877_p2 ^ ret_V_54_fu_1872_p2);

assign xor_ln905_4_fu_1956_p2 = (ret_V_9_fu_1647_p2 ^ ret_V_8_fu_1642_p2);

assign xor_ln905_50_fu_2232_p2 = (ret_V_57_fu_1887_p2 ^ ret_V_56_fu_1882_p2);

assign xor_ln905_51_fu_2238_p2 = (xor_ln905_50_fu_2232_p2 ^ xor_ln905_49_fu_2226_p2);

assign xor_ln905_52_fu_2244_p2 = (xor_ln905_51_fu_2238_p2 ^ xor_ln905_48_fu_2220_p2);

assign xor_ln905_53_fu_2250_p2 = (ret_V_59_fu_1897_p2 ^ ret_V_58_fu_1892_p2);

assign xor_ln905_54_fu_2256_p2 = (ret_V_61_fu_1907_p2 ^ ret_V_60_fu_1902_p2);

assign xor_ln905_55_fu_2262_p2 = (xor_ln905_54_fu_2256_p2 ^ xor_ln905_53_fu_2250_p2);

assign xor_ln905_56_fu_2268_p2 = (ret_V_63_fu_1917_p2 ^ ret_V_62_fu_1912_p2);

assign xor_ln905_57_fu_2274_p2 = (ret_V_65_fu_1927_p2 ^ ret_V_64_fu_1922_p2);

assign xor_ln905_58_fu_2280_p2 = (xor_ln905_57_fu_2274_p2 ^ xor_ln905_56_fu_2268_p2);

assign xor_ln905_59_fu_2286_p2 = (xor_ln905_58_fu_2280_p2 ^ xor_ln905_55_fu_2262_p2);

assign xor_ln905_5_fu_1962_p2 = (xor_ln905_4_fu_1956_p2 ^ xor_ln905_3_fu_1950_p2);

assign xor_ln905_60_fu_2292_p2 = (xor_ln905_59_fu_2286_p2 ^ xor_ln905_52_fu_2244_p2);

assign xor_ln905_61_fu_2298_p2 = (xor_ln905_60_fu_2292_p2 ^ xor_ln905_45_fu_2202_p2);

assign xor_ln905_6_fu_1968_p2 = (xor_ln905_5_fu_1962_p2 ^ xor_ln905_2_fu_1944_p2);

assign xor_ln905_7_fu_1974_p2 = (ret_V_11_fu_1657_p2 ^ ret_V_10_fu_1652_p2);

assign xor_ln905_8_fu_1980_p2 = (ret_V_13_fu_1667_p2 ^ ret_V_12_fu_1662_p2);

assign xor_ln905_9_fu_1986_p2 = (xor_ln905_8_fu_1980_p2 ^ xor_ln905_7_fu_1974_p2);

assign xor_ln905_fu_1932_p2 = (ret_V_fu_1617_p2 ^ ret_V_66_fu_1612_p2);

assign zext_ln119_fu_1539_p1 = ap_sig_allocacmp_j;

always @ (posedge ap_clk) begin
    zext_ln119_reg_2641[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
end

endmodule //top_polar_encode_Pipeline_VITIS_LOOP_119_3
