Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Mar 28 15:17:39 2023
| Host         : yavin running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  966         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (564)
6. checking no_output_delay (292)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (564)
--------------------------------
 There are 564 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (292)
---------------------------------
 There are 292 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.637        0.000                      0                12493        0.134        0.000                      0                12493       24.500        0.000                       0                  3905  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             13.637        0.000                      0                12493        0.134        0.000                      0                12493       24.500        0.000                       0                  3905  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack       13.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.637ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_11_reg_6075_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        36.388ns  (logic 12.905ns (35.465%)  route 23.483ns (64.535%))
  Logic Levels:           43  (CARRY4=22 LUT2=3 LUT3=9 LUT4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X62Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_11_reg_6075_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_11_reg_6075_reg[22]/Q
                         net (fo=131, routed)         4.895     6.386    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U37/dout__237_0[5]
    SLICE_X31Y0          LUT6 (Prop_lut6_I2_O)        0.124     6.510 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U37/dout__204_i_2__8/O
                         net (fo=1, routed)           0.471     6.981    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__249_i_3__8_0[2]
    SLICE_X31Y1          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     7.419 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__204/O[3]
                         net (fo=2, routed)           0.991     8.410    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__204_n_4
    SLICE_X29Y1          LUT2 (Prop_lut2_I1_O)        0.334     8.744 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_i_4__8/O
                         net (fo=2, routed)           0.322     9.066    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_i_4__8_n_0
    SLICE_X28Y2          LUT3 (Prop_lut3_I2_O)        0.326     9.392 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_i_8__8/O
                         net (fo=1, routed)           0.000     9.392    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_i_8__8_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.639 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250/O[0]
                         net (fo=2, routed)           0.949    10.588    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_n_7
    SLICE_X25Y2          LUT2 (Prop_lut2_I0_O)        0.327    10.915 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259_i_3__8/O
                         net (fo=2, routed)           0.658    11.573    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259_i_3__8_n_0
    SLICE_X24Y2          LUT3 (Prop_lut3_I2_O)        0.332    11.905 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259_i_7__8/O
                         net (fo=1, routed)           0.000    11.905    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259_i_7__8_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.485 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259/O[2]
                         net (fo=1, routed)           0.890    13.376    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_876
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.550    13.926 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U22/dout_carry__1_i_5/O[2]
                         net (fo=1, routed)           0.566    14.491    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__2_0[2]
    SLICE_X12Y6          LUT2 (Prop_lut2_I1_O)        0.302    14.793 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1_i_1__32/O
                         net (fo=1, routed)           0.000    14.793    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1_i_1__32_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.169 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.169    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.388 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__2/O[0]
                         net (fo=2, routed)           0.749    16.137    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_81_reg_6313_reg[11]_i_98_0[0]
    SLICE_X17Y7          LUT3 (Prop_lut3_I1_O)        0.295    16.432 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222[31]_i_16/O
                         net (fo=2, routed)           0.674    17.106    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222[31]_i_16_n_0
    SLICE_X16Y9          LUT4 (Prop_lut4_I3_O)        0.124    17.230 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222[31]_i_20/O
                         net (fo=1, routed)           0.000    17.230    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222[31]_i_20_n_0
    SLICE_X16Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.808 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222_reg[31]_i_10/O[2]
                         net (fo=2, routed)           1.903    19.711    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222_reg[31][2]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.301    20.012 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_2/O
                         net (fo=2, routed)           0.460    20.472    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_2_n_0
    SLICE_X38Y15         LUT4 (Prop_lut4_I0_O)        0.124    20.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_6/O
                         net (fo=1, routed)           0.000    20.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_6_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.972 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.972    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222_reg[31]_i_1_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.295 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_81_reg_6313_reg[11]_i_50/O[1]
                         net (fo=4, routed)           1.607    22.901    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313_reg[11]_i_24_0[1]
    SLICE_X19Y5          LUT3 (Prop_lut3_I2_O)        0.306    23.207 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313[11]_i_38/O
                         net (fo=2, routed)           0.440    23.647    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313[11]_i_38_n_0
    SLICE_X19Y7          LUT4 (Prop_lut4_I0_O)        0.124    23.771 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313[11]_i_41/O
                         net (fo=1, routed)           0.000    23.771    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313[11]_i_41_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    24.019 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313_reg[11]_i_24/O[2]
                         net (fo=3, routed)           0.611    24.630    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_2704
    SLICE_X18Y5          LUT3 (Prop_lut3_I1_O)        0.302    24.932 r  bd_0_i/hls_inst/inst/add_ln1236_81_reg_6313[7]_i_22/O
                         net (fo=3, routed)           0.863    25.796    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[7]_i_13_0
    SLICE_X18Y5          LUT5 (Prop_lut5_I1_O)        0.124    25.920 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313[7]_i_15/O
                         net (fo=2, routed)           0.757    26.677    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313[7]_i_15_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.062 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.062    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[7]_i_13_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.176 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.176    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[11]_i_13_n_0
    SLICE_X17Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.510 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[15]_i_13/O[1]
                         net (fo=3, routed)           1.326    28.836    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/zext_ln1236_27_fu_1889_p1[8]
    SLICE_X27Y12         LUT3 (Prop_lut3_I1_O)        0.303    29.139 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_11/O
                         net (fo=2, routed)           0.815    29.954    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_11_n_0
    SLICE_X29Y12         LUT5 (Prop_lut5_I1_O)        0.154    30.108 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_3/O
                         net (fo=2, routed)           0.501    30.609    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_3_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.327    30.936 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_7/O
                         net (fo=1, routed)           0.000    30.936    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_7_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.334 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.334    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[11]_i_1_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.448 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.448    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[15]_i_1_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.562 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.562    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[19]_i_1_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    31.797 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[23]_i_1/O[0]
                         net (fo=3, routed)           1.025    32.822    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_14_0[20]
    SLICE_X41Y16         LUT3 (Prop_lut3_I2_O)        0.299    33.121 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_68/O
                         net (fo=2, routed)           0.580    33.701    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_68_n_0
    SLICE_X36Y16         LUT4 (Prop_lut4_I3_O)        0.124    33.825 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_72/O
                         net (fo=1, routed)           0.000    33.825    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_72_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.358 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.358    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.681 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_26/O[1]
                         net (fo=2, routed)           0.840    35.521    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_5_0[1]
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.306    35.827 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_19/O
                         net (fo=2, routed)           0.590    36.417    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_19_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I3_O)        0.124    36.541 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_23/O
                         net (fo=1, routed)           0.000    36.541    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_23_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    36.921 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.921    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_5_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.038 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.038    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_2_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.361 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_1/O[1]
                         net (fo=1, routed)           0.000    37.361    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/l1_11_fu_2117_p2[33]
    SLICE_X30Y20         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924    50.924    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X30Y20         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[1]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X30Y20         FDRE (Setup_fdre_C_D)        0.109    50.998    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[1]
  -------------------------------------------------------------------
                         required time                         50.998    
                         arrival time                         -37.361    
  -------------------------------------------------------------------
                         slack                                 13.637    

Slack (MET) :             13.721ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_11_reg_6075_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        36.304ns  (logic 12.821ns (35.316%)  route 23.483ns (64.684%))
  Logic Levels:           43  (CARRY4=22 LUT2=3 LUT3=9 LUT4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X62Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_11_reg_6075_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_11_reg_6075_reg[22]/Q
                         net (fo=131, routed)         4.895     6.386    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U37/dout__237_0[5]
    SLICE_X31Y0          LUT6 (Prop_lut6_I2_O)        0.124     6.510 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U37/dout__204_i_2__8/O
                         net (fo=1, routed)           0.471     6.981    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__249_i_3__8_0[2]
    SLICE_X31Y1          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     7.419 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__204/O[3]
                         net (fo=2, routed)           0.991     8.410    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__204_n_4
    SLICE_X29Y1          LUT2 (Prop_lut2_I1_O)        0.334     8.744 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_i_4__8/O
                         net (fo=2, routed)           0.322     9.066    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_i_4__8_n_0
    SLICE_X28Y2          LUT3 (Prop_lut3_I2_O)        0.326     9.392 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_i_8__8/O
                         net (fo=1, routed)           0.000     9.392    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_i_8__8_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.639 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250/O[0]
                         net (fo=2, routed)           0.949    10.588    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_n_7
    SLICE_X25Y2          LUT2 (Prop_lut2_I0_O)        0.327    10.915 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259_i_3__8/O
                         net (fo=2, routed)           0.658    11.573    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259_i_3__8_n_0
    SLICE_X24Y2          LUT3 (Prop_lut3_I2_O)        0.332    11.905 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259_i_7__8/O
                         net (fo=1, routed)           0.000    11.905    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259_i_7__8_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.485 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259/O[2]
                         net (fo=1, routed)           0.890    13.376    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_876
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.550    13.926 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U22/dout_carry__1_i_5/O[2]
                         net (fo=1, routed)           0.566    14.491    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__2_0[2]
    SLICE_X12Y6          LUT2 (Prop_lut2_I1_O)        0.302    14.793 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1_i_1__32/O
                         net (fo=1, routed)           0.000    14.793    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1_i_1__32_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.169 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.169    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.388 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__2/O[0]
                         net (fo=2, routed)           0.749    16.137    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_81_reg_6313_reg[11]_i_98_0[0]
    SLICE_X17Y7          LUT3 (Prop_lut3_I1_O)        0.295    16.432 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222[31]_i_16/O
                         net (fo=2, routed)           0.674    17.106    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222[31]_i_16_n_0
    SLICE_X16Y9          LUT4 (Prop_lut4_I3_O)        0.124    17.230 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222[31]_i_20/O
                         net (fo=1, routed)           0.000    17.230    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222[31]_i_20_n_0
    SLICE_X16Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.808 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222_reg[31]_i_10/O[2]
                         net (fo=2, routed)           1.903    19.711    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222_reg[31][2]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.301    20.012 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_2/O
                         net (fo=2, routed)           0.460    20.472    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_2_n_0
    SLICE_X38Y15         LUT4 (Prop_lut4_I0_O)        0.124    20.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_6/O
                         net (fo=1, routed)           0.000    20.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_6_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.972 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.972    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222_reg[31]_i_1_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.295 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_81_reg_6313_reg[11]_i_50/O[1]
                         net (fo=4, routed)           1.607    22.901    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313_reg[11]_i_24_0[1]
    SLICE_X19Y5          LUT3 (Prop_lut3_I2_O)        0.306    23.207 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313[11]_i_38/O
                         net (fo=2, routed)           0.440    23.647    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313[11]_i_38_n_0
    SLICE_X19Y7          LUT4 (Prop_lut4_I0_O)        0.124    23.771 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313[11]_i_41/O
                         net (fo=1, routed)           0.000    23.771    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313[11]_i_41_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    24.019 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313_reg[11]_i_24/O[2]
                         net (fo=3, routed)           0.611    24.630    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_2704
    SLICE_X18Y5          LUT3 (Prop_lut3_I1_O)        0.302    24.932 r  bd_0_i/hls_inst/inst/add_ln1236_81_reg_6313[7]_i_22/O
                         net (fo=3, routed)           0.863    25.796    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[7]_i_13_0
    SLICE_X18Y5          LUT5 (Prop_lut5_I1_O)        0.124    25.920 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313[7]_i_15/O
                         net (fo=2, routed)           0.757    26.677    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313[7]_i_15_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.062 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.062    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[7]_i_13_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.176 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.176    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[11]_i_13_n_0
    SLICE_X17Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.510 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[15]_i_13/O[1]
                         net (fo=3, routed)           1.326    28.836    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/zext_ln1236_27_fu_1889_p1[8]
    SLICE_X27Y12         LUT3 (Prop_lut3_I1_O)        0.303    29.139 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_11/O
                         net (fo=2, routed)           0.815    29.954    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_11_n_0
    SLICE_X29Y12         LUT5 (Prop_lut5_I1_O)        0.154    30.108 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_3/O
                         net (fo=2, routed)           0.501    30.609    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_3_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.327    30.936 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_7/O
                         net (fo=1, routed)           0.000    30.936    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_7_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.334 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.334    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[11]_i_1_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.448 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.448    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[15]_i_1_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.562 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.562    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[19]_i_1_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    31.797 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[23]_i_1/O[0]
                         net (fo=3, routed)           1.025    32.822    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_14_0[20]
    SLICE_X41Y16         LUT3 (Prop_lut3_I2_O)        0.299    33.121 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_68/O
                         net (fo=2, routed)           0.580    33.701    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_68_n_0
    SLICE_X36Y16         LUT4 (Prop_lut4_I3_O)        0.124    33.825 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_72/O
                         net (fo=1, routed)           0.000    33.825    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_72_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.358 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.358    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.681 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_26/O[1]
                         net (fo=2, routed)           0.840    35.521    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_5_0[1]
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.306    35.827 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_19/O
                         net (fo=2, routed)           0.590    36.417    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_19_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I3_O)        0.124    36.541 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_23/O
                         net (fo=1, routed)           0.000    36.541    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_23_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    36.921 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.921    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_5_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.038 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.038    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_2_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.277 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_1/O[2]
                         net (fo=1, routed)           0.000    37.277    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/l1_11_fu_2117_p2[34]
    SLICE_X30Y20         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924    50.924    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X30Y20         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[2]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X30Y20         FDRE (Setup_fdre_C_D)        0.109    50.998    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[2]
  -------------------------------------------------------------------
                         required time                         50.998    
                         arrival time                         -37.277    
  -------------------------------------------------------------------
                         slack                                 13.721    

Slack (MET) :             13.741ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_11_reg_6075_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        36.284ns  (logic 12.801ns (35.280%)  route 23.483ns (64.720%))
  Logic Levels:           43  (CARRY4=22 LUT2=3 LUT3=9 LUT4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X62Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_11_reg_6075_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_11_reg_6075_reg[22]/Q
                         net (fo=131, routed)         4.895     6.386    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U37/dout__237_0[5]
    SLICE_X31Y0          LUT6 (Prop_lut6_I2_O)        0.124     6.510 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U37/dout__204_i_2__8/O
                         net (fo=1, routed)           0.471     6.981    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__249_i_3__8_0[2]
    SLICE_X31Y1          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     7.419 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__204/O[3]
                         net (fo=2, routed)           0.991     8.410    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__204_n_4
    SLICE_X29Y1          LUT2 (Prop_lut2_I1_O)        0.334     8.744 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_i_4__8/O
                         net (fo=2, routed)           0.322     9.066    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_i_4__8_n_0
    SLICE_X28Y2          LUT3 (Prop_lut3_I2_O)        0.326     9.392 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_i_8__8/O
                         net (fo=1, routed)           0.000     9.392    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_i_8__8_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.639 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250/O[0]
                         net (fo=2, routed)           0.949    10.588    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_n_7
    SLICE_X25Y2          LUT2 (Prop_lut2_I0_O)        0.327    10.915 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259_i_3__8/O
                         net (fo=2, routed)           0.658    11.573    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259_i_3__8_n_0
    SLICE_X24Y2          LUT3 (Prop_lut3_I2_O)        0.332    11.905 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259_i_7__8/O
                         net (fo=1, routed)           0.000    11.905    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259_i_7__8_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.485 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259/O[2]
                         net (fo=1, routed)           0.890    13.376    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_876
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.550    13.926 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U22/dout_carry__1_i_5/O[2]
                         net (fo=1, routed)           0.566    14.491    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__2_0[2]
    SLICE_X12Y6          LUT2 (Prop_lut2_I1_O)        0.302    14.793 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1_i_1__32/O
                         net (fo=1, routed)           0.000    14.793    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1_i_1__32_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.169 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.169    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.388 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__2/O[0]
                         net (fo=2, routed)           0.749    16.137    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_81_reg_6313_reg[11]_i_98_0[0]
    SLICE_X17Y7          LUT3 (Prop_lut3_I1_O)        0.295    16.432 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222[31]_i_16/O
                         net (fo=2, routed)           0.674    17.106    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222[31]_i_16_n_0
    SLICE_X16Y9          LUT4 (Prop_lut4_I3_O)        0.124    17.230 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222[31]_i_20/O
                         net (fo=1, routed)           0.000    17.230    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222[31]_i_20_n_0
    SLICE_X16Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.808 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222_reg[31]_i_10/O[2]
                         net (fo=2, routed)           1.903    19.711    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222_reg[31][2]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.301    20.012 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_2/O
                         net (fo=2, routed)           0.460    20.472    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_2_n_0
    SLICE_X38Y15         LUT4 (Prop_lut4_I0_O)        0.124    20.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_6/O
                         net (fo=1, routed)           0.000    20.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_6_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.972 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.972    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222_reg[31]_i_1_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.295 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_81_reg_6313_reg[11]_i_50/O[1]
                         net (fo=4, routed)           1.607    22.901    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313_reg[11]_i_24_0[1]
    SLICE_X19Y5          LUT3 (Prop_lut3_I2_O)        0.306    23.207 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313[11]_i_38/O
                         net (fo=2, routed)           0.440    23.647    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313[11]_i_38_n_0
    SLICE_X19Y7          LUT4 (Prop_lut4_I0_O)        0.124    23.771 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313[11]_i_41/O
                         net (fo=1, routed)           0.000    23.771    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313[11]_i_41_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    24.019 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313_reg[11]_i_24/O[2]
                         net (fo=3, routed)           0.611    24.630    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_2704
    SLICE_X18Y5          LUT3 (Prop_lut3_I1_O)        0.302    24.932 r  bd_0_i/hls_inst/inst/add_ln1236_81_reg_6313[7]_i_22/O
                         net (fo=3, routed)           0.863    25.796    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[7]_i_13_0
    SLICE_X18Y5          LUT5 (Prop_lut5_I1_O)        0.124    25.920 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313[7]_i_15/O
                         net (fo=2, routed)           0.757    26.677    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313[7]_i_15_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.062 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.062    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[7]_i_13_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.176 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.176    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[11]_i_13_n_0
    SLICE_X17Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.510 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[15]_i_13/O[1]
                         net (fo=3, routed)           1.326    28.836    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/zext_ln1236_27_fu_1889_p1[8]
    SLICE_X27Y12         LUT3 (Prop_lut3_I1_O)        0.303    29.139 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_11/O
                         net (fo=2, routed)           0.815    29.954    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_11_n_0
    SLICE_X29Y12         LUT5 (Prop_lut5_I1_O)        0.154    30.108 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_3/O
                         net (fo=2, routed)           0.501    30.609    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_3_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.327    30.936 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_7/O
                         net (fo=1, routed)           0.000    30.936    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_7_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.334 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.334    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[11]_i_1_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.448 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.448    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[15]_i_1_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.562 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.562    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[19]_i_1_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    31.797 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[23]_i_1/O[0]
                         net (fo=3, routed)           1.025    32.822    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_14_0[20]
    SLICE_X41Y16         LUT3 (Prop_lut3_I2_O)        0.299    33.121 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_68/O
                         net (fo=2, routed)           0.580    33.701    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_68_n_0
    SLICE_X36Y16         LUT4 (Prop_lut4_I3_O)        0.124    33.825 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_72/O
                         net (fo=1, routed)           0.000    33.825    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_72_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.358 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.358    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.681 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_26/O[1]
                         net (fo=2, routed)           0.840    35.521    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_5_0[1]
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.306    35.827 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_19/O
                         net (fo=2, routed)           0.590    36.417    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_19_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I3_O)        0.124    36.541 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_23/O
                         net (fo=1, routed)           0.000    36.541    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_23_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    36.921 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.921    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_5_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.038 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.038    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_2_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.257 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_1/O[0]
                         net (fo=1, routed)           0.000    37.257    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/l1_11_fu_2117_p2[32]
    SLICE_X30Y20         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924    50.924    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X30Y20         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[0]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X30Y20         FDRE (Setup_fdre_C_D)        0.109    50.998    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[0]
  -------------------------------------------------------------------
                         required time                         50.998    
                         arrival time                         -37.257    
  -------------------------------------------------------------------
                         slack                                 13.741    

Slack (MET) :             15.328ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        34.650ns  (logic 11.822ns (34.118%)  route 22.828ns (65.882%))
  Logic Levels:           38  (CARRY4=25 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/ap_clk
    SLICE_X73Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/Q
                         net (fo=180, routed)         7.177     8.606    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/mul_32ns_25s_57_1_1_U47/dout__2[8]
    SLICE_X61Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.730 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout__206_i_2__14/O
                         net (fo=2, routed)           0.676     9.406    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/tmp_6_reg_6012_reg[22]_rep_1[2]
    SLICE_X58Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.530 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout__206_i_6__14/O
                         net (fo=1, routed)           0.000     9.530    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__251_i_3__14_1[2]
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.910 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__206/CO[3]
                         net (fo=1, routed)           0.000     9.910    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__206_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.225 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__207/O[3]
                         net (fo=2, routed)           1.097    11.322    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__207_n_4
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.332    11.654 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_4__14/O
                         net (fo=2, routed)           0.822    12.476    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_4__14_n_0
    SLICE_X57Y100        LUT4 (Prop_lut4_I3_O)        0.332    12.808 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_8__14/O
                         net (fo=1, routed)           0.000    12.808    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_8__14_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.355 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253/O[2]
                         net (fo=2, routed)           0.582    13.937    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_n_5
    SLICE_X60Y100        LUT2 (Prop_lut2_I0_O)        0.331    14.268 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_1__14/O
                         net (fo=2, routed)           0.690    14.957    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_1__14_n_0
    SLICE_X60Y100        LUT3 (Prop_lut3_I2_O)        0.327    15.284 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_5__14/O
                         net (fo=1, routed)           0.000    15.284    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_5__14_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.685 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262/CO[3]
                         net (fo=1, routed)           0.000    15.685    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.019 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__263/O[1]
                         net (fo=1, routed)           0.605    16.624    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_1283
    SLICE_X63Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    17.477 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.477    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__4_i_6_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.699 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_6/O[0]
                         net (fo=2, routed)           0.710    18.409    bd_0_i/hls_inst/inst/PCIN__14[28]
    SLICE_X59Y101        LUT2 (Prop_lut2_I0_O)        0.299    18.708 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_7/O
                         net (fo=1, routed)           0.000    18.708    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.109 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.109    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_5_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.443 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_5/O[1]
                         net (fo=1, routed)           3.449    22.892    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__10_0[13]
    SLICE_X93Y48         LUT2 (Prop_lut2_I1_O)        0.303    23.195 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_1__46/O
                         net (fo=1, routed)           0.000    23.195    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_1__46_n_0
    SLICE_X93Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6/CO[3]
                         net (fo=1, routed)           0.000    23.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.818 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__7/O[0]
                         net (fo=6, routed)           1.951    25.769    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__0_3[15]
    SLICE_X102Y45        LUT6 (Prop_lut6_I0_O)        0.299    26.068 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_18/O
                         net (fo=2, routed)           0.655    26.723    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_18_n_0
    SLICE_X98Y45         LUT5 (Prop_lut5_I0_O)        0.124    26.847 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_22/O
                         net (fo=1, routed)           0.000    26.847    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_22_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.380 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.380    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[23]_i_13_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.599 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[27]_i_13/O[0]
                         net (fo=3, routed)           2.283    29.882    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/zext_ln1236_12_fu_1150_p1[20]
    SLICE_X83Y21         LUT3 (Prop_lut3_I0_O)        0.295    30.177 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_12/O
                         net (fo=2, routed)           0.679    30.855    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_12_n_0
    SLICE_X83Y21         LUT5 (Prop_lut5_I1_O)        0.152    31.007 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_4/O
                         net (fo=2, routed)           0.793    31.800    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_4_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    32.515 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.515    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[23]_i_1_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.629 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.629    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[27]_i_1_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.743 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.743    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[31]_i_1_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    33.091 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/tmp_7_reg_6187_reg[2]_i_1/O[1]
                         net (fo=2, routed)           0.652    33.743    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3][1]
    SLICE_X79Y19         LUT2 (Prop_lut2_I1_O)        0.303    34.046 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197[3]_i_3/O
                         net (fo=1, routed)           0.000    34.046    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197[3]_i_3_n_0
    SLICE_X79Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3]_i_1_n_0
    SLICE_X79Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.710 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.710    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[7]_i_1_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.824 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.824    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[11]_i_1_n_0
    SLICE_X79Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.938 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.938    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[15]_i_1_n_0
    SLICE_X79Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.052 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.052    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[19]_i_1_n_0
    SLICE_X79Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.166 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.009    35.175    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[23]_i_1_n_0
    SLICE_X79Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.289 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.289    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[27]_i_1_n_0
    SLICE_X79Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.623 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    35.623    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_fu_1374_p2[29]
    SLICE_X79Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924    50.924    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X79Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[29]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X79Y26         FDRE (Setup_fdre_C_D)        0.062    50.951    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[29]
  -------------------------------------------------------------------
                         required time                         50.951    
                         arrival time                         -35.623    
  -------------------------------------------------------------------
                         slack                                 15.328    

Slack (MET) :             15.349ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        34.629ns  (logic 11.801ns (34.078%)  route 22.828ns (65.922%))
  Logic Levels:           38  (CARRY4=25 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/ap_clk
    SLICE_X73Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/Q
                         net (fo=180, routed)         7.177     8.606    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/mul_32ns_25s_57_1_1_U47/dout__2[8]
    SLICE_X61Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.730 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout__206_i_2__14/O
                         net (fo=2, routed)           0.676     9.406    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/tmp_6_reg_6012_reg[22]_rep_1[2]
    SLICE_X58Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.530 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout__206_i_6__14/O
                         net (fo=1, routed)           0.000     9.530    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__251_i_3__14_1[2]
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.910 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__206/CO[3]
                         net (fo=1, routed)           0.000     9.910    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__206_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.225 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__207/O[3]
                         net (fo=2, routed)           1.097    11.322    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__207_n_4
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.332    11.654 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_4__14/O
                         net (fo=2, routed)           0.822    12.476    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_4__14_n_0
    SLICE_X57Y100        LUT4 (Prop_lut4_I3_O)        0.332    12.808 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_8__14/O
                         net (fo=1, routed)           0.000    12.808    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_8__14_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.355 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253/O[2]
                         net (fo=2, routed)           0.582    13.937    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_n_5
    SLICE_X60Y100        LUT2 (Prop_lut2_I0_O)        0.331    14.268 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_1__14/O
                         net (fo=2, routed)           0.690    14.957    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_1__14_n_0
    SLICE_X60Y100        LUT3 (Prop_lut3_I2_O)        0.327    15.284 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_5__14/O
                         net (fo=1, routed)           0.000    15.284    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_5__14_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.685 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262/CO[3]
                         net (fo=1, routed)           0.000    15.685    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.019 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__263/O[1]
                         net (fo=1, routed)           0.605    16.624    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_1283
    SLICE_X63Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    17.477 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.477    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__4_i_6_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.699 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_6/O[0]
                         net (fo=2, routed)           0.710    18.409    bd_0_i/hls_inst/inst/PCIN__14[28]
    SLICE_X59Y101        LUT2 (Prop_lut2_I0_O)        0.299    18.708 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_7/O
                         net (fo=1, routed)           0.000    18.708    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.109 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.109    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_5_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.443 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_5/O[1]
                         net (fo=1, routed)           3.449    22.892    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__10_0[13]
    SLICE_X93Y48         LUT2 (Prop_lut2_I1_O)        0.303    23.195 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_1__46/O
                         net (fo=1, routed)           0.000    23.195    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_1__46_n_0
    SLICE_X93Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6/CO[3]
                         net (fo=1, routed)           0.000    23.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.818 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__7/O[0]
                         net (fo=6, routed)           1.951    25.769    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__0_3[15]
    SLICE_X102Y45        LUT6 (Prop_lut6_I0_O)        0.299    26.068 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_18/O
                         net (fo=2, routed)           0.655    26.723    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_18_n_0
    SLICE_X98Y45         LUT5 (Prop_lut5_I0_O)        0.124    26.847 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_22/O
                         net (fo=1, routed)           0.000    26.847    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_22_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.380 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.380    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[23]_i_13_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.599 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[27]_i_13/O[0]
                         net (fo=3, routed)           2.283    29.882    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/zext_ln1236_12_fu_1150_p1[20]
    SLICE_X83Y21         LUT3 (Prop_lut3_I0_O)        0.295    30.177 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_12/O
                         net (fo=2, routed)           0.679    30.855    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_12_n_0
    SLICE_X83Y21         LUT5 (Prop_lut5_I1_O)        0.152    31.007 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_4/O
                         net (fo=2, routed)           0.793    31.800    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_4_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    32.515 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.515    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[23]_i_1_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.629 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.629    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[27]_i_1_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.743 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.743    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[31]_i_1_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    33.091 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/tmp_7_reg_6187_reg[2]_i_1/O[1]
                         net (fo=2, routed)           0.652    33.743    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3][1]
    SLICE_X79Y19         LUT2 (Prop_lut2_I1_O)        0.303    34.046 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197[3]_i_3/O
                         net (fo=1, routed)           0.000    34.046    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197[3]_i_3_n_0
    SLICE_X79Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3]_i_1_n_0
    SLICE_X79Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.710 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.710    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[7]_i_1_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.824 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.824    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[11]_i_1_n_0
    SLICE_X79Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.938 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.938    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[15]_i_1_n_0
    SLICE_X79Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.052 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.052    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[19]_i_1_n_0
    SLICE_X79Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.166 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.009    35.175    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[23]_i_1_n_0
    SLICE_X79Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.289 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.289    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[27]_i_1_n_0
    SLICE_X79Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.602 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    35.602    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_fu_1374_p2[31]
    SLICE_X79Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924    50.924    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X79Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[31]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X79Y26         FDRE (Setup_fdre_C_D)        0.062    50.951    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[31]
  -------------------------------------------------------------------
                         required time                         50.951    
                         arrival time                         -35.602    
  -------------------------------------------------------------------
                         slack                                 15.349    

Slack (MET) :             15.423ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        34.555ns  (logic 11.727ns (33.937%)  route 22.828ns (66.063%))
  Logic Levels:           38  (CARRY4=25 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/ap_clk
    SLICE_X73Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/Q
                         net (fo=180, routed)         7.177     8.606    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/mul_32ns_25s_57_1_1_U47/dout__2[8]
    SLICE_X61Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.730 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout__206_i_2__14/O
                         net (fo=2, routed)           0.676     9.406    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/tmp_6_reg_6012_reg[22]_rep_1[2]
    SLICE_X58Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.530 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout__206_i_6__14/O
                         net (fo=1, routed)           0.000     9.530    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__251_i_3__14_1[2]
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.910 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__206/CO[3]
                         net (fo=1, routed)           0.000     9.910    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__206_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.225 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__207/O[3]
                         net (fo=2, routed)           1.097    11.322    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__207_n_4
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.332    11.654 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_4__14/O
                         net (fo=2, routed)           0.822    12.476    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_4__14_n_0
    SLICE_X57Y100        LUT4 (Prop_lut4_I3_O)        0.332    12.808 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_8__14/O
                         net (fo=1, routed)           0.000    12.808    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_8__14_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.355 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253/O[2]
                         net (fo=2, routed)           0.582    13.937    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_n_5
    SLICE_X60Y100        LUT2 (Prop_lut2_I0_O)        0.331    14.268 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_1__14/O
                         net (fo=2, routed)           0.690    14.957    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_1__14_n_0
    SLICE_X60Y100        LUT3 (Prop_lut3_I2_O)        0.327    15.284 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_5__14/O
                         net (fo=1, routed)           0.000    15.284    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_5__14_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.685 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262/CO[3]
                         net (fo=1, routed)           0.000    15.685    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.019 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__263/O[1]
                         net (fo=1, routed)           0.605    16.624    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_1283
    SLICE_X63Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    17.477 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.477    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__4_i_6_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.699 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_6/O[0]
                         net (fo=2, routed)           0.710    18.409    bd_0_i/hls_inst/inst/PCIN__14[28]
    SLICE_X59Y101        LUT2 (Prop_lut2_I0_O)        0.299    18.708 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_7/O
                         net (fo=1, routed)           0.000    18.708    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.109 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.109    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_5_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.443 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_5/O[1]
                         net (fo=1, routed)           3.449    22.892    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__10_0[13]
    SLICE_X93Y48         LUT2 (Prop_lut2_I1_O)        0.303    23.195 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_1__46/O
                         net (fo=1, routed)           0.000    23.195    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_1__46_n_0
    SLICE_X93Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6/CO[3]
                         net (fo=1, routed)           0.000    23.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.818 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__7/O[0]
                         net (fo=6, routed)           1.951    25.769    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__0_3[15]
    SLICE_X102Y45        LUT6 (Prop_lut6_I0_O)        0.299    26.068 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_18/O
                         net (fo=2, routed)           0.655    26.723    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_18_n_0
    SLICE_X98Y45         LUT5 (Prop_lut5_I0_O)        0.124    26.847 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_22/O
                         net (fo=1, routed)           0.000    26.847    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_22_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.380 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.380    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[23]_i_13_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.599 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[27]_i_13/O[0]
                         net (fo=3, routed)           2.283    29.882    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/zext_ln1236_12_fu_1150_p1[20]
    SLICE_X83Y21         LUT3 (Prop_lut3_I0_O)        0.295    30.177 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_12/O
                         net (fo=2, routed)           0.679    30.855    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_12_n_0
    SLICE_X83Y21         LUT5 (Prop_lut5_I1_O)        0.152    31.007 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_4/O
                         net (fo=2, routed)           0.793    31.800    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_4_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    32.515 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.515    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[23]_i_1_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.629 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.629    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[27]_i_1_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.743 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.743    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[31]_i_1_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    33.091 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/tmp_7_reg_6187_reg[2]_i_1/O[1]
                         net (fo=2, routed)           0.652    33.743    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3][1]
    SLICE_X79Y19         LUT2 (Prop_lut2_I1_O)        0.303    34.046 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197[3]_i_3/O
                         net (fo=1, routed)           0.000    34.046    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197[3]_i_3_n_0
    SLICE_X79Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3]_i_1_n_0
    SLICE_X79Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.710 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.710    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[7]_i_1_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.824 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.824    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[11]_i_1_n_0
    SLICE_X79Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.938 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.938    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[15]_i_1_n_0
    SLICE_X79Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.052 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.052    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[19]_i_1_n_0
    SLICE_X79Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.166 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.009    35.175    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[23]_i_1_n_0
    SLICE_X79Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.289 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.289    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[27]_i_1_n_0
    SLICE_X79Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.528 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    35.528    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_fu_1374_p2[30]
    SLICE_X79Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924    50.924    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X79Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[30]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X79Y26         FDRE (Setup_fdre_C_D)        0.062    50.951    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[30]
  -------------------------------------------------------------------
                         required time                         50.951    
                         arrival time                         -35.528    
  -------------------------------------------------------------------
                         slack                                 15.423    

Slack (MET) :             15.439ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        34.539ns  (logic 11.711ns (33.907%)  route 22.828ns (66.093%))
  Logic Levels:           38  (CARRY4=25 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/ap_clk
    SLICE_X73Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/Q
                         net (fo=180, routed)         7.177     8.606    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/mul_32ns_25s_57_1_1_U47/dout__2[8]
    SLICE_X61Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.730 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout__206_i_2__14/O
                         net (fo=2, routed)           0.676     9.406    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/tmp_6_reg_6012_reg[22]_rep_1[2]
    SLICE_X58Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.530 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout__206_i_6__14/O
                         net (fo=1, routed)           0.000     9.530    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__251_i_3__14_1[2]
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.910 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__206/CO[3]
                         net (fo=1, routed)           0.000     9.910    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__206_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.225 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__207/O[3]
                         net (fo=2, routed)           1.097    11.322    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__207_n_4
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.332    11.654 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_4__14/O
                         net (fo=2, routed)           0.822    12.476    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_4__14_n_0
    SLICE_X57Y100        LUT4 (Prop_lut4_I3_O)        0.332    12.808 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_8__14/O
                         net (fo=1, routed)           0.000    12.808    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_8__14_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.355 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253/O[2]
                         net (fo=2, routed)           0.582    13.937    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_n_5
    SLICE_X60Y100        LUT2 (Prop_lut2_I0_O)        0.331    14.268 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_1__14/O
                         net (fo=2, routed)           0.690    14.957    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_1__14_n_0
    SLICE_X60Y100        LUT3 (Prop_lut3_I2_O)        0.327    15.284 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_5__14/O
                         net (fo=1, routed)           0.000    15.284    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_5__14_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.685 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262/CO[3]
                         net (fo=1, routed)           0.000    15.685    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.019 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__263/O[1]
                         net (fo=1, routed)           0.605    16.624    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_1283
    SLICE_X63Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    17.477 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.477    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__4_i_6_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.699 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_6/O[0]
                         net (fo=2, routed)           0.710    18.409    bd_0_i/hls_inst/inst/PCIN__14[28]
    SLICE_X59Y101        LUT2 (Prop_lut2_I0_O)        0.299    18.708 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_7/O
                         net (fo=1, routed)           0.000    18.708    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.109 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.109    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_5_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.443 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_5/O[1]
                         net (fo=1, routed)           3.449    22.892    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__10_0[13]
    SLICE_X93Y48         LUT2 (Prop_lut2_I1_O)        0.303    23.195 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_1__46/O
                         net (fo=1, routed)           0.000    23.195    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_1__46_n_0
    SLICE_X93Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6/CO[3]
                         net (fo=1, routed)           0.000    23.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.818 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__7/O[0]
                         net (fo=6, routed)           1.951    25.769    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__0_3[15]
    SLICE_X102Y45        LUT6 (Prop_lut6_I0_O)        0.299    26.068 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_18/O
                         net (fo=2, routed)           0.655    26.723    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_18_n_0
    SLICE_X98Y45         LUT5 (Prop_lut5_I0_O)        0.124    26.847 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_22/O
                         net (fo=1, routed)           0.000    26.847    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_22_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.380 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.380    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[23]_i_13_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.599 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[27]_i_13/O[0]
                         net (fo=3, routed)           2.283    29.882    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/zext_ln1236_12_fu_1150_p1[20]
    SLICE_X83Y21         LUT3 (Prop_lut3_I0_O)        0.295    30.177 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_12/O
                         net (fo=2, routed)           0.679    30.855    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_12_n_0
    SLICE_X83Y21         LUT5 (Prop_lut5_I1_O)        0.152    31.007 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_4/O
                         net (fo=2, routed)           0.793    31.800    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_4_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    32.515 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.515    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[23]_i_1_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.629 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.629    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[27]_i_1_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.743 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.743    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[31]_i_1_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    33.091 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/tmp_7_reg_6187_reg[2]_i_1/O[1]
                         net (fo=2, routed)           0.652    33.743    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3][1]
    SLICE_X79Y19         LUT2 (Prop_lut2_I1_O)        0.303    34.046 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197[3]_i_3/O
                         net (fo=1, routed)           0.000    34.046    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197[3]_i_3_n_0
    SLICE_X79Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3]_i_1_n_0
    SLICE_X79Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.710 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.710    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[7]_i_1_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.824 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.824    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[11]_i_1_n_0
    SLICE_X79Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.938 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.938    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[15]_i_1_n_0
    SLICE_X79Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.052 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.052    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[19]_i_1_n_0
    SLICE_X79Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.166 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.009    35.175    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[23]_i_1_n_0
    SLICE_X79Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.289 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.289    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[27]_i_1_n_0
    SLICE_X79Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    35.512 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    35.512    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_fu_1374_p2[28]
    SLICE_X79Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924    50.924    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X79Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[28]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X79Y26         FDRE (Setup_fdre_C_D)        0.062    50.951    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[28]
  -------------------------------------------------------------------
                         required time                         50.951    
                         arrival time                         -35.512    
  -------------------------------------------------------------------
                         slack                                 15.439    

Slack (MET) :             15.442ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        34.536ns  (logic 11.708ns (33.901%)  route 22.828ns (66.099%))
  Logic Levels:           37  (CARRY4=24 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/ap_clk
    SLICE_X73Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/Q
                         net (fo=180, routed)         7.177     8.606    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/mul_32ns_25s_57_1_1_U47/dout__2[8]
    SLICE_X61Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.730 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout__206_i_2__14/O
                         net (fo=2, routed)           0.676     9.406    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/tmp_6_reg_6012_reg[22]_rep_1[2]
    SLICE_X58Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.530 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout__206_i_6__14/O
                         net (fo=1, routed)           0.000     9.530    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__251_i_3__14_1[2]
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.910 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__206/CO[3]
                         net (fo=1, routed)           0.000     9.910    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__206_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.225 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__207/O[3]
                         net (fo=2, routed)           1.097    11.322    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__207_n_4
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.332    11.654 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_4__14/O
                         net (fo=2, routed)           0.822    12.476    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_4__14_n_0
    SLICE_X57Y100        LUT4 (Prop_lut4_I3_O)        0.332    12.808 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_8__14/O
                         net (fo=1, routed)           0.000    12.808    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_8__14_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.355 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253/O[2]
                         net (fo=2, routed)           0.582    13.937    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_n_5
    SLICE_X60Y100        LUT2 (Prop_lut2_I0_O)        0.331    14.268 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_1__14/O
                         net (fo=2, routed)           0.690    14.957    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_1__14_n_0
    SLICE_X60Y100        LUT3 (Prop_lut3_I2_O)        0.327    15.284 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_5__14/O
                         net (fo=1, routed)           0.000    15.284    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_5__14_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.685 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262/CO[3]
                         net (fo=1, routed)           0.000    15.685    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.019 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__263/O[1]
                         net (fo=1, routed)           0.605    16.624    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_1283
    SLICE_X63Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    17.477 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.477    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__4_i_6_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.699 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_6/O[0]
                         net (fo=2, routed)           0.710    18.409    bd_0_i/hls_inst/inst/PCIN__14[28]
    SLICE_X59Y101        LUT2 (Prop_lut2_I0_O)        0.299    18.708 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_7/O
                         net (fo=1, routed)           0.000    18.708    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.109 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.109    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_5_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.443 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_5/O[1]
                         net (fo=1, routed)           3.449    22.892    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__10_0[13]
    SLICE_X93Y48         LUT2 (Prop_lut2_I1_O)        0.303    23.195 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_1__46/O
                         net (fo=1, routed)           0.000    23.195    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_1__46_n_0
    SLICE_X93Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6/CO[3]
                         net (fo=1, routed)           0.000    23.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.818 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__7/O[0]
                         net (fo=6, routed)           1.951    25.769    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__0_3[15]
    SLICE_X102Y45        LUT6 (Prop_lut6_I0_O)        0.299    26.068 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_18/O
                         net (fo=2, routed)           0.655    26.723    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_18_n_0
    SLICE_X98Y45         LUT5 (Prop_lut5_I0_O)        0.124    26.847 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_22/O
                         net (fo=1, routed)           0.000    26.847    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_22_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.380 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.380    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[23]_i_13_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.599 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[27]_i_13/O[0]
                         net (fo=3, routed)           2.283    29.882    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/zext_ln1236_12_fu_1150_p1[20]
    SLICE_X83Y21         LUT3 (Prop_lut3_I0_O)        0.295    30.177 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_12/O
                         net (fo=2, routed)           0.679    30.855    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_12_n_0
    SLICE_X83Y21         LUT5 (Prop_lut5_I1_O)        0.152    31.007 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_4/O
                         net (fo=2, routed)           0.793    31.800    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_4_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    32.515 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.515    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[23]_i_1_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.629 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.629    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[27]_i_1_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.743 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.743    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[31]_i_1_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    33.091 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/tmp_7_reg_6187_reg[2]_i_1/O[1]
                         net (fo=2, routed)           0.652    33.743    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3][1]
    SLICE_X79Y19         LUT2 (Prop_lut2_I1_O)        0.303    34.046 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197[3]_i_3/O
                         net (fo=1, routed)           0.000    34.046    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197[3]_i_3_n_0
    SLICE_X79Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3]_i_1_n_0
    SLICE_X79Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.710 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.710    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[7]_i_1_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.824 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.824    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[11]_i_1_n_0
    SLICE_X79Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.938 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.938    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[15]_i_1_n_0
    SLICE_X79Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.052 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.052    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[19]_i_1_n_0
    SLICE_X79Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.166 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.009    35.175    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[23]_i_1_n_0
    SLICE_X79Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.509 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    35.509    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_fu_1374_p2[25]
    SLICE_X79Y25         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924    50.924    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X79Y25         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[25]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X79Y25         FDRE (Setup_fdre_C_D)        0.062    50.951    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[25]
  -------------------------------------------------------------------
                         required time                         50.951    
                         arrival time                         -35.509    
  -------------------------------------------------------------------
                         slack                                 15.442    

Slack (MET) :             15.463ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        34.515ns  (logic 11.687ns (33.861%)  route 22.828ns (66.139%))
  Logic Levels:           37  (CARRY4=24 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/ap_clk
    SLICE_X73Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/Q
                         net (fo=180, routed)         7.177     8.606    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/mul_32ns_25s_57_1_1_U47/dout__2[8]
    SLICE_X61Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.730 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout__206_i_2__14/O
                         net (fo=2, routed)           0.676     9.406    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/tmp_6_reg_6012_reg[22]_rep_1[2]
    SLICE_X58Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.530 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout__206_i_6__14/O
                         net (fo=1, routed)           0.000     9.530    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__251_i_3__14_1[2]
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.910 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__206/CO[3]
                         net (fo=1, routed)           0.000     9.910    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__206_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.225 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__207/O[3]
                         net (fo=2, routed)           1.097    11.322    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__207_n_4
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.332    11.654 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_4__14/O
                         net (fo=2, routed)           0.822    12.476    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_4__14_n_0
    SLICE_X57Y100        LUT4 (Prop_lut4_I3_O)        0.332    12.808 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_8__14/O
                         net (fo=1, routed)           0.000    12.808    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_8__14_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.355 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253/O[2]
                         net (fo=2, routed)           0.582    13.937    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_n_5
    SLICE_X60Y100        LUT2 (Prop_lut2_I0_O)        0.331    14.268 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_1__14/O
                         net (fo=2, routed)           0.690    14.957    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_1__14_n_0
    SLICE_X60Y100        LUT3 (Prop_lut3_I2_O)        0.327    15.284 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_5__14/O
                         net (fo=1, routed)           0.000    15.284    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_5__14_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.685 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262/CO[3]
                         net (fo=1, routed)           0.000    15.685    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.019 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__263/O[1]
                         net (fo=1, routed)           0.605    16.624    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_1283
    SLICE_X63Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    17.477 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.477    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__4_i_6_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.699 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_6/O[0]
                         net (fo=2, routed)           0.710    18.409    bd_0_i/hls_inst/inst/PCIN__14[28]
    SLICE_X59Y101        LUT2 (Prop_lut2_I0_O)        0.299    18.708 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_7/O
                         net (fo=1, routed)           0.000    18.708    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.109 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.109    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_5_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.443 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_5/O[1]
                         net (fo=1, routed)           3.449    22.892    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__10_0[13]
    SLICE_X93Y48         LUT2 (Prop_lut2_I1_O)        0.303    23.195 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_1__46/O
                         net (fo=1, routed)           0.000    23.195    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_1__46_n_0
    SLICE_X93Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6/CO[3]
                         net (fo=1, routed)           0.000    23.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.818 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__7/O[0]
                         net (fo=6, routed)           1.951    25.769    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__0_3[15]
    SLICE_X102Y45        LUT6 (Prop_lut6_I0_O)        0.299    26.068 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_18/O
                         net (fo=2, routed)           0.655    26.723    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_18_n_0
    SLICE_X98Y45         LUT5 (Prop_lut5_I0_O)        0.124    26.847 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_22/O
                         net (fo=1, routed)           0.000    26.847    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_22_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.380 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.380    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[23]_i_13_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.599 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[27]_i_13/O[0]
                         net (fo=3, routed)           2.283    29.882    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/zext_ln1236_12_fu_1150_p1[20]
    SLICE_X83Y21         LUT3 (Prop_lut3_I0_O)        0.295    30.177 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_12/O
                         net (fo=2, routed)           0.679    30.855    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_12_n_0
    SLICE_X83Y21         LUT5 (Prop_lut5_I1_O)        0.152    31.007 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_4/O
                         net (fo=2, routed)           0.793    31.800    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_4_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    32.515 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.515    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[23]_i_1_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.629 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.629    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[27]_i_1_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.743 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.743    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[31]_i_1_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    33.091 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/tmp_7_reg_6187_reg[2]_i_1/O[1]
                         net (fo=2, routed)           0.652    33.743    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3][1]
    SLICE_X79Y19         LUT2 (Prop_lut2_I1_O)        0.303    34.046 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197[3]_i_3/O
                         net (fo=1, routed)           0.000    34.046    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197[3]_i_3_n_0
    SLICE_X79Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3]_i_1_n_0
    SLICE_X79Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.710 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.710    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[7]_i_1_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.824 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.824    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[11]_i_1_n_0
    SLICE_X79Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.938 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.938    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[15]_i_1_n_0
    SLICE_X79Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.052 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.052    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[19]_i_1_n_0
    SLICE_X79Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.166 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.009    35.175    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[23]_i_1_n_0
    SLICE_X79Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.488 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    35.488    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_fu_1374_p2[27]
    SLICE_X79Y25         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924    50.924    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X79Y25         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[27]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X79Y25         FDRE (Setup_fdre_C_D)        0.062    50.951    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[27]
  -------------------------------------------------------------------
                         required time                         50.951    
                         arrival time                         -35.488    
  -------------------------------------------------------------------
                         slack                                 15.463    

Slack (MET) :             15.537ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        34.441ns  (logic 11.613ns (33.719%)  route 22.828ns (66.281%))
  Logic Levels:           37  (CARRY4=24 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/ap_clk
    SLICE_X73Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/Q
                         net (fo=180, routed)         7.177     8.606    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/mul_32ns_25s_57_1_1_U47/dout__2[8]
    SLICE_X61Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.730 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout__206_i_2__14/O
                         net (fo=2, routed)           0.676     9.406    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/tmp_6_reg_6012_reg[22]_rep_1[2]
    SLICE_X58Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.530 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout__206_i_6__14/O
                         net (fo=1, routed)           0.000     9.530    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__251_i_3__14_1[2]
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.910 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__206/CO[3]
                         net (fo=1, routed)           0.000     9.910    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__206_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.225 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__207/O[3]
                         net (fo=2, routed)           1.097    11.322    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__207_n_4
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.332    11.654 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_4__14/O
                         net (fo=2, routed)           0.822    12.476    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_4__14_n_0
    SLICE_X57Y100        LUT4 (Prop_lut4_I3_O)        0.332    12.808 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_8__14/O
                         net (fo=1, routed)           0.000    12.808    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_8__14_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.355 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253/O[2]
                         net (fo=2, routed)           0.582    13.937    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_n_5
    SLICE_X60Y100        LUT2 (Prop_lut2_I0_O)        0.331    14.268 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_1__14/O
                         net (fo=2, routed)           0.690    14.957    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_1__14_n_0
    SLICE_X60Y100        LUT3 (Prop_lut3_I2_O)        0.327    15.284 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_5__14/O
                         net (fo=1, routed)           0.000    15.284    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_5__14_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.685 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262/CO[3]
                         net (fo=1, routed)           0.000    15.685    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.019 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__263/O[1]
                         net (fo=1, routed)           0.605    16.624    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_1283
    SLICE_X63Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    17.477 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.477    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__4_i_6_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.699 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_6/O[0]
                         net (fo=2, routed)           0.710    18.409    bd_0_i/hls_inst/inst/PCIN__14[28]
    SLICE_X59Y101        LUT2 (Prop_lut2_I0_O)        0.299    18.708 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_7/O
                         net (fo=1, routed)           0.000    18.708    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.109 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.109    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_5_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.443 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_5/O[1]
                         net (fo=1, routed)           3.449    22.892    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__10_0[13]
    SLICE_X93Y48         LUT2 (Prop_lut2_I1_O)        0.303    23.195 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_1__46/O
                         net (fo=1, routed)           0.000    23.195    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_1__46_n_0
    SLICE_X93Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6/CO[3]
                         net (fo=1, routed)           0.000    23.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.818 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__7/O[0]
                         net (fo=6, routed)           1.951    25.769    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__0_3[15]
    SLICE_X102Y45        LUT6 (Prop_lut6_I0_O)        0.299    26.068 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_18/O
                         net (fo=2, routed)           0.655    26.723    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_18_n_0
    SLICE_X98Y45         LUT5 (Prop_lut5_I0_O)        0.124    26.847 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_22/O
                         net (fo=1, routed)           0.000    26.847    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_22_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.380 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.380    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[23]_i_13_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.599 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[27]_i_13/O[0]
                         net (fo=3, routed)           2.283    29.882    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/zext_ln1236_12_fu_1150_p1[20]
    SLICE_X83Y21         LUT3 (Prop_lut3_I0_O)        0.295    30.177 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_12/O
                         net (fo=2, routed)           0.679    30.855    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_12_n_0
    SLICE_X83Y21         LUT5 (Prop_lut5_I1_O)        0.152    31.007 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_4/O
                         net (fo=2, routed)           0.793    31.800    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_4_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    32.515 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.515    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[23]_i_1_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.629 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.629    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[27]_i_1_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.743 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.743    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[31]_i_1_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    33.091 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/tmp_7_reg_6187_reg[2]_i_1/O[1]
                         net (fo=2, routed)           0.652    33.743    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3][1]
    SLICE_X79Y19         LUT2 (Prop_lut2_I1_O)        0.303    34.046 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197[3]_i_3/O
                         net (fo=1, routed)           0.000    34.046    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197[3]_i_3_n_0
    SLICE_X79Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3]_i_1_n_0
    SLICE_X79Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.710 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.710    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[7]_i_1_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.824 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.824    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[11]_i_1_n_0
    SLICE_X79Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.938 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.938    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[15]_i_1_n_0
    SLICE_X79Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.052 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.052    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[19]_i_1_n_0
    SLICE_X79Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.166 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.009    35.175    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[23]_i_1_n_0
    SLICE_X79Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.414 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    35.414    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_fu_1374_p2[26]
    SLICE_X79Y25         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924    50.924    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X79Y25         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[26]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X79Y25         FDRE (Setup_fdre_C_D)        0.062    50.951    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[26]
  -------------------------------------------------------------------
                         required time                         50.951    
                         arrival time                         -35.414    
  -------------------------------------------------------------------
                         slack                                 15.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln6_reg_229_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U44/dout[-1111111110]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.676%)  route 0.099ns (41.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X87Y81         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln6_reg_229_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/trunc_ln6_reg_229_reg[65]/Q
                         net (fo=2, routed)           0.099     0.650    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U44/dout[-1111111095]_rep_5[1]
    SLICE_X86Y81         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U44/dout[-1111111110]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U44/ap_clk
    SLICE_X86Y81         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U44/dout[-1111111110]/C
                         clock pessimism              0.000     0.432    
    SLICE_X86Y81         FDRE (Hold_fdre_C_D)         0.085     0.517    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U44/dout[-1111111110]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U64/dout[-1111111100]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U64/dout[-1111111100]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U64/ap_clk
    SLICE_X106Y97        FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U64/dout[-1111111100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y97        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U64/dout[-1111111100]/Q
                         net (fo=1, routed)           0.086     0.637    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U64/mul_32ns_25s_57_1_1_U78/dout__2[11]
    SLICE_X107Y97        FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U64/dout[-1111111100]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U64/ap_clk
    SLICE_X107Y97        FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U64/dout[-1111111100]__0/C
                         clock pessimism              0.000     0.432    
    SLICE_X107Y97        FDRE (Hold_fdre_C_D)         0.057     0.489    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U64/dout[-1111111100]__0
  -------------------------------------------------------------------
                         required time                         -0.489    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U64/dout[-1111111105]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U64/dout[-1111111105]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U64/ap_clk
    SLICE_X111Y81        FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U64/dout[-1111111105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U64/dout[-1111111105]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U64/mul_32ns_25s_57_1_1_U78/dout__2[6]
    SLICE_X111Y80        FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U64/dout[-1111111105]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U64/ap_clk
    SLICE_X111Y80        FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U64/dout[-1111111105]__0/C
                         clock pessimism              0.000     0.432    
    SLICE_X111Y80        FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U64/dout[-1111111105]__0
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U64/dout[-1111111108]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U64/dout[-1111111108]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U64/ap_clk
    SLICE_X111Y81        FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U64/dout[-1111111108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U64/dout[-1111111108]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U64/mul_32ns_25s_57_1_1_U78/dout__2[3]
    SLICE_X111Y80        FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U64/dout[-1111111108]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U64/ap_clk
    SLICE_X111Y80        FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U64/dout[-1111111108]__0/C
                         clock pessimism              0.000     0.432    
    SLICE_X111Y80        FDRE (Hold_fdre_C_D)         0.066     0.498    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U64/dout[-1111111108]__0
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_10_reg_6069_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/zext_ln1186_60_reg_6202_reg[-1111111110]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.998%)  route 0.115ns (45.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X51Y45         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_10_reg_6069_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_10_reg_6069_reg[18]/Q
                         net (fo=102, routed)         0.115     0.667    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_10_reg_6069[18]
    SLICE_X53Y45         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/zext_ln1186_60_reg_6202_reg[-1111111110]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X53Y45         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/zext_ln1186_60_reg_6202_reg[-1111111110]/C
                         clock pessimism              0.000     0.432    
    SLICE_X53Y45         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/zext_ln1186_60_reg_6202_reg[-1111111110]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_25s_57_1_1_U76/dout[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U65/dout[-1111111109]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_25s_57_1_1_U76/ap_clk
    SLICE_X61Y45         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_25s_57_1_1_U76/dout[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_25s_57_1_1_U76/dout[-1111111109]/Q
                         net (fo=31, routed)          0.120     0.671    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U65/D[2]
    SLICE_X61Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U65/dout[-1111111109]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U65/ap_clk
    SLICE_X61Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U65/dout[-1111111109]/C
                         clock pessimism              0.000     0.432    
    SLICE_X61Y44         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U65/dout[-1111111109]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_10_reg_6069_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/zext_ln1186_60_reg_6202_reg[-1111111111]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X51Y45         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_10_reg_6069_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_10_reg_6069_reg[17]/Q
                         net (fo=90, routed)          0.116     0.668    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_10_reg_6069[17]
    SLICE_X53Y45         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/zext_ln1186_60_reg_6202_reg[-1111111111]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X53Y45         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/zext_ln1186_60_reg_6202_reg[-1111111111]/C
                         clock pessimism              0.000     0.432    
    SLICE_X53Y45         FDRE (Hold_fdre_C_D)         0.066     0.498    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/zext_ln1186_60_reg_6202_reg[-1111111111]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U73/dout[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U73/dout[-1111111109]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U73/ap_clk
    SLICE_X108Y103       FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U73/dout[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y103       FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U73/dout[-1111111109]/Q
                         net (fo=1, routed)           0.101     0.675    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U73/mul_32ns_25s_57_1_1_U80/dout__2[2]
    SLICE_X107Y103       FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U73/dout[-1111111109]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U73/ap_clk
    SLICE_X107Y103       FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U73/dout[-1111111109]__0/C
                         clock pessimism              0.000     0.432    
    SLICE_X107Y103       FDRE (Hold_fdre_C_D)         0.072     0.504    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U73/dout[-1111111109]__0
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln6_reg_229_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U44/dout[-1111111095]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y106        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln6_reg_229_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y106        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/trunc_ln6_reg_229_reg[80]/Q
                         net (fo=2, routed)           0.113     0.664    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U44/dout[-1111111095]_rep_5[16]
    SLICE_X50Y106        FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U44/dout[-1111111095]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U44/ap_clk
    SLICE_X50Y106        FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U44/dout[-1111111095]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y106        FDRE (Hold_fdre_C_D)         0.059     0.491    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U44/dout[-1111111095]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln6_reg_229_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U44/dout[-1111111108]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y57         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln6_reg_229_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/trunc_ln6_reg_229_reg[67]/Q
                         net (fo=2, routed)           0.116     0.667    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U44/dout[-1111111095]_rep_5[3]
    SLICE_X58Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U44/dout[-1111111108]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U44/ap_clk
    SLICE_X58Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U44/dout[-1111111108]/C
                         clock pessimism              0.000     0.432    
    SLICE_X58Y57         FDRE (Hold_fdre_C_D)         0.059     0.491    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U44/dout[-1111111108]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         50.000      46.116     DSP48_X2Y57     bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_25s_57_1_1_U47/dout__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         50.000      46.116     DSP48_X2Y59     bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_25s_57_1_1_U80/dout__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         50.000      46.116     DSP48_X3Y59     bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_25s_57_1_1_U81/dout__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X4Y21    bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB36_X4Y21    bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X3Y56     bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_25s_25s_50_1_1_U82/dout/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X3Y57     bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_25s_25s_50_1_1_U82/dout__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X2Y20     bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_25s_57_1_1_U38/dout/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X2Y21     bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_25s_57_1_1_U38/dout__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X2Y22     bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_25s_57_1_1_U46/dout/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X98Y106   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X98Y106   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X90Y106   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X90Y106   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X90Y106   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X90Y106   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X86Y108   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X86Y108   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X105Y107  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X105Y107  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X98Y106   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X98Y106   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X90Y106   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X90Y106   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X90Y106   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X90Y106   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X86Y108   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X86Y108   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X105Y107  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X105Y107  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X98Y106        LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.973     2.070    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.410     0.410    bd_0_i/hls_inst/inst/ap_start
    SLICE_X98Y106        LUT2 (Prop_lut2_I1_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.410     0.865    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           292 Endpoints
Min Delay           292 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[230]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.427ns  (logic 2.454ns (71.608%)  route 0.973ns (28.392%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ref_tmp1_i_U/ap_clk
    RAMB36_X4Y21         RAMB36E1                                     r  bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/DOADO[0]
                         net (fo=3, unset)            0.973     4.400    res[230]
                                                                      r  res[230] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[231]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.427ns  (logic 2.454ns (71.608%)  route 0.973ns (28.392%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ref_tmp1_i_U/ap_clk
    RAMB36_X4Y21         RAMB36E1                                     r  bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/DOADO[1]
                         net (fo=3, unset)            0.973     4.400    res[231]
                                                                      r  res[231] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[232]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.427ns  (logic 2.454ns (71.608%)  route 0.973ns (28.392%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ref_tmp1_i_U/ap_clk
    RAMB36_X4Y21         RAMB36E1                                     r  bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/DOADO[2]
                         net (fo=3, unset)            0.973     4.400    res[232]
                                                                      r  res[232] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[233]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.427ns  (logic 2.454ns (71.608%)  route 0.973ns (28.392%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ref_tmp1_i_U/ap_clk
    RAMB36_X4Y21         RAMB36E1                                     r  bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/DOADO[3]
                         net (fo=3, unset)            0.973     4.400    res[233]
                                                                      r  res[233] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[234]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.427ns  (logic 2.454ns (71.608%)  route 0.973ns (28.392%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ref_tmp1_i_U/ap_clk
    RAMB36_X4Y21         RAMB36E1                                     r  bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/DOADO[4]
                         net (fo=3, unset)            0.973     4.400    res[234]
                                                                      r  res[234] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[235]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.427ns  (logic 2.454ns (71.608%)  route 0.973ns (28.392%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ref_tmp1_i_U/ap_clk
    RAMB36_X4Y21         RAMB36E1                                     r  bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/DOADO[5]
                         net (fo=3, unset)            0.973     4.400    res[235]
                                                                      r  res[235] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[236]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.427ns  (logic 2.454ns (71.608%)  route 0.973ns (28.392%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ref_tmp1_i_U/ap_clk
    RAMB36_X4Y21         RAMB36E1                                     r  bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/DOADO[6]
                         net (fo=3, unset)            0.973     4.400    res[236]
                                                                      r  res[236] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[237]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.427ns  (logic 2.454ns (71.608%)  route 0.973ns (28.392%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ref_tmp1_i_U/ap_clk
    RAMB36_X4Y21         RAMB36E1                                     r  bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/DOADO[7]
                         net (fo=3, unset)            0.973     4.400    res[237]
                                                                      r  res[237] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[238]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.427ns  (logic 2.454ns (71.608%)  route 0.973ns (28.392%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ref_tmp1_i_U/ap_clk
    RAMB36_X4Y21         RAMB36E1                                     r  bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/DOADO[8]
                         net (fo=3, unset)            0.973     4.400    res[238]
                                                                      r  res[238] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[239]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.427ns  (logic 2.454ns (71.608%)  route 0.973ns (28.392%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ref_tmp1_i_U/ap_clk
    RAMB36_X4Y21         RAMB36E1                                     r  bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/ref_tmp1_i_U/ram_reg/DOADO[9]
                         net (fo=3, unset)            0.973     4.400    res[239]
                                                                      r  res[239] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/hw_3_reg_289_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[106]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X88Y105        FDRE                                         r  bd_0_i/hls_inst/inst/hw_3_reg_289_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y105        FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/hw_3_reg_289_reg[4]/Q
                         net (fo=0)                   0.410     0.948    res[106]
                                                                      r  res[106] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/hw_3_reg_289_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[108]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X88Y105        FDRE                                         r  bd_0_i/hls_inst/inst/hw_3_reg_289_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y105        FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/hw_3_reg_289_reg[6]/Q
                         net (fo=0)                   0.410     0.948    res[108]
                                                                      r  res[108] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/hw_4_reg_294_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[134]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X88Y105        FDRE                                         r  bd_0_i/hls_inst/inst/hw_4_reg_294_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y105        FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/hw_4_reg_294_reg[0]/Q
                         net (fo=0)                   0.410     0.948    res[134]
                                                                      r  res[134] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/hw_4_reg_294_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[138]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X88Y105        FDRE                                         r  bd_0_i/hls_inst/inst/hw_4_reg_294_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y105        FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/hw_4_reg_294_reg[4]/Q
                         net (fo=0)                   0.410     0.948    res[138]
                                                                      r  res[138] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/hw_4_reg_294_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[146]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X88Y107        FDRE                                         r  bd_0_i/hls_inst/inst/hw_4_reg_294_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y107        FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/hw_4_reg_294_reg[12]/Q
                         net (fo=0)                   0.410     0.948    res[146]
                                                                      r  res[146] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/hw_4_reg_294_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[154]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X88Y107        FDRE                                         r  bd_0_i/hls_inst/inst/hw_4_reg_294_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y107        FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/hw_4_reg_294_reg[20]/Q
                         net (fo=0)                   0.410     0.948    res[154]
                                                                      r  res[154] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/hw_4_reg_294_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[156]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X88Y107        FDRE                                         r  bd_0_i/hls_inst/inst/hw_4_reg_294_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y107        FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/hw_4_reg_294_reg[22]/Q
                         net (fo=0)                   0.410     0.948    res[156]
                                                                      r  res[156] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/hw_4_reg_294_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[160]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X88Y107        FDRE                                         r  bd_0_i/hls_inst/inst/hw_4_reg_294_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y107        FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/hw_4_reg_294_reg[26]/Q
                         net (fo=0)                   0.410     0.948    res[160]
                                                                      r  res[160] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/hw_5_reg_309_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[174]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X87Y106        FDRE                                         r  bd_0_i/hls_inst/inst/hw_5_reg_309_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/hw_5_reg_309_reg[8]/Q
                         net (fo=0)                   0.410     0.948    res[174]
                                                                      r  res[174] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/hw_5_reg_309_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[194]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X87Y106        FDRE                                         r  bd_0_i/hls_inst/inst/hw_5_reg_309_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/hw_5_reg_309_reg[28]/Q
                         net (fo=0)                   0.410     0.948    res[194]
                                                                      r  res[194] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          3576 Endpoints
Min Delay          3576 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_ap_start_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.709ns  (logic 0.124ns (7.255%)  route 1.585ns (92.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_start
    SLICE_X91Y106        LUT4 (Prop_lut4_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/grp_operator_mul_281_127_true_0_0_fu_172_ap_start_reg_i_1/O
                         net (fo=1, routed)           0.612     1.709    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_2721
    SLICE_X90Y106        FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_ap_start_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X90Y106        FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_ap_start_reg_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/grp_operator_281_127_true_0_0_Pipeline_1_fu_300/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.665ns  (logic 0.124ns (7.446%)  route 1.541ns (92.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst (IN)
                         net (fo=23, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/grp_operator_281_127_true_0_0_Pipeline_1_fu_300/flow_control_loop_pipe_sequential_init_U/ap_rst
    SLICE_X102Y106       LUT5 (Prop_lut5_I4_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/grp_operator_281_127_true_0_0_Pipeline_1_fu_300/flow_control_loop_pipe_sequential_init_U/ap_done_cache_i_1/O
                         net (fo=1, routed)           0.568     1.665    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/grp_operator_281_127_true_0_0_Pipeline_1_fu_300/flow_control_loop_pipe_sequential_init_U/ap_done_cache_i_1_n_0
    SLICE_X102Y106       FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/grp_operator_281_127_true_0_0_Pipeline_1_fu_300/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924     0.924    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/grp_operator_281_127_true_0_0_Pipeline_1_fu_300/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X102Y106       FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/grp_operator_281_127_true_0_0_Pipeline_1_fu_300/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.097ns  (logic 0.124ns (11.304%)  route 0.973ns (88.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_start
    SLICE_X90Y106        LUT6 (Prop_lut6_I4_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_CS_fsm[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/ap_NS_fsm[1]
    SLICE_X90Y106        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X90Y106        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/grp_operator_281_127_true_0_0_Pipeline_1_fu_300/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.097ns  (logic 0.124ns (11.304%)  route 0.973ns (88.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=23, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/grp_operator_281_127_true_0_0_Pipeline_1_fu_300/flow_control_loop_pipe_sequential_init_U/ap_rst
    SLICE_X103Y107       LUT6 (Prop_lut6_I3_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/grp_operator_281_127_true_0_0_Pipeline_1_fu_300/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/grp_operator_281_127_true_0_0_Pipeline_1_fu_300/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1_n_0
    SLICE_X103Y107       FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/grp_operator_281_127_true_0_0_Pipeline_1_fu_300/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924     0.924    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/grp_operator_281_127_true_0_0_Pipeline_1_fu_300/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X103Y107       FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/grp_operator_281_127_true_0_0_Pipeline_1_fu_300/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.089ns  (logic 0.116ns (10.652%)  route 0.973ns (89.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X98Y106        LUT3 (Prop_lut3_I0_O)        0.116     1.089 r  bd_0_i/hls_inst/inst/ap_CS_fsm[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.089    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
    SLICE_X98Y106        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X98Y106        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=23, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X98Y106        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X98Y106        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=23, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X90Y106        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X90Y106        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=23, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X90Y106        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X90Y106        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=23, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X86Y108        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y108        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=23, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X105Y107       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X105Y107       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=23, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X98Y106        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X98Y106        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=23, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X90Y106        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X90Y106        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=23, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X90Y106        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X90Y106        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=23, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X86Y108        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y108        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=23, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X105Y107       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X105Y107       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=23, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X100Y106       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X100Y106       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=23, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X100Y105       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X100Y105       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=23, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X98Y106        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X98Y106        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=23, unset)           0.410     0.410    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_rst
    SLICE_X90Y106        FDSE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X90Y106        FDSE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_CS_fsm_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=23, unset)           0.410     0.410    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_rst
    SLICE_X93Y138        FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_CS_fsm_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X93Y138        FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_CS_fsm_reg[10]/C





