{"status": "active", "preferred_support_tool": "tickets", "preferred_support_url": "", "labels": [], "private": false, "creation_date": "2014-03-02", "socialnetworks": [{"accounturl": "", "socialnetwork": "Twitter"}, {"accounturl": null, "socialnetwork": "Facebook"}], "tools": [{"mount_point": "code", "name": "git", "label": "Code"}, {"mount_point": "code-1", "name": "hg", "label": "Code"}, {"mount_point": "wiki", "name": "wiki", "label": "Wiki"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "tickets", "name": "tickets", "label": "Tickets"}, {"mount_point": "code-0", "name": "svn", "label": "Code"}, {"mount_point": "blog", "name": "blog", "label": "Blog"}, {"mount_point": "activity", "name": "activity", "label": "Activity"}, {"mount_point": "discussion", "name": "discussion", "label": "Discussion"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"sourceforge_group_id": 2121366, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "files", "name": "files", "label": "Files"}], "categories": {"developmentstatus": [], "environment": [], "language": [], "license": [], "database": [], "topic": [], "audience": [], "translation": [], "os": []}, "_id": "53136eb19095474115b76e74", "name": "Verilog DDR2 Memory Controller", "url": "http://sourceforge.net/p/verilogddr2memorycontroller/", "icon_url": null, "video_url": null, "screenshots": [], "summary": "", "short_description": "A Verilog implementation of a DDR2 memory controller.", "moved_to_url": "", "shortname": "verilogddr2memorycontroller", "developers": [{"url": "http://sourceforge.net/u/l30nardosv/", "username": "l30nardosv", "name": "Leonardo Solis Vasquez"}], "external_homepage": null}
