Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Nov 19 05:53:31 2023
| Host         : DESKTOP-LITJ59L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file dac2_timing_summary_routed.rpt -pb dac2_timing_summary_routed.pb -rpx dac2_timing_summary_routed.rpx -warn_on_violation
| Design       : dac2
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  100         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (100)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (228)
5. checking no_input_delay (8)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (100)
--------------------------
 There are 100 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (228)
--------------------------------------------------
 There are 228 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  261          inf        0.000                      0                  261           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           261 Endpoints
Min Delay           261 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s1/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.709ns  (logic 4.655ns (43.464%)  route 6.054ns (56.536%))
  Logic Levels:           5  (FDPE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDPE                         0.000     0.000 r  s1/seg_sel_reg[2]/C
    SLICE_X84Y138        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  s1/seg_sel_reg[2]/Q
                         net (fo=6, routed)           1.489     2.007    s1/b1/Q[2]
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     2.131 f  s1/b1/seg_data_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.520     2.652    s1/b1/seg_data_OBUF[7]_inst_i_7_n_0
    SLICE_X84Y144        LUT6 (Prop_lut6_I5_O)        0.124     2.776 f  s1/b1/seg_data_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           1.151     3.927    s1/b1/p_0_in_0[2]
    SLICE_X84Y145        LUT4 (Prop_lut4_I3_O)        0.152     4.079 r  s1/b1/seg_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.893     6.972    seg_data_OBUF[6]
    F5                   OBUF (Prop_obuf_I_O)         3.737    10.709 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.709    seg_data[6]
    F5                                                                r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.793ns  (logic 4.670ns (47.688%)  route 5.123ns (52.312%))
  Logic Levels:           5  (FDPE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDPE                         0.000     0.000 r  s1/seg_sel_reg[2]/C
    SLICE_X84Y138        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  s1/seg_sel_reg[2]/Q
                         net (fo=6, routed)           1.085     1.603    s1/b1/Q[2]
    SLICE_X83Y143        LUT6 (Prop_lut6_I3_O)        0.124     1.727 r  s1/b1/seg_data_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.086     2.813    s1/b1/seg_data_OBUF[7]_inst_i_6_n_0
    SLICE_X84Y145        LUT6 (Prop_lut6_I5_O)        0.124     2.937 r  s1/b1/seg_data_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           0.884     3.821    s1/b1/p_0_in_0[3]
    SLICE_X84Y145        LUT4 (Prop_lut4_I0_O)        0.146     3.967 r  s1/b1/seg_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.068     6.035    seg_data_OBUF[7]
    F1                   OBUF (Prop_obuf_I_O)         3.758     9.793 r  seg_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.793    seg_data[7]
    F1                                                                r  seg_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.751ns  (logic 4.673ns (47.929%)  route 5.077ns (52.071%))
  Logic Levels:           5  (FDPE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDPE                         0.000     0.000 r  s1/seg_sel_reg[2]/C
    SLICE_X84Y138        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  s1/seg_sel_reg[2]/Q
                         net (fo=6, routed)           1.489     2.007    s1/b1/Q[2]
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     2.131 r  s1/b1/seg_data_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.520     2.652    s1/b1/seg_data_OBUF[7]_inst_i_7_n_0
    SLICE_X84Y144        LUT6 (Prop_lut6_I5_O)        0.124     2.776 r  s1/b1/seg_data_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           1.144     3.920    s1/b1/p_0_in_0[2]
    SLICE_X85Y145        LUT4 (Prop_lut4_I2_O)        0.152     4.072 r  s1/b1/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.923     5.995    seg_data_OBUF[1]
    J7                   OBUF (Prop_obuf_I_O)         3.755     9.751 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.751    seg_data[1]
    J7                                                                r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.711ns  (logic 4.436ns (45.686%)  route 5.274ns (54.314%))
  Logic Levels:           5  (FDPE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDPE                         0.000     0.000 r  s1/seg_sel_reg[2]/C
    SLICE_X84Y138        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  s1/seg_sel_reg[2]/Q
                         net (fo=6, routed)           1.489     2.007    s1/b1/Q[2]
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     2.131 r  s1/b1/seg_data_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.520     2.652    s1/b1/seg_data_OBUF[7]_inst_i_7_n_0
    SLICE_X84Y144        LUT6 (Prop_lut6_I5_O)        0.124     2.776 r  s1/b1/seg_data_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           1.151     3.927    s1/b1/p_0_in_0[2]
    SLICE_X84Y145        LUT4 (Prop_lut4_I1_O)        0.124     4.051 r  s1/b1/seg_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.113     6.164    seg_data_OBUF[4]
    E4                   OBUF (Prop_obuf_I_O)         3.546     9.711 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.711    seg_data[4]
    E4                                                                r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.548ns  (logic 4.445ns (46.551%)  route 5.103ns (53.449%))
  Logic Levels:           5  (FDPE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDPE                         0.000     0.000 r  s1/seg_sel_reg[2]/C
    SLICE_X84Y138        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  s1/seg_sel_reg[2]/Q
                         net (fo=6, routed)           1.461     1.979    s1/b1/Q[2]
    SLICE_X83Y143        LUT6 (Prop_lut6_I3_O)        0.124     2.103 r  s1/b1/seg_data_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.804     2.907    s1/b1/seg_data_OBUF[7]_inst_i_9_n_0
    SLICE_X84Y144        LUT6 (Prop_lut6_I5_O)        0.124     3.031 r  s1/b1/seg_data_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           0.822     3.853    s1/b1/p_0_in_0[0]
    SLICE_X84Y145        LUT4 (Prop_lut4_I3_O)        0.124     3.977 r  s1/b1/seg_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.016     5.993    seg_data_OBUF[5]
    E2                   OBUF (Prop_obuf_I_O)         3.555     9.548 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.548    seg_data[5]
    E2                                                                r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.433ns  (logic 4.428ns (46.941%)  route 5.005ns (53.059%))
  Logic Levels:           5  (FDPE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDPE                         0.000     0.000 r  s1/seg_sel_reg[2]/C
    SLICE_X84Y138        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  s1/seg_sel_reg[2]/Q
                         net (fo=6, routed)           1.489     2.007    s1/b1/Q[2]
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     2.131 r  s1/b1/seg_data_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.520     2.652    s1/b1/seg_data_OBUF[7]_inst_i_7_n_0
    SLICE_X84Y144        LUT6 (Prop_lut6_I5_O)        0.124     2.776 r  s1/b1/seg_data_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           1.144     3.920    s1/b1/p_0_in_0[2]
    SLICE_X85Y145        LUT4 (Prop_lut4_I1_O)        0.124     4.044 r  s1/b1/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.851     5.895    seg_data_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         3.538     9.433 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.433    seg_data[2]
    J3                                                                r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.295ns  (logic 4.430ns (47.659%)  route 4.865ns (52.341%))
  Logic Levels:           5  (FDPE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDPE                         0.000     0.000 r  s1/seg_sel_reg[2]/C
    SLICE_X84Y138        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  s1/seg_sel_reg[2]/Q
                         net (fo=6, routed)           1.085     1.603    s1/b1/Q[2]
    SLICE_X83Y143        LUT6 (Prop_lut6_I3_O)        0.124     1.727 f  s1/b1/seg_data_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.086     2.813    s1/b1/seg_data_OBUF[7]_inst_i_6_n_0
    SLICE_X84Y145        LUT6 (Prop_lut6_I5_O)        0.124     2.937 f  s1/b1/seg_data_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           0.884     3.821    s1/b1/p_0_in_0[3]
    SLICE_X84Y145        LUT4 (Prop_lut4_I0_O)        0.124     3.945 r  s1/b1/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.810     5.755    seg_data_OBUF[3]
    J1                   OBUF (Prop_obuf_I_O)         3.540     9.295 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.295    seg_data[3]
    J1                                                                r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_d_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_d[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.216ns  (logic 3.978ns (55.130%)  route 3.238ns (44.870%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y140        FDRE                         0.000     0.000 r  dac_d_reg[3]_lopt_replica/C
    SLICE_X85Y140        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dac_d_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.238     3.694    dac_d_reg[3]_lopt_replica_1
    D5                   OBUF (Prop_obuf_I_O)         3.522     7.216 r  dac_d_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.216    dac_d[3]
    D5                                                                r  dac_d[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_d_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_d[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.900ns  (logic 3.974ns (57.593%)  route 2.926ns (42.407%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y140        FDRE                         0.000     0.000 r  dac_d_reg[1]_lopt_replica/C
    SLICE_X85Y140        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dac_d_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.926     3.382    dac_d_reg[1]_lopt_replica_1
    E5                   OBUF (Prop_obuf_I_O)         3.518     6.900 r  dac_d_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.900    dac_d[1]
    E5                                                                r  dac_d[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_d_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_d[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.855ns  (logic 4.133ns (60.287%)  route 2.722ns (39.713%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y140        FDRE                         0.000     0.000 r  dac_d_reg[5]_lopt_replica/C
    SLICE_X85Y140        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dac_d_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.722     3.141    dac_d_reg[5]_lopt_replica_1
    C4                   OBUF (Prop_obuf_I_O)         3.714     6.855 r  dac_d_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.855    dac_d[5]
    C4                                                                r  dac_d[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s1/b1/bcd_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s1/b1/bcd_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.659%)  route 0.130ns (50.341%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDCE                         0.000     0.000 r  s1/b1/bcd_reg[3]/C
    SLICE_X83Y142        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  s1/b1/bcd_reg[3]/Q
                         net (fo=5, routed)           0.130     0.258    s1/b1/bcd_reg_n_0_[3]
    SLICE_X83Y143        FDCE                                         r  s1/b1/bcd_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/b1/bcd_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s1/b1/bcd_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.659%)  route 0.130ns (50.341%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDCE                         0.000     0.000 r  s1/b1/bcd_reg[6]/C
    SLICE_X85Y143        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  s1/b1/bcd_reg[6]/Q
                         net (fo=5, routed)           0.130     0.258    s1/b1/p_0_in[2]
    SLICE_X85Y144        FDCE                                         r  s1/b1/bcd_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/b1/bcd_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s1/b1/bcd_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.128ns (49.299%)  route 0.132ns (50.701%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDCE                         0.000     0.000 r  s1/b1/bcd_reg[4]/C
    SLICE_X83Y142        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  s1/b1/bcd_reg[4]/Q
                         net (fo=5, routed)           0.132     0.260    s1/b1/p_0_in[0]
    SLICE_X83Y143        FDCE                                         r  s1/b1/bcd_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/b1/bcd_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s1/b1/bcd_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.569%)  route 0.122ns (46.431%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDCE                         0.000     0.000 r  s1/b1/bcd_reg[7]/C
    SLICE_X85Y143        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  s1/b1/bcd_reg[7]/Q
                         net (fo=5, routed)           0.122     0.263    s1/b1/p_0_in[3]
    SLICE_X83Y143        FDCE                                         r  s1/b1/bcd_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDCE                         0.000     0.000 r  O1/btn_reg_reg[5]/C
    SLICE_X82Y128        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  O1/btn_reg_reg[5]/Q
                         net (fo=1, routed)           0.085     0.226    O1/btn_reg[5]
    SLICE_X83Y128        LUT2 (Prop_lut2_I1_O)        0.045     0.271 r  O1/btn_trig[5]_i_1/O
                         net (fo=1, routed)           0.000     0.271    O1/btn_trig[5]_i_1_n_0
    SLICE_X83Y128        FDCE                                         r  O1/btn_trig_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDCE                         0.000     0.000 r  O1/btn_reg_reg[2]/C
    SLICE_X82Y128        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  O1/btn_reg_reg[2]/Q
                         net (fo=1, routed)           0.086     0.227    O1/btn_reg[2]
    SLICE_X83Y128        LUT2 (Prop_lut2_I1_O)        0.045     0.272 r  O1/btn_trig[2]_i_1/O
                         net (fo=1, routed)           0.000     0.272    O1/btn_trig[2]_i_1_n_0
    SLICE_X83Y128        FDCE                                         r  O1/btn_trig_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/b1/bcd_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s1/b1/bcd_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.456%)  route 0.138ns (49.544%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDCE                         0.000     0.000 r  s1/b1/bcd_reg[1]/C
    SLICE_X83Y142        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  s1/b1/bcd_reg[1]/Q
                         net (fo=5, routed)           0.138     0.279    s1/b1/bcd_reg_n_0_[1]
    SLICE_X83Y144        FDCE                                         r  s1/b1/bcd_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDCE                         0.000     0.000 r  O1/btn_reg_reg[0]/C
    SLICE_X85Y133        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[0]/Q
                         net (fo=1, routed)           0.054     0.182    O1/btn_reg[0]
    SLICE_X85Y133        LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  O1/btn_trig[0]_i_1/O
                         net (fo=1, routed)           0.000     0.281    O1/btn_trig[0]_i_1_n_0
    SLICE_X85Y133        FDCE                                         r  O1/btn_trig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y131        FDCE                         0.000     0.000 r  O1/btn_reg_reg[1]/C
    SLICE_X85Y131        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[1]/Q
                         net (fo=1, routed)           0.054     0.182    O1/btn_reg[1]
    SLICE_X85Y131        LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  O1/btn_trig[1]_i_1/O
                         net (fo=1, routed)           0.000     0.281    O1/btn_trig[1]_i_1_n_0
    SLICE_X85Y131        FDCE                                         r  O1/btn_trig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/b1/bcd_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s1/b1/bcd_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.420%)  route 0.144ns (50.580%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDCE                         0.000     0.000 r  s1/b1/bcd_reg[2]/C
    SLICE_X83Y142        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  s1/b1/bcd_reg[2]/Q
                         net (fo=5, routed)           0.144     0.285    s1/b1/bcd_reg_n_0_[2]
    SLICE_X82Y144        FDCE                                         r  s1/b1/bcd_out_reg[2]/D
  -------------------------------------------------------------------    -------------------





