{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712072797668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712072797673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 23:46:37 2024 " "Processing started: Tue Apr 02 23:46:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712072797673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072797673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Avalon_MM_Study -c Avalon_MM_Study " "Command: quartus_map --read_settings_files=on --write_settings_files=off Avalon_MM_Study -c Avalon_MM_Study" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072797673 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712072798163 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712072798163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/component_tutorial.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/component_tutorial.v" { { "Info" "ISGN_ENTITY_NAME" "1 component_tutorial " "Found entity 1: component_tutorial" {  } { { "component_tutorial/component_tutorial.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/component_tutorial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/embedded_system.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/embedded_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system " "Found entity 1: embedded_system" {  } { { "component_tutorial/embedded_system/synthesis/embedded_system.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/embedded_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_irq_mapper " "Found entity 1: embedded_system_irq_mapper" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0 " "Found entity 1: embedded_system_mm_interconnect_0" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: embedded_system_mm_interconnect_0_avalon_st_adapter" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: embedded_system_mm_interconnect_0_rsp_mux_001" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805335 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_rsp_mux " "Found entity 1: embedded_system_mm_interconnect_0_rsp_mux" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_rsp_demux " "Found entity 1: embedded_system_mm_interconnect_0_rsp_demux" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: embedded_system_mm_interconnect_0_cmd_mux_001" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_cmd_mux " "Found entity 1: embedded_system_mm_interconnect_0_cmd_mux" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: embedded_system_mm_interconnect_0_cmd_demux_001" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_cmd_demux " "Found entity 1: embedded_system_mm_interconnect_0_cmd_demux" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805344 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embedded_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712072805345 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embedded_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712072805345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: embedded_system_mm_interconnect_0_router_003_default_decode" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805346 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_system_mm_interconnect_0_router_003 " "Found entity 2: embedded_system_mm_interconnect_0_router_003" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embedded_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712072805347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embedded_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712072805347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: embedded_system_mm_interconnect_0_router_002_default_decode" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805348 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_system_mm_interconnect_0_router_002 " "Found entity 2: embedded_system_mm_interconnect_0_router_002" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embedded_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712072805349 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embedded_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712072805349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: embedded_system_mm_interconnect_0_router_001_default_decode" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805350 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_system_mm_interconnect_0_router_001 " "Found entity 2: embedded_system_mm_interconnect_0_router_001" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embedded_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712072805351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embedded_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712072805351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_router_default_decode " "Found entity 1: embedded_system_mm_interconnect_0_router_default_decode" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805352 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_system_mm_interconnect_0_router " "Found entity 2: embedded_system_mm_interconnect_0_router" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/reg32_avalon_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/reg32_avalon_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32_avalon_interface " "Found entity 1: reg32_avalon_interface" {  } { { "component_tutorial/embedded_system/synthesis/submodules/reg32_avalon_interface.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/reg32_avalon_interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_onchip_memory2_0 " "Found entity 1: embedded_system_onchip_memory2_0" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_gen2_0 " "Found entity 1: embedded_system_nios2_gen2_0" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: embedded_system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805379 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: embedded_system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805379 ""} { "Info" "ISGN_ENTITY_NAME" "3 embedded_system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: embedded_system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805379 ""} { "Info" "ISGN_ENTITY_NAME" "4 embedded_system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: embedded_system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805379 ""} { "Info" "ISGN_ENTITY_NAME" "5 embedded_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: embedded_system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805379 ""} { "Info" "ISGN_ENTITY_NAME" "6 embedded_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: embedded_system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805379 ""} { "Info" "ISGN_ENTITY_NAME" "7 embedded_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: embedded_system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805379 ""} { "Info" "ISGN_ENTITY_NAME" "8 embedded_system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: embedded_system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805379 ""} { "Info" "ISGN_ENTITY_NAME" "9 embedded_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: embedded_system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805379 ""} { "Info" "ISGN_ENTITY_NAME" "10 embedded_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: embedded_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805379 ""} { "Info" "ISGN_ENTITY_NAME" "11 embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805379 ""} { "Info" "ISGN_ENTITY_NAME" "12 embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805379 ""} { "Info" "ISGN_ENTITY_NAME" "13 embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805379 ""} { "Info" "ISGN_ENTITY_NAME" "14 embedded_system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: embedded_system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805379 ""} { "Info" "ISGN_ENTITY_NAME" "15 embedded_system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: embedded_system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805379 ""} { "Info" "ISGN_ENTITY_NAME" "16 embedded_system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: embedded_system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805379 ""} { "Info" "ISGN_ENTITY_NAME" "17 embedded_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: embedded_system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805379 ""} { "Info" "ISGN_ENTITY_NAME" "18 embedded_system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: embedded_system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805379 ""} { "Info" "ISGN_ENTITY_NAME" "19 embedded_system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: embedded_system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805379 ""} { "Info" "ISGN_ENTITY_NAME" "20 embedded_system_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: embedded_system_nios2_gen2_0_cpu_nios2_oci" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805379 ""} { "Info" "ISGN_ENTITY_NAME" "21 embedded_system_nios2_gen2_0_cpu " "Found entity 21: embedded_system_nios2_gen2_0_cpu" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: embedded_system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: embedded_system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_gen2_0_cpu_test_bench " "Found entity 1: embedded_system_nios2_gen2_0_cpu_test_bench" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/reg32.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_mm_study_blinky.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_mm_study_blinky.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinkies " "Found entity 1: blinkies" {  } { { "Avalon_MM_Study_Blinky.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/Avalon_MM_Study_Blinky.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_mm_study_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file avalon_mm_study_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Avalon_MM_Study_Top " "Found entity 1: Avalon_MM_Study_Top" {  } { { "Avalon_MM_Study_Top.bdf" "" { Schematic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/Avalon_MM_Study_Top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32_avalon_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file reg32_avalon_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32_avalon_interface " "Found entity 1: reg32_avalon_interface" {  } { { "reg32_avalon_interface.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/reg32_avalon_interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/hex7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/hex7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "component_tutorial/hex7seg.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/hex7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805395 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "component_tutorial " "Elaborating entity \"component_tutorial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712072805479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system embedded_system:U0 " "Elaborating entity \"embedded_system\" for hierarchy \"embedded_system:U0\"" {  } { { "component_tutorial/component_tutorial.v" "U0" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/component_tutorial.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072805487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0 embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"embedded_system_nios2_gen2_0\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\"" {  } { { "component_tutorial/embedded_system/synthesis/embedded_system.v" "nios2_gen2_0" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/embedded_system.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072805506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0.v" "cpu" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072805518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_test_bench embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_test_bench:the_embedded_system_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_test_bench\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_test_bench:the_embedded_system_nios2_gen2_0_cpu_test_bench\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072805612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_register_bank_a_module embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_register_bank_a_module:embedded_system_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_register_bank_a_module:embedded_system_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "embedded_system_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072805626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_register_bank_a_module:embedded_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_register_bank_a_module:embedded_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072805667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_register_bank_a_module:embedded_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_register_bank_a_module:embedded_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072805678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_register_bank_a_module:embedded_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_register_bank_a_module:embedded_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072805678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072805678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072805678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072805678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072805678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072805678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072805678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072805678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072805678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072805678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072805678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072805678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072805678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072805678 ""}  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712072805678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vlc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vlc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vlc1 " "Found entity 1: altsyncram_vlc1" {  } { { "db/altsyncram_vlc1.tdf" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/db/altsyncram_vlc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072805720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072805720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vlc1 embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_register_bank_a_module:embedded_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vlc1:auto_generated " "Elaborating entity \"altsyncram_vlc1\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_register_bank_a_module:embedded_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vlc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072805720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_register_bank_b_module embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_register_bank_b_module:embedded_system_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_register_bank_b_module:embedded_system_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "embedded_system_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072805737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_oci embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072805753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_oci_debug embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_debug:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_debug:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072805778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_debug:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_debug:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072805800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_debug:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_debug:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072805805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_debug:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_debug:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072805805 ""}  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712072805805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_oci_break embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_break:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_break:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072805808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_oci_xbrk embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072805858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_oci_dbrk embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072805868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_oci_itrace embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072805876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_oci_dtrace embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072805885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_oci_td_mode embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|embedded_system_nios2_gen2_0_cpu_nios2_oci_td_mode:embedded_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|embedded_system_nios2_gen2_0_cpu_nios2_oci_td_mode:embedded_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "embedded_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072805940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072805948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo\|embedded_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo\|embedded_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072805983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo\|embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo\|embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072805989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo\|embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo\|embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072805995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_oci_pib embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_pib:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_pib:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072806000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_oci_im embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_im:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_im:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072806007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_avalon_reg embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_embedded_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_embedded_system_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072806017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_ocimem embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_system_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_system_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072806028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_ociram_sp_ram_module embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_system_nios2_gen2_0_cpu_nios2_ocimem\|embedded_system_nios2_gen2_0_cpu_ociram_sp_ram_module:embedded_system_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_system_nios2_gen2_0_cpu_nios2_ocimem\|embedded_system_nios2_gen2_0_cpu_ociram_sp_ram_module:embedded_system_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "embedded_system_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072806068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_system_nios2_gen2_0_cpu_nios2_ocimem\|embedded_system_nios2_gen2_0_cpu_ociram_sp_ram_module:embedded_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_system_nios2_gen2_0_cpu_nios2_ocimem\|embedded_system_nios2_gen2_0_cpu_ociram_sp_ram_module:embedded_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072806078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_system_nios2_gen2_0_cpu_nios2_ocimem\|embedded_system_nios2_gen2_0_cpu_ociram_sp_ram_module:embedded_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_system_nios2_gen2_0_cpu_nios2_ocimem\|embedded_system_nios2_gen2_0_cpu_ociram_sp_ram_module:embedded_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072806087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_system_nios2_gen2_0_cpu_nios2_ocimem\|embedded_system_nios2_gen2_0_cpu_ociram_sp_ram_module:embedded_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_system_nios2_gen2_0_cpu_nios2_ocimem\|embedded_system_nios2_gen2_0_cpu_ociram_sp_ram_module:embedded_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806087 ""}  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712072806087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3c71 " "Found entity 1: altsyncram_3c71" {  } { { "db/altsyncram_3c71.tdf" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/db/altsyncram_3c71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072806127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072806127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3c71 embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_system_nios2_gen2_0_cpu_nios2_ocimem\|embedded_system_nios2_gen2_0_cpu_ociram_sp_ram_module:embedded_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated " "Elaborating entity \"altsyncram_3c71\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_system_nios2_gen2_0_cpu_nios2_ocimem\|embedded_system_nios2_gen2_0_cpu_ociram_sp_ram_module:embedded_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072806128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072806142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_debug_slave_tck embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|embedded_system_nios2_gen2_0_cpu_debug_slave_tck:the_embedded_system_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|embedded_system_nios2_gen2_0_cpu_debug_slave_tck:the_embedded_system_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_embedded_system_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072806153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_debug_slave_sysclk embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|embedded_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_embedded_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|embedded_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_embedded_system_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_embedded_system_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072806200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "embedded_system_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072806253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072806258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806258 ""}  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712072806258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072806260 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072806267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072806731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072806841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_onchip_memory2_0 embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"embedded_system_onchip_memory2_0\" for hierarchy \"embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "component_tutorial/embedded_system/synthesis/embedded_system.v" "onchip_memory2_0" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/embedded_system.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072806881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072806891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072806904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file embedded_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"embedded_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712072806904 ""}  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712072806904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_duh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_duh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_duh1 " "Found entity 1: altsyncram_duh1" {  } { { "db/altsyncram_duh1.tdf" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/db/altsyncram_duh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072806947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072806947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_duh1 embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_duh1:auto_generated " "Elaborating entity \"altsyncram_duh1\" for hierarchy \"embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_duh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072806948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32_avalon_interface embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0 " "Elaborating entity \"reg32_avalon_interface\" for hierarchy \"embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0\"" {  } { { "component_tutorial/embedded_system/synthesis/embedded_system.v" "reg32_avalon_interface_0" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/embedded_system.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0\|reg32:U1 " "Elaborating entity \"reg32\" for hierarchy \"embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0\|reg32:U1\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/reg32_avalon_interface.v" "U1" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/reg32_avalon_interface.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0 embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"embedded_system_mm_interconnect_0\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "component_tutorial/embedded_system/synthesis/embedded_system.v" "mm_interconnect_0" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/embedded_system.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "reg32_avalon_interface_0_avalon_slave_0_translator" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:reg32_avalon_interface_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:reg32_avalon_interface_0_avalon_slave_0_agent\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "reg32_avalon_interface_0_avalon_slave_0_agent" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:reg32_avalon_interface_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:reg32_avalon_interface_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router:router " "Elaborating entity \"embedded_system_mm_interconnect_0_router\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router:router\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "router" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_default_decode embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router:router\|embedded_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"embedded_system_mm_interconnect_0_router_default_decode\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router:router\|embedded_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_001 embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"embedded_system_mm_interconnect_0_router_001\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_001:router_001\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "router_001" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_001_default_decode embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_001:router_001\|embedded_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"embedded_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_001:router_001\|embedded_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_002 embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"embedded_system_mm_interconnect_0_router_002\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_002:router_002\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_002_default_decode embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_002:router_002\|embedded_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"embedded_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_002:router_002\|embedded_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_003 embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"embedded_system_mm_interconnect_0_router_003\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_003:router_003\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "router_003" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_003_default_decode embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_003:router_003\|embedded_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"embedded_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_003:router_003\|embedded_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_cmd_demux embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"embedded_system_mm_interconnect_0_cmd_demux\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_cmd_demux_001 embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"embedded_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_cmd_mux embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"embedded_system_mm_interconnect_0_cmd_mux\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_cmd_mux_001 embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"embedded_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_rsp_demux embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"embedded_system_mm_interconnect_0_rsp_demux\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_rsp_mux embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"embedded_system_mm_interconnect_0_rsp_mux\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_rsp_mux_001 embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"embedded_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_avalon_st_adapter embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"embedded_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_irq_mapper embedded_system:U0\|embedded_system_irq_mapper:irq_mapper " "Elaborating entity \"embedded_system_irq_mapper\" for hierarchy \"embedded_system:U0\|embedded_system_irq_mapper:irq_mapper\"" {  } { { "component_tutorial/embedded_system/synthesis/embedded_system.v" "irq_mapper" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/embedded_system.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller embedded_system:U0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"embedded_system:U0\|altera_reset_controller:rst_controller\"" {  } { { "component_tutorial/embedded_system/synthesis/embedded_system.v" "rst_controller" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/embedded_system.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer embedded_system:U0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"embedded_system:U0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer embedded_system:U0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"embedded_system:U0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller embedded_system:U0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"embedded_system:U0\|altera_reset_controller:rst_controller_001\"" {  } { { "component_tutorial/embedded_system/synthesis/embedded_system.v" "rst_controller_001" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/embedded_system.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:h0 " "Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:h0\"" {  } { { "component_tutorial/component_tutorial.v" "h0" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/component_tutorial.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072807603 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1712072808244 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.04.02.23:46:51 Progress: Loading sldf7d93849/alt_sld_fab_wrapper_hw.tcl " "2024.04.02.23:46:51 Progress: Loading sldf7d93849/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072811238 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072813637 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072813775 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072817310 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072817392 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072817483 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072817588 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072817591 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072817592 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1712072818302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf7d93849/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf7d93849/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf7d93849/alt_sld_fab.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/db/ip/sldf7d93849/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072818499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072818499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072818570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072818570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072818573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072818573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072818636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072818636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072818712 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072818712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072818712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712072818773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072818773 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712072821009 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1712072821088 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1712072821088 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072821687 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712072822610 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/output_files/Avalon_MM_Study.map.smsg " "Generated suppressed messages file C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/output_files/Avalon_MM_Study.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072822915 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712072824966 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712072824966 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1715 " "Implemented 1715 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712072825140 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712072825140 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1552 " "Implemented 1552 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712072825140 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1712072825140 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712072825140 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712072825179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 23:47:05 2024 " "Processing ended: Tue Apr 02 23:47:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712072825179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712072825179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712072825179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712072825179 ""}
