                  TJA1024
                  Quad LIN 2.2A/SAE J2602 transceiver
                  Rev. 1 â€” 12 February 2015                                        Product data sheet
1. General description
              The TJA1024 is a quad LIN transceiver that provides the interface between a Local
              Interconnect Network (LIN) master/slave protocol controller and the physical bus in a LIN
              network. It comprises two independent and separated dual LIN transceiver blocks on a
              single die (only the ground pins GND1 and GND2 are connected internally) with dedicated
              supply pins (VBAT1 for LIN 1/LIN2 and VBAT2 for LIN3/LIN4).
              The TJA1024 is primarily intended for in-vehicle subnetworks using baud rates up to
              20 kBd and is compliant with LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A and SAE J2602. The
              TJA1024 is software compatible with the TJA1022, TJA1027 and TJA1029.
              The transmit data streams generated by the protocol controller are converted by the
              TJA1024 into optimized bus signals shaped to minimize ElectroMagnetic Emissions
              (EME). The LIN bus output pins are pulled HIGH via internal termination resistors. For a
              master application, an external resistor in series with a diode should be connected
              between pin VBATx and the respective LIN pins. The receivers detect receive data streams
              on the LIN bus input pins and transfer them via pins RXDx to the microcontroller.
              Power consumption is very low when all four transceivers are in Sleep mode. However,
              the TJA1024 can still be woken up via pins LINx and SLPx_N.
2. Features and benefits
          2.1 General
              ï®   Four LIN transceivers in a single package
              ï®   LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A and SAE J2602 compliant
              ï®   Baud rate up to 20 kBd
              ï®   Very low EME
              ï®   Very low current consumption in Sleep mode with remote LIN wake-up
              ï®   Input levels compatible with 3.3 V and 5 V devices
              ï®   Integrated termination resistors for LIN slave applications
              ï®   Passive behavior in unpowered state
              ï®   Operational during cranking pulse: full operation from 5 V upwards
              ï®   Undervoltage detection
              ï®   K-line compatible
              ï®   Leadless DHVQFN24 package (3.5 mm ï‚´ 5.5 mm) with improved Automated Optical
                  Inspection (AOI)
              ï® Dark green product (halogen free and Restriction of Hazardous Substances (RoHS)
                  compliant)
              ï® Software-compatible with the TJA1022, TJA1027 and TJA1029


NXP Semiconductors                                                                                                                         TJA1024
                                                                                                                  Quad LIN 2.2A/SAE J2602 transceiver
                   2.2 Protection
                          ï® Very high ElectroMagnetic Immunity (EMI)
                          ï® Very high ESD robustness: ï‚±8 kV according to IEC 61000-4-2 for pins LINx and VBATx
                          ï® Bus terminal and battery pins protected against transients in the automotive
                              environment (ISO 7637)
                          ï® Bus terminal short-circuit proof to battery and ground
                          ï® Thermally protected
                          ï® Initial TXD dominant check when switching to Normal mode
                          ï® TXD dominant time-out function
3. Quick reference data
Table 1.    Quick reference data
 Symbol Parameter                               Conditions                                                                    Min        Typ          Max            Unit
 VBAT     battery supply voltage                pins VBAT1 and VBAT2; limiting values                                         ï€­0.3       -            +42            V
                                                operating range                                                               5          -            18             V
 IBAT     battery supply current                 per pin (VBAT1 or VBAT2):
                                                     Sleep mode (both channels); bus recessive                                2.5        7            10             ï­A
                                                     (both channels); VLINx = VBATx; VSLPx_N = 0 V
                                                     Standby mode (both channels); bus recessive                              2.5        7            10             ï­A
                                                     (both channels); VLINx = VBATx; VSLPx_N = 0 V
                                                     Normal mode (both channels); bus recessive                               300        1600         3200           ï­A
                                                     (both channels); VTXDx = 5 V; VLINx = VBATx;
                                                     VSLPx_N = 5 V
 VLIN     voltage on pin LIN                     pins LIN1, LIN2, LIN3 and LIN4; limiting value;                              ï€­42        -            +42            V
                                                 with respect to GND and VBAT
 VESD     electrostatic discharge voltage       on pins LIN1, LIN2, LIN3, LIN4, VBAT1 and VBAT2; ï€­8                                      -            +8             kV
                                                according to IEC 61000-4-2
 Tvj      virtual junction temperature                                                                                        ï€­40        -            +150           ï‚°C
4. Ordering information
Table 2.    Ordering information
 Type number         Package
                     Name             Description                                                                                                 Version
 TJA1024HG           DHVQFN24         plastic dual in-line compatible thermal enhanced very thin quad flat                                        SOT815-1
                                      package; no leads; 24 terminals; body 3.5 ï‚´ 5.5 ï‚´ 0.85 mm
TJA1024                                     All information provided in this document is subject to legal disclaimers.        Â© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet                                        Rev. 1 â€” 12 February 2015                                                                                    2 of 25


NXP Semiconductors                                                                                                                 TJA1024
                                                                                                          Quad LIN 2.2A/SAE J2602 transceiver
5. Block diagram
                      7-$
                                                                        32:(5215(6(7$1'                                                  9%$7
                                                                    81'(592/7$*('(7(&7,21
            5;'
                                                                                                               9%$7
                                                                            %86
                                                                         7,0(5
          6/3B1
                                                                                                                                    
                                                                                                                                              /,1
                              '20
            7;'
                              7,0(5
                   
            5;'                       &21752/
                                                                                                               9%$7
                                                                            %86
                                                                         7,0(5
          6/3B1
                                                                                                                                    
                                                                                                                                              /,1
                              '20
            7;'
                              7,0(5
                                                                          7(03(5$785(
                                                                           3527(&7,21
                   
            5;'
                                                                          7(03(5$785(
                                                                           3527(&7,21
                                                                                                              9%$7
          6/3B1                                                            %86
                                                                          7,0(5
                                                                                                                                    
                                                                                                                                              /,1
                              '20
            7;'
                              7,0(5
                   
            5;'
                                       &21752/
                                                                                                             9%$7
          6/3B1                                                            %86
                                                                          7,0(5
                                                                                                                                    
                                                                                                                                              /,1
                             '20
            7;'
                              7,0(5
            *1'   
                                                                        32:(5215(6(7$1'                                                  9%$7
            *1'                                                   81'(592/7$*('(7(&7,21
                                                                                                                             DDD
  Fig 1.   Block diagram
TJA1024                             All information provided in this document is subject to legal disclaimers.        Â© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet                                Rev. 1 â€” 12 February 2015                                                                                    3 of 25


NXP Semiconductors                                                                                                                                    TJA1024
                                                                                                                 Quad LIN 2.2A/SAE J2602 transceiver
6. Pinning information
                     6.1 Pinning
                                                                                                5;'
                                                                                                                  QQ
                                                                  WHUPLQDO
                                                                 LQGH[DUHD
                                                                                                
                                                                     6/3B1                                                QF
                                                                         7;'                                              /,1
                                                                        5;'                                               9%$7
                                                                     6/3B1                                                /,1
                                                                         7;'                                              *1'
                                                                                               7-$+*
                                                                        5;'                                               QF
                                                                     6/3B1                                                /,1
                                                                         7;'                                              9%$7
                                                                        5;'                                              /,1
                                                                     6/3B1                                               *1'
                                                                                                7;' 
                                                                                                                 QF      DDD
                                                                                          7UDQVSDUHQWWRSYLHZ
                          Fig 2.    Pin configuration diagram
                     6.2 Pin description
                         Table 3.    Pin description
                         Symbol       Pin             Description
                         RXD1         1               receive data output 1 (open-drain); active LOW after a wake-up event
                         SLP1_N       2               sleep control input 1 (active LOW); resets wake-up request on RXD1
                         TXD1         3               transmit data input 1
                         RXD2         4               receive data output 2 (open-drain); active LOW after a wake-up event
                         SLP2_N       5               sleep control input 2 (active LOW); resets wake-up request on RXD2
                         TXD2         6               transmit data input 2
                         RXD3         7               receive data output 3 (open-drain); active LOW after a wake-up event
                         SLP3_N       8               sleep control input 3 (active LOW); resets wake-up request on RXD2
                         TXD3         9               transmit data input 3
                         RXD4         10              receive data output 4 (open-drain); active LOW after a wake-up event
                         SLP4_N       11              sleep control input 4 (active LOW); resets wake-up request on RXD2
                         TXD4         12              transmit data input 4
                         n.c.         13              not connected
                         GND2[1]      14              ground connection for LIN3 and LIN4
                         LIN4         15              LIN bus line 4 input/output
                         VBAT2        16              battery supply for LIN3 and LIN4
                         LIN3         17              LIN bus line 3 input/output
                         n.c.         18              not connected
TJA1024                                     All information provided in this document is subject to legal disclaimers.                Â© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet                                       Rev. 1 â€” 12 February 2015                                                                                             4 of 25


NXP Semiconductors                                                                                                                    TJA1024
                                                                                                             Quad LIN 2.2A/SAE J2602 transceiver
                   Table 3.      Pin description â€¦continued
                    Symbol        Pin             Description
                    GND1[1]       19              ground connection for LIN1 and LIN2
                    LIN2          20              LIN bus line 2 input/output
                    VBAT1         21              battery supply for LIN1 and LIN2
                    LIN1          22              LIN bus line 1 input/output
                    n.c.          23              not connected
                    n.c.          24              not connected
                   [1]   For enhanced thermal and electrical performance, the exposed center pad of the DHVQFN24 package
                         should be soldered to board ground (and not to any other voltage level).
TJA1024                                All information provided in this document is subject to legal disclaimers.        Â© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet                                   Rev. 1 â€” 12 February 2015                                                                                    5 of 25


NXP Semiconductors                                                                                                                      TJA1024
                                                                                                               Quad LIN 2.2A/SAE J2602 transceiver
7. Functional description
                       The TJA1024 is the interface between the LIN master/slave protocol controller and the
                       physical bus in a LIN network. According to the Open System Interconnect (OSI) model,
                       this interface is the LIN physical layer.
                       The LIN transceivers are optimized for, but not limited to, automotive applications with
                       excellent ElectroMagnetic Compatibility (EMC) performance.
                   7.1 LIN 2.x/SAE J2602 compliant
                       The TJA1024 is fully LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A and SAE J2602 compliant. The
                       LIN physical layer is independent of higher OSI model layers (e.g. the LIN protocol).
                       Consequently, nodes containing a LIN 2.2A-compliant physical layer can be combined,
                       without restriction, with LIN physical layer nodes that comply with earlier revisions
                       (LIN 1.0, LIN 1.1, LIN 1.2, LIN 1.3, LIN 2.0, LIN 2.1 and LIN 2.2).
                   7.2 Operating modes
                       The transceivers are fully operational in Normal mode. A low-power Sleep mode is also
                       supported, as well as a Reset mode. Standby mode facilitates the transition between
                       Sleep and Normal modes.
                       The transceivers operate independently (except in Reset mode; see Section 7.2.4), so
                       one transceiver can be in Normal mode while another is in Sleep or Standby etc. Power
                       consumption is at a minimum when all four transceivers are in Sleep mode.
                7.2.1 Normal mode
                       In Normal mode, the TJA1024 can transmit and receive data via the LIN bus lines. The
                       transceivers operate independently, so one can be active while the others are off.
                       A transceiver switches from Sleep or Standby mode to Normal mode if SLPx_N is held
                       HIGH for tgotonorm. If SLPx_N is held LOW for tgotosleep, the transceiver switches from
                       Normal to Sleep mode.
                       The receivers detect data streams on the LIN bus lines (via pins LINx) and transfer the
                       input via pins RXDx to the microcontroller (see Figure 6): HIGH for a recessive level and
                       LOW for a dominant level on the bus. The receivers have supply-voltage related
                       thresholds with hysteresis and integrated filters to suppress bus line noise.
                       Transmit data streams from the protocol controller are detected on the TXDx pins and are
                       converted by the transmitters into optimized bus signals shaped to minimize EME. The
                       LIN bus output pins are pulled HIGH via internal slave termination resistors. For a master
                       application, an external resistor in series with a diode should be connected between pin
                       VBATx and the appropriate LINx pin (see Figure 6).
TJA1024                                  All information provided in this document is subject to legal disclaimers.        Â© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet                                     Rev. 1 â€” 12 February 2015                                                                                    6 of 25


NXP Semiconductors                                                                                                                                         TJA1024
                                                                                                                            Quad LIN 2.2A/SAE J2602 transceiver
                                                                                IDOOLQJ9%$7[9WK 325 /
                                             5HVHW
                                         5;'[IORDWLQJ
                                         7UDQVPLWWHURII
                                                                                                                           1RUPDO[
                                                                                                                     5;'[GDWDRXWSXW
                                                                                                                      7UDQVPLWWHURQ 
                    ULVLQJ9%$7[!9WK 325 +        W 6/3[B1  !WJRWRQRUP
                                                                                                                                     W 6/3[B1  !WJRWRQRUP
                                                                                           W 6/3[B1  !WJRWRVOHHS
                                         6OHHS[ 
                                       5;'[IORDWLQJ                                                                                     6WDQGE\[
                                       7UDQVPLWWHURII                                                                                  5;'[/2: 
                                                                                                                                         7UDQVPLWWHURII
                                                                      W /,1[ ÄºDIWHU/,1[  !WZDNH GRP /,1
                                                                                                                                                     DDD
        (1) A positive edge on SLPx_N triggers a transition to Normal mode in the corresponding LIN transceiver; the LIN transmitter is
            enabled once TXDx goes HIGH. In the event of thermal shutdown, the transceivers in the affected dual transceiver block are
            shut down (each block has its own temperature detection so the other two transceivers are not affected).
        (2) Power dissipation is at a minimum when all four transceivers are in Sleep mode.
        (3) When a transceiver switches to Standby mode in response to a LIN bus wake-up event, the associated RXDx pin will be LOW
            to indicate which LIN channel was the source of the wake-up request.
  Fig 3.    State diagram
                    7.2.2 Sleep mode
                               A transceiver will switch to Sleep mode from Normal mode if SLPx_N is held LOW for
                               tgotosleep. The relevant LIN transmit path is disabled as soon as SLPx_N goes LOW.
                               Power consumption is very low when all four transceivers are in Sleep mode.
                               The voltage levels on LINx and TXDx have no effect on a transition to Sleep mode. So the
                               transceiver switches to Sleep mode even if TXDx is held LOW or there is a continuous
                               dominant level on LINx (e.g. due to a short circuit to ground).
                               Although current consumption is extremely low when all four transceivers are in Sleep
                               mode, the TJA1024 can still be woken up remotely via the LIN bus pins or by the
                               microcontroller via pins SLPx_N. Filters on the receiver inputs (LIN1 to LIN4) and on pins
                               SLPx_N prevent unwanted wake-up events occurring due to automotive transients or
TJA1024                                               All information provided in this document is subject to legal disclaimers.             Â© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet                                                  Rev. 1 â€” 12 February 2015                                                                                         7 of 25


NXP Semiconductors                                                                                                                        TJA1024
                                                                                                                Quad LIN 2.2A/SAE J2602 transceiver
                      radio frequency interference. To be valid, all wake-up events must be maintained for a
                      specific length of time (twake(dom)LIN for a remote wake-up and tgotonorm for a wake-up via
                      SLPx_N). Pin RXDx is floating when a transceiver is in Sleep mode.
                      If a remote wake-up event (see Figure 4) is detected on one of the LIN bus lines, the
                      associated transceiver switches to Standby mode. A wake-up initiated by the
                      microcontroller (SLPx_N HIGH for tgotonorm) will cause the relevant transceiver to switch to
                      Normal mode while the other transceivers remains in their current state.
                7.2.3 Standby mode
                      Standby mode is an intermediate mode between Sleep and Normal modes. A transceiver
                      switches from Sleep mode to Standby mode in response to a LIN bus wake-up event. Pin
                      RXDx goes low to indicate the source of the remote wake-up to the microcontroller (LIN1,
                      LIN2, LIN3 or LIN4). A transceiver switches from Standby to Normal mode if the
                      microcontroller holds SLPx_N HIGH for tgotonorm.
                7.2.4 Reset mode
                      When the voltage on VBATx drops below the LOW-level power-on reset threshold,
                      Vth(POR)L, the associated dual transceiver block (LIN1/LIN2 and/or LIN3/LIN4) switches to
                      Reset mode. All input signals are ignored and all output drivers are off for the affected
                      transceivers. When the voltage on VBATx rises again above the HIGH-level power-on reset
                      threshold, Vth(POR)H, the transceivers switch to Sleep mode.
                      Table 4.      Operating modes
                       Mode            SLPx_N             RXDx                                      Transmitter x        Description
                       Reset           x                  floating                                  off                  all inputs ignored; all output
                                                                                                                         drivers off
                       Sleep x[1]      0                  floating                                  off                  no wake-up request detected
                       Standby   x[2]  0                  LOW[3]                                    off                  remote wake-up request
                                                                                                                         detected
                       Normal x        1                  HIGH: recessive                           on/off[4]            bus signal shaping enabled
                                                          LOW: dominant
                      [1]  Both transceivers in the associated dual transceiver block enter Sleep mode after a power-on reset (e.g.
                           after switching on VBATx).
                      [2]  The appropriate transceiver switches automatically to Standby x mode if a remote LINx wake-up event is
                           detected in Sleep x mode.
                      [3]  RXDx is LOW to indicate the source of the remote wake-up request; RXDx goes HIGH in response to a
                           positive edge on pin SLPx_N.
                      [4]  A positive edge on SLPx_N triggers a transition to Normal mode; the transmitter will be off if TXDx is LOW
                           and will be enabled as soon as TXDx goes HIGH.
TJA1024                                   All information provided in this document is subject to legal disclaimers.         Â© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet                                      Rev. 1 â€” 12 February 2015                                                                                     8 of 25


NXP Semiconductors                                                                                                                      TJA1024
                                                                                                               Quad LIN 2.2A/SAE J2602 transceiver
                   7.3 Transceiver wake-up
                7.3.1 Remote wake-up via the LIN bus
                       A falling edge on pin LINx followed by a LOW level maintained for twake(dom)LIN followed by
                       a rising edge on pin LINx triggers a remote wake-up (see Figure 4). It should be noted that
                       the time period twake(dom)LIN is measured either in Normal mode while TXDx is HIGH, or in
                       Sleep mode irrespective of the status of pin TXDx.
                                                                      /,1UHFHVVLYH
                                                                                                                                             9%86UHF
                                   9/,1[       9%86GRP                       WZDNH GRP /,1
                                          /,1GRPLQDQW
                                                                                                                                             JURXQG
                                                    VOHHSPRGH                                                                        VWDQGE\PRGH
                                                                                                                                           DDD
                         Fig 4.   Remote wake-up behavior
                7.3.2 Wake-up via SLPx_N
                       If SLPx_N is held HIGH for tgotonorm, the transceiver switches from Sleep mode to Normal
                       mode.
                   7.4 Operation during automotive cranking pulses
                       TJA1024 remains fully operational during automotive cranking pulses because the LIN
                       transceivers are fully specified down to VBATx = 5 V.
                   7.5 Operation when supply voltage is outside specified operating range
                       If VBAT1 and/or VBAT2 > 18 V or < 5 V, the respective dual transceiver block may remain
                       operational, but parameter values cannot be guaranteed to remain within the operating
                       ranges specified in Table 7 and Table 8 for the relevant transceiver block (LIN1/LIN2 or
                       LIN3/LIN4).
                       In Normal mode:
                         â€¢ If the input level on pin TXDx is HIGH, the LIN transmitter output on pin LINx will be
                            recessive.
                         â€¢ If the input level on pin LINx is recessive, the receiver output on pin RXDx will be
                            HIGH.
                         â€¢ If the voltage on pin VBATx rises to 27 V (e.g. during an automotive jump-start), the
                            total LIN network pull-up resistance should be greater than 680 ï— and the total LIN
                            network capacitance should be less than 6.8 nF to ensure reliable LIN data transfer.
                         â€¢ If the voltage on pin VBATx drops below the LOW-level VBAT LOW threshold,
                            Vth(VBATL)L, the active LIN transmit path(s) is interrupted and both associated LIN
                            outputs will be recessive. The previously active LIN transmit path(s) is switched on
                            again when VBATx rises above Vth(VBATL)H and pin TXDx is HIGH.
TJA1024                                  All information provided in this document is subject to legal disclaimers.        Â© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet                                     Rev. 1 â€” 12 February 2015                                                                                    9 of 25


NXP Semiconductors                                                                                                                      TJA1024
                                                                                                               Quad LIN 2.2A/SAE J2602 transceiver
                       If the voltage on pin VBATx drops below the LOW-level power-on reset threshold, Vth(POR)L,
                       the associated transceivers switch to Reset mode (i.e. the output drivers are disabled and
                       the inputs are ignored). When the voltage on VBATx rises again above Vth(POR)H, the
                       transceivers will switch to Sleep mode.
                   7.6 Fail-safe features
                       Pin TXDx is pulled down to ground in order to force a predefined level on the transmit data
                       input if the pin is disconnected.
                       Pin SLPx_N is pulled down to ground to ensure that the transceiver is forced to Sleep x
                       mode if SLPx_N is disconnected.
                       Pins RXD1 and RXD2 are set floating if VBAT1 is disconnected. Pins RXD3 and RXD4 are
                       set floating if VBAT2 is disconnected.
                       The current in the transmitter output stage is limited to protect the transmitter against short
                       circuits to pins VBATx or GNDx.
                       A loss of power (pins VBATx and GNDx) has no impact on the bus lines or on the
                       microcontroller. No reverse currents flow from the bus lines into the LINx pins. The current
                       path from VBATx to LINx via the integrated LIN slave termination resistors remains. The
                       TJA1024 can be disconnected from the power supply without influencing the LIN buses.
                       The output drivers on pins LIN1, LIN2, LIN3 and LIN4 are protected against
                       overtemperature conditions. If the junction temperature at one of the transceiver blocks
                       exceeds the shutdown junction temperature, Tj(sd), the thermal protection circuit disables
                       the relevant output drivers (LIN1/LIN2 or LIN3/LIN4). The drivers are enabled again when
                       the junction temperature falls below Tj(sd) and pin TXDx is HIGH.
                       The initial TXD dominant check prevents the bus being driven to a permanent dominant
                       state (blocking all network communications) if pin TXDx is forced permanently LOW by a
                       hardware and/or software application failure. The input level on TXDx is checked after a
                       transition to Normal mode. If TXDx is LOW, the transmit path remains disabled and is only
                       enabled when TXDx goes HIGH.
                       Once the transmitter has been enabled, a TXD dominant time-out timer is started every
                       time pin TXDx goes LOW. If the LOW state on pin TXDx persists for longer than the TXD
                       dominant time-out time (tto(dom)TXD), the transmitter is disabled, releasing the bus line to
                       recessive state. The TXD dominant time-out timer is reset when pin TXDx goes HIGH.
TJA1024                                  All information provided in this document is subject to legal disclaimers.        Â© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet                                     Rev. 1 â€” 12 February 2015                                                                                  10 of 25


NXP Semiconductors                                                                                                                                 TJA1024
                                                                                                                         Quad LIN 2.2A/SAE J2602 transceiver
8. Limiting values
Table 5.       Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). All voltages are referenced to pin GND, unless
otherwise specified. Positive currents flow into the IC.
 Symbol            Parameter                                     Conditions                                                           Min            Max                     Unit
 VBAT              battery supply voltage                        pins VBAT1 and VBAT2                                                 ï€­0.3           +42                     V
 VTXD              voltage on pin TXD                            pins TXD1 to TXD4                                                    ï€­0.3           +7                      V
 VRXD              voltage on pin RXD                            pins RXD1 to RXD4                                                    ï€­0.3           +7                      V
 VSLP_N            voltage on pin SLP_N                          pins SLP1_N to SLP4_N                                                ï€­0.3           +7                      V
 VLIN              voltage on pin LIN                            pins LIN1 to LIN4; with respect to GND                               ï€­42            +42                     V
                                                                 and VBAT
 ï¼ï„V(LIN1-LIN2)ï¼   voltage difference between pin                                                                                     -              42                      V
                   LIN1 and pin LIN2 (absolute
                   value)
 ï¼ï„V(LIN3-LIN4)ï¼   voltage difference between pin                                                                                     -              42                      V
                   LIN3 and pin LIN4 (absolute
                   value)
 VESD              electrostatic discharge voltage
                      according to IEC 61000-4-2                 on pins LINx, VBATx                                              [1] ï€­8             +8                      kV
                      human body model                           on pins LINx, VBATx                                              [2] ï€­8             +8                      kV
                                                                 on pins TXDx, RXDx and SLPx_N                                    [2] ï€­2             +2                      kV
                      charge device model                        all pins                                                             ï€­750           +750                    V
                      machine model                              all pins                                                         [3] ï€­200           +200                    V
 Tvj               virtual junction temperature                                                                                   [4] ï€­40            +150                    ï‚°C
 Tstg              storage temperature                                                                                                ï€­55            +150                    ï‚°C
[1]   Equivalent to discharging a 150 pF capacitor through a 330 ï— resistor.
[2]   Equivalent to discharging a 100 pF capacitor through a 1.5 kï— resistor.
[3]   Equivalent to discharging a 200 pF capacitor through a 10 ï— resistor and a 0.75 ï­H coil.
[4]   Junction temperature in accordance with IEC 60747-1. An alternative definition is: Tj = Tamb + P ï‚´ Rth(j-a), where Rth(j-a) is a fixed value.
      The rating for Tvj limits the allowable combinations of power dissipation (P) and ambient temperature (Tamb).
9. Thermal characteristics
Table 6.       Thermal characteristics
 Symbol         Parameter                                                                Conditions                                                    Value                 Unit
 Rth(j-a)       thermal resistance from junction to ambient                              dual-layer board                                        [1]   68                    K/W
                                                                                         four-layer board                                        [2]   39                    K/W
[1]   According to JEDEC JESD51-2, JESD51-5 and JESD51-3 at natural convection on 1s board with thermal via array under the exposed
      pad connected to the second copper layer.
[2]   According to JEDEC JESD51-2, JESD51-5 and JESD51-7 at natural convection on 2s2p board. Board with two inner copper layers
      (thickness: 35 ï­m) and thermal via array under the exposed pad connected to the first inner copper layer.
TJA1024                                            All information provided in this document is subject to legal disclaimers.         Â© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet                                               Rev. 1 â€” 12 February 2015                                                                                   11 of 25


NXP Semiconductors                                                                                                                          TJA1024
                                                                                                                   Quad LIN 2.2A/SAE J2602 transceiver
10. Static characteristics
Table 7.     Static characteristics
VBAT = 5 V to 18 V; Tvj = ï€­40 ï‚°C to +150 ï‚°C; RL(LIN-VBAT) = 500 ï—; all voltages are referenced to pin GND; positive currents
flow into the IC; typical values are given at VBAT = 12 V; unless otherwise specified.[1]
 Symbol          Parameter                      Conditions                                                              Min       Typ           Max                     Unit
 Supply
 VBAT            battery supply voltage         pins VBAT1 and VBAT2                                                    5         -             18                      V
 IBAT            battery supply current         per pin (VBAT1 or VBAT2):
                                                     Sleep mode (both channels);                                        2.5       7             10                      ï­A
                                                     bus recessive (both channels);
                                                     VLINx = VBATx; VSLPx_N = 0 V
                                                     Sleep mode (both channels);                                        300       800           3200                    ï­A
                                                     bus dominant (both channels);
                                                     VLINx = 0 V; VSLPx_N = 0 V;
                                                     VBATx = 12 V
                                                     Standby mode (both channels);                                      2.5       7             10                      ï­A
                                                     bus recessive (both channels);
                                                     VLINx = VBATx; VSLPx_N = 0 V
                                                     Standby mode (both channels);                                      200       600           2000                    ï­A
                                                     bus dominant (both channels);
                                                     VLINx = 0 V; VSLPx_N = 0 V;
                                                     VBATx = 12 V
                                                     Normal mode (both channels);                                       300       1600          3200                    ï­A
                                                     bus recessive (both channels);
                                                     VTXDx = 5 V; VLINx = VBATx;
                                                     VSLPx_N = 5 V
                                                     Normal mode (both channels);                                       1         4             10                      mA
                                                     bus dominant (both channels);
                                                     VTXDx = 0 V; VSLPx_N = 5 V;
                                                     VBATx = 12 V
 Undervoltage reset
 Vth(POR)L       LOW-level power-on reset power-on reset                                                                1.6       3.1           3.9                     V
                 threshold voltage
 Vth(POR)H       HIGH-level power-on reset                                                                              2.3       3.4           4.3                     V
                 threshold voltage
 Vhys(POR)       power-on reset hysteresis                                                                          [2] 0.05      0.3           1                       V
                 voltage
 Vth(VBATL)L     LOW-level VBAT LOW                                                                                     3.9       4.4           4.7                     V
                 threshold voltage
 Vth(VBATL)H     HIGH-level VBAT LOW                                                                                    4.2       4.7           4.9                     V
                 threshold voltage
 Vhys(VBATL)     VBAT LOW hysteresis                                                                                [2] 0.15      0.3           0.6                     V
                 voltage
 Pins TXDx and SLPx_N
 VIH             HIGH-level input voltage                                                                               2         -             7                       V
 VIL             LOW-level input voltage                                                                                ï€­0.3      -             +0.8                    V
 Vhys            hysteresis voltage                                                                                 [2] 50        200           400                     mV
TJA1024                                      All information provided in this document is subject to legal disclaimers.        Â© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet                                         Rev. 1 â€” 12 February 2015                                                                                  12 of 25


NXP Semiconductors                                                                                                                                TJA1024
                                                                                                                       Quad LIN 2.2A/SAE J2602 transceiver
Table 7.       Static characteristics â€¦continued
VBAT = 5 V to 18 V; Tvj = ï€­40 ï‚°C to +150 ï‚°C; RL(LIN-VBAT) = 500 ï—; all voltages are referenced to pin GND; positive currents
flow into the IC; typical values are given at VBAT = 12 V; unless otherwise specified.[1]
 Symbol            Parameter                        Conditions                                                              Min         Typ           Max                     Unit
 Rpd               pull-down resistance             on TXDx                                                                 50          125           325                     kï—
                                                    on SLPx_N                                                               100         250           650                     kï—
 IIL               LOW-level input current          VTXDx = 0 V or VSLPx_N = 0 V                                            ï€­5          -             +5                      ï­A
 Pin RXDx (open-drain)
 IOL               LOW-level output current         VRXDx = 0.4 V                                                           2           -             -                       mA
 ILH               HIGH-level leakage                                                                                   [2] ï€­5          -             +5                      ï­A
                   current
 Pin LINx
 IBUS_LIM          current limitation for driver VBAT = 18 V; VLINx = 18 V;                                                 40          -             100                     mA
                   dominant state                   VTXDx = 0 V
 IBUS_PAS_dom      receiver dominant input          VBAT = 12 V; VLINx = 0 V;                                           [2] ï€­600        -             -                       ï­A
                   leakage current including        VTXDx = 5 V
                   pull-up resistor
 IBUS_PAS_rec      receiver recessive input         VBAT = 5 V; VLINx = 18 V;                                           [2] -           0             1                       ï­A
                   leakage current                  VTXDx = 5 V
 IBUS_NO_GND       loss-of-ground bus current VBAT = 18 V; VLINx = 0 V                                                  [2] ï€­750        -             +10                     ï­A
 IBUS_NO_BAT       loss-of-battery bus current VBAT = 0 V; VLINx = 18 V                                                 [2] -           -             1                       ï­A
 VBUSdom           receiver dominant state                                                                                  -           -             0.4VBAT                 V
 VBUSrec           receiver recessive state                                                                                 0.6VBAT     -             -                       V
 VBUS_CNT          receiver center voltage          VBUS_CNT =                                                              0.475VBAT 0.5VBAT 0.525VBAT V
                                                    (VBUSdom + VBUSrec) / 2
 VHYS              receiver hysteresis voltage VHYS = VBUSrec ï€­ VBUSdom                                                     -           -             0.175VBAT V
 VSerDiode         voltage drop at the serial       in pull-up path with Rslave;                                        [2] 0.4         -             1.0                     V
                   diode                            ISerDiode = 0.9 mA
 VO(dom)           dominant output voltage          Normal mode; VTXDx = 0 V;                                           [2] -           -             1.4                     V
                                                    VBAT = 7.0 V
                                                    Normal mode; VTXDx = 0 V;                                           [2] -           -             2.0                     V
                                                    VBAT = 18 V
 Rslave            slave resistance                                                                                         20          30            60                      kï—
 CLIN              capacitance on pin LIN           pins LIN1 and LIN2; with respect                                    [2] -           -             20                      pF
                                                    to GND
 Thermal shutdown
 Tj(sd)            shutdown junction                                                                                    [2] 150         -             200                     ï‚°C
                   temperature
[1]   All parameters are guaranteed over the virtual junction temperature range by design. Factory testing uses correlated test conditions to
      cover the specified temperature and power supply voltage range.
[2]   Not tested in production; guaranteed by design.
TJA1024                                          All information provided in this document is subject to legal disclaimers.          Â© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet                                             Rev. 1 â€” 12 February 2015                                                                                    13 of 25


NXP Semiconductors                                                                                                                                    TJA1024
                                                                                                                         Quad LIN 2.2A/SAE J2602 transceiver
11. Dynamic characteristics
Table 8.        Dynamic characteristics
VBAT = 5 V to 18 V; Tvj = ï€­40 ï‚°C to +150 ï‚°C; RL(LIN-VBAT) = 500 ï—; all voltages are referenced to pin GND; positive currents
flow into the IC; typical values are given at VBAT = 12 V, unless otherwise specified.[1]
 Symbol                  Parameter                        Conditions                                                                     Min        Typ          Max            Unit
 Duty cycles
 ï¤1                      duty cycle 1                     Vth(rec)(max) = 0.744 ï‚´ VBAT;                                        [2][4][5] 0.396 -                 -
                                                          Vth(dom)(max) = 0.581 ï‚´ VBAT;
                                                          tbit = 50 ï­s; VBAT = 7 V to 18 V
                                                          Vth(rec)(max) = 0.768 ï‚´ VBAT;                                        [2][4][5] 0.396 -                 -
                                                          Vth(dom)(max) = 0.6 ï‚´ VBAT;
                                                          tbit = 50 ï­s; VBAT = 5 V to 7 V
 ï¤2                      duty cycle 2                     Vth(rec)(min) = 0.422 ï‚´ VBAT;                                        [3][4][5] -          -            0.581
                                                          Vth(dom)(min) = 0.284 ï‚´ VBAT;
                                                          tbit = 50 ï­s; VBAT = 7.6 V to 18 V
                                                          Vth(rec)(min) = 0.405 ï‚´ VBAT;                                        [3][4][5] -          -            0.581
                                                          Vth(dom)(min) = 0.271 ï‚´ VBAT;
                                                          tbit = 50 ï­s; VBAT = 5.6 V to 7.6 V
 ï¤3                      duty cycle 3                     Vth(rec)(max) = 0.778 ï‚´ VBAT;                                        [2][4][5] 0.417 -                 -
                                                          Vth(dom)(max) = 0.616 ï‚´ VBAT;
                                                          tbit = 96 ï­s; VBAT = 7 V to 18 V
                                                          Vth(rec)(max) = 0.805 ï‚´ VBAT;                                        [2][4][5] 0.417 -                 -
                                                          Vth(dom)(max) = 0.637 ï‚´ VBAT;
                                                          tbit = 96 ï­s; VBAT = 5 V to 7 V
 ï¤4                      duty cycle 4                     Vth(rec)(min) = 0.389 ï‚´ VBAT;                                        [3][4][5] -          -            0.590
                                                          Vth(dom)(min) = 0.251 ï‚´ VBAT;
                                                          tbit = 96 ï­s; VBAT = 7.6 V to 18 V
                                                          Vth(rec)(min) = 0.372 ï‚´ VBAT                                         [3][4][5] -          -            0.590
                                                          Vth(dom)(min) = 0.238 ï‚´ VBAT
                                                          tbit = 96 ï­s; VBAT = 5.6 V to 7.6 V
 Timing characteristics
 trx_pd                  receiver propagation             rising and falling;                                                        [5] -          -            6              ï­s
                         delay                            CRXDx = 20 pF; RRXDx = 2.4 kï—
 trx_sym                 receiver propagation             CRXDx = 20 pF; RRXDx = 2.4 kï—;                                             [5] ï€­2         -            +2             ï­s
                         delay symmetry                   rising edge with respect to falling edge
 twake(dom)LIN           LIN dominant wake-up             Sleep mode                                                                     30         80           150            ï­s
                         time
 tgotonorm               go to normal time                time period for mode change from Sleep                                         2          6            10             ï­s
                                                          or Standby mode to Normal mode
 tinit(norm)             normal mode                                                                                                     7          -            20             ï­s
                         initialization time
 tgotosleep              go to sleep time                 time period for mode change from                                               2          6            10             ï­s
                                                          Normal to Sleep mode
 tto(dom)TXD             TXD dominant time-out            timer started at falling edge on TXDx                                          6          12           50             ms
                         time
[1]     All parameters are guaranteed over the virtual junction temperature range by design. Factory testing uses correlated test conditions to
        cover the specified temperature and power supply voltage ranges.
TJA1024                                            All information provided in this document is subject to legal disclaimers.            Â© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet                                               Rev. 1 â€” 12 February 2015                                                                                      14 of 25


NXP Semiconductors                                                                                                                                                     TJA1024
                                                                                                                                            Quad LIN 2.2A/SAE J2602 transceiver
                   t bus ï€¨ rec ï€© ï€¨ min ï€©
[2]    ï¤1ï€¬ ï¤3 = ------------------------------- . Variable tbus(rec)(min) is illustrated in the LIN timing diagram in Figure 5.
                       2 ï‚´ t bit
                   t bus ï€¨ rec ï€© ï€¨ max ï€©
[3]    ï¤2ï€¬ ï¤4 = -------------------------------- . Variable tbus(rec)(max) is illustrated in the LIN timing diagram in Figure 5.
                        2 ï‚´ t bit
[4]    Bus load conditions: CBUS = 1 nF and RBUS = 1 kï—; CBUS = 6.8 nF and RBUS = 660 ï—; CBUS = 10 nF and RBUS = 500 ï—.
[5]    See timing diagram in Figure 5.
                                                      WELW                                       WELW
          97;'[
                                                                 WEXV GRP PD[                                    WEXV UHF PLQ
                                                                                                                                                          9WK UHF PD[
                                                                                                                                                                              WKUHVKROGVRI
                                                                                                                                                                              UHFHLYLQJQRGH
                                                                                                                                                          9WK GRP PD[
                  /,1[%86
         9%$7[                                                   WEXV GRP PLQ                                   WEXV UHF PD[
                      VLJQDO
                                                                                                                                                          9WK UHF PLQ
                                                                                                                                                                              WKUHVKROGVRI
                                                                                                                                                                              UHFHLYLQJQRGH
                                                                                                                                                          9WK GRP PLQ
                                 WU[BSGI                                                                            WU[BSGU                       WU[BSGI
                95;'[
      UHFHLYLQJ
        QRGH
                                                 WU[BSGI                                                 WU[BSGU                          WU[BSGI
                9
      UHFHLYLQJ 5;'[
        QRGH                                                                                                                                                                        DDD
  Fig 5.      Timing diagram of LIN transceiver duty cycle
TJA1024                                                               All information provided in this document is subject to legal disclaimers.          Â© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet                                                                  Rev. 1 â€” 12 February 2015                                                                                    15 of 25


NXP Semiconductors                                                                                                                             TJA1024
                                                                                                                     Quad LIN 2.2A/SAE J2602 transceiver
12. Application information
                  12.1 Application diagram
                                                                                9(&8                                                           /,1%86              /,1%86
                                                                                                                                                /,1(                /,1(
                                                     %$77(5<
                                               9
                                                9
                                                                                                            RQO\IRU
                                                                                                        PDVWHUQRGH
                                                                       9%$7        9%$7
                                                                                                                    NÈ  NÈ NÈ     NÈ
            9''                              5;'                               
                  5;                                   
                                             7;'
                  7;                                   
                                             5;'                                           /,1
                  5;                                                               
                                                                                                              
                                             7;'
                  7;                                   
                                           6/3B1
                  3[[                                                                     /,1
                                                                                     
                                                                                                              
                                           6/3B1
        0,&52    3[\                                  
     &21752//(5                                                  7-$
                                             5;'
                  5;                                                                      /,1
                                                                                     
                                             7;'                                                             
                  7;                                   
                                             5;'
                  5;                                   
                                                                                            /,1
                                                                                     
                                             7;'                                                             
                  7;                                   
                                           6/3B1
                  3[[                                  
                                           6/3B1
                  3[\                                  
           *1'                                                              
                                                                                                                                                             DDD
        (1) Master: C = 1 nF; slave: C = 220 pF
  Fig 6.     Application diagram
                  12.2 ESD robustness according to LIN EMC test specification
                            ESD robustness (IEC 61000-4-2) has been tested by an external test house according to
                            the LIN EMC test specification (part of Conformance Test Specification Package for
                            LIN 2.1, October 10th, 2008). The test report is available on request.
TJA1024                                        All information provided in this document is subject to legal disclaimers.         Â© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet                                           Rev. 1 â€” 12 February 2015                                                                                   16 of 25


NXP Semiconductors                                                                                                                  TJA1024
                                                                                                           Quad LIN 2.2A/SAE J2602 transceiver
                     Table 9.   ESD robustness (IEC 61000-4-2) according to LIN EMC test specification
                      Pin            Test configuration                                                                Value                      Unit
                      LINx           no capacitor connected to LINx pin                                                ï‚±11                        kV
                                     220 pF capacitor connected to LINx pin                                            ï‚±12                        kV
                      VBATx          100 nF capacitor connected to VBATx pin                                           > ï¼15ï¼                     kV
                12.3 Hardware requirements for LIN interfaces in automotive applications
                     The TJA1024 satisfies the "Hardware Requirements for LIN, CAN and FlexRay Interfaces
                     in Automotive Applications", Version 1.3, May 2012.
13. Test information
                13.1 Quality information
                     This product has been qualified in accordance with the Automotive Electronics Council
                     (AEC) standard Q100 Rev-G - Failure mechanism based stress test qualification for
                     integrated circuits, and is suitable for use in automotive applications.
TJA1024                              All information provided in this document is subject to legal disclaimers.        Â© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet                                 Rev. 1 â€” 12 February 2015                                                                                  17 of 25


NXP Semiconductors                                                                                                                                                 TJA1024
                                                                                                                                 Quad LIN 2.2A/SAE J2602 transceiver
14. Package outline
   '+94)1SODVWLFGXDOLQOLQHFRPSDWLEOHWKHUPDOHQKDQFHGYHU\WKLQTXDGIODWSDFNDJH
   QROHDGVWHUPLQDOVERG\[[PP                                                                                                                             627
                                                          '                                                 %       $
                                                                                                                                           $
                                                                                                                      (                       $
                                                                                                                                                                                  F
                                                                                                                                                           GHWDLO;
          WHUPLQDO
          LQGH[DUHD
                                                                                                                                                                        &
          WHUPLQDO                                     H
          LQGH[DUHD                                                                                          Y 0 & $ %                \ &                         \
                                    H                                                  E
                                                                                                               Z 0 &
                                                                                                  
                  /
                                                                                                          
                       
                 (K                                                                                             H
                      
                                                                                                          
                                                                                            
                                                          'K                                                                                                            ;
                                                                                                                                  PP
                                                                                             VFDOH
      ',0(16,216 PPDUHWKHRULJLQDOGLPHQVLRQV 
        81,7     $      $       E       F  '     ' K      (       ( K         H        H     H          /         Y     Z       \     \
                 PD[
                                                                                             
         PP                                                                                                               
                                                                                             
      1RWH
      3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
             287/,1(                                                 5()(5(1&(6                                                             (8523($1
                                                                                                                                                                       ,668('$7(
             9(56,21                   ,(&              -('(&                         -(,7$                                            352-(&7,21
            627                                                                                                                                  
Fig 7.       Package outline SOT815-1 (DHVQFN24)
TJA1024                                                    All information provided in this document is subject to legal disclaimers.                 Â© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet                                                       Rev. 1 â€” 12 February 2015                                                                                           18 of 25


NXP Semiconductors                                                                                                                    TJA1024
                                                                                                             Quad LIN 2.2A/SAE J2602 transceiver
15. Handling information
                     All input and output pins are protected against ElectroStatic Discharge (ESD) under
                     normal handling. When handling ensure that the appropriate precautions are taken as
                     described in JESD625-A or equivalent standards.
16. Soldering of SMD packages
                     This text provides a very brief insight into a complex technology. A more in-depth account
                     of soldering ICs can be found in Application Note AN10365 â€œSurface mount reflow
                     soldering descriptionâ€.
                16.1 Introduction to soldering
                     Soldering is one of the most common methods through which packages are attached to
                     Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both
                     the mechanical and the electrical connection. There is no single soldering method that is
                     ideal for all IC packages. Wave soldering is often preferred when through-hole and
                     Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not
                     suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high
                     densities that come with increased miniaturization.
                16.2 Wave and reflow soldering
                     Wave soldering is a joining technology in which the joints are made by solder coming from
                     a standing wave of liquid solder. The wave soldering process is suitable for the following:
                       â€¢ Through-hole components
                       â€¢ Leaded or leadless SMDs, which are glued to the surface of the printed circuit board
                     Not all SMDs can be wave soldered. Packages with solder balls, and some leadless
                     packages which have solder lands underneath the body, cannot be wave soldered. Also,
                     leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered,
                     due to an increased probability of bridging.
                     The reflow soldering process involves applying solder paste to a board, followed by
                     component placement and exposure to a temperature profile. Leaded packages,
                     packages with solder balls, and leadless packages are all reflow solderable.
                     Key characteristics in both wave and reflow soldering are:
                       â€¢  Board specifications, including the board finish, solder masks and vias
                       â€¢  Package footprints, including solder thieves and orientation
                       â€¢  The moisture sensitivity level of the packages
                       â€¢  Package placement
                       â€¢  Inspection and repair
                       â€¢  Lead-free soldering versus SnPb soldering
                16.3 Wave soldering
                     Key characteristics in wave soldering are:
TJA1024                                All information provided in this document is subject to legal disclaimers.        Â© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet                                   Rev. 1 â€” 12 February 2015                                                                                  19 of 25


NXP Semiconductors                                                                                                                    TJA1024
                                                                                                             Quad LIN 2.2A/SAE J2602 transceiver
                       â€¢ Process issues, such as application of adhesive and flux, clinching of leads, board
                          transport, the solder wave parameters, and the time during which components are
                          exposed to the wave
                       â€¢ Solder bath specifications, including temperature and impurities
                16.4 Reflow soldering
                     Key characteristics in reflow soldering are:
                       â€¢ Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to
                          higher minimum peak temperatures (see Figure 8) than a SnPb process, thus
                          reducing the process window
                       â€¢ Solder paste printing issues including smearing, release, and adjusting the process
                          window for a mix of large and small components on one board
                       â€¢ Reflow temperature profile; this profile includes preheat, reflow (in which the board is
                          heated to the peak temperature) and cooling down. It is imperative that the peak
                          temperature is high enough for the solder to make reliable solder joints (a solder paste
                          characteristic). In addition, the peak temperature must be low enough that the
                          packages and/or boards are not damaged. The peak temperature of the package
                          depends on package thickness and volume and is classified in accordance with
                          Table 10 and 11
                     Table 10.   SnPb eutectic process (from J-STD-020D)
                      Package thickness (mm)                   Package reflow temperature (ï‚°C)
                                                               Volume (mm3)
                                                               < 350                                                 ï‚³ 350
                      < 2.5                                    235                                                   220
                      ï‚³ 2.5                                    220                                                   220
                     Table 11.   Lead-free process (from J-STD-020D)
                      Package thickness (mm)                   Package reflow temperature (ï‚°C)
                                                               Volume (mm3)
                                                               < 350                                       350 to 2000             > 2000
                      < 1.6                                    260                                         260                     260
                      1.6 to 2.5                               260                                         250                     245
                      > 2.5                                    250                                         245                     245
                     Moisture sensitivity precautions, as indicated on the packing, must be respected at all
                     times.
                     Studies have shown that small packages reach higher temperatures during reflow
                     soldering, see Figure 8.
TJA1024                                All information provided in this document is subject to legal disclaimers.        Â© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet                                   Rev. 1 â€” 12 February 2015                                                                                  20 of 25


NXP Semiconductors                                                                                                                  TJA1024
                                                                                                           Quad LIN 2.2A/SAE J2602 transceiver
                                                                 maximum peak temperature
                            temperature                              = MSL limit, damage level
                                                                  minimum peak temperature
                                                        = minimum soldering temperature
                                                                                                                           peak
                                                                                                                        temperature
                                                                                                                                                  time
                                                                                                                                          001aac844
                              MSL: Moisture Sensitivity Level
                     Fig 8.   Temperature profiles for large and small components
                   For further information on temperature profiles, refer to Application Note AN10365
                   â€œSurface mount reflow soldering descriptionâ€.
17. Soldering of DHVQFN packages
                   Section 16 contains a brief introduction to the techniques most commonly used to solder
                   Surface Mounted Devices (SMD). A more detailed discussion on soldering DHVQFN
                   leadless package ICs can be found in the following application notes:
                     â€¢ AN10365 â€œSurface mount reflow soldering descriptionâ€
                     â€¢ AN10366 â€œHVQFN application informationâ€
TJA1024                              All information provided in this document is subject to legal disclaimers.        Â© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet                                 Rev. 1 â€” 12 February 2015                                                                                  21 of 25


NXP Semiconductors                                                                                                                     TJA1024
                                                                                                              Quad LIN 2.2A/SAE J2602 transceiver
18. Revision history
Table 12.   Revision history
 Document ID               Release date          Data sheet status                                       Change notice        Supersedes
 TJA1024 v.1               20150212              Product data sheet                                      -                    -
TJA1024                                 All information provided in this document is subject to legal disclaimers.        Â© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet                                    Rev. 1 â€” 12 February 2015                                                                                  22 of 25


NXP Semiconductors                                                                                                                                                 TJA1024
                                                                                                                                         Quad LIN 2.2A/SAE J2602 transceiver
19. Legal information
19.1 Data sheet status
 Document status[1][2]                   Product status[3]                    Definition
 Objective [short] data sheet            Development                          This document contains data from the objective specification for product development.
 Preliminary [short] data sheet          Qualification                        This document contains data from the preliminary specification.
 Product [short] data sheet              Production                           This document contains the product specification.
[1]    Please consult the most recently issued document before initiating or completing a design.
[2]    The term â€˜short data sheetâ€™ is explained in section â€œDefinitionsâ€.
[3]    The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
       information is available on the Internet at URL http://www.nxp.com.
19.2 Definitions                                                                                           Suitability for use in automotive applications â€” This NXP
                                                                                                           Semiconductors product has been qualified for use in automotive
                                                                                                           applications. Unless otherwise agreed in writing, the product is not designed,
Draft â€” The document is a draft version only. The content is still under
                                                                                                           authorized or warranted to be suitable for use in life support, life-critical or
internal review and subject to formal approval, which may result in
                                                                                                           safety-critical systems or equipment, nor in applications where failure or
modifications or additions. NXP Semiconductors does not give any
                                                                                                           malfunction of an NXP Semiconductors product can reasonably be expected
representations or warranties as to the accuracy or completeness of
                                                                                                           to result in personal injury, death or severe property or environmental
information included herein and shall have no liability for the consequences of
                                                                                                           damage. NXP Semiconductors and its suppliers accept no liability for
use of such information.
                                                                                                           inclusion and/or use of NXP Semiconductors products in such equipment or
Short data sheet â€” A short data sheet is an extract from a full data sheet                                 applications and therefore such inclusion and/or use is at the customer's own
with the same product type number(s) and title. A short data sheet is intended                             risk.
for quick reference only and should not be relied upon to contain detailed and
                                                                                                           Applications â€” Applications that are described herein for any of these
full information. For detailed and full information see the relevant full data
                                                                                                           products are for illustrative purposes only. NXP Semiconductors makes no
sheet, which is available on request via the local NXP Semiconductors sales
                                                                                                           representation or warranty that such applications will be suitable for the
office. In case of any inconsistency or conflict with the short data sheet, the
                                                                                                           specified use without further testing or modification.
full data sheet shall prevail.
                                                                                                           Customers are responsible for the design and operation of their applications
Product specification â€” The information and data provided in a Product                                     and products using NXP Semiconductors products, and NXP Semiconductors
data sheet shall define the specification of the product as agreed between                                 accepts no liability for any assistance with applications or customer product
NXP Semiconductors and its customer, unless NXP Semiconductors and                                         design. It is customerâ€™s sole responsibility to determine whether the NXP
customer have explicitly agreed otherwise in writing. In no event however,                                 Semiconductors product is suitable and fit for the customerâ€™s applications and
shall an agreement be valid in which the NXP Semiconductors product is                                     products planned, as well as for the planned application and use of
deemed to offer functions and qualities beyond those described in the                                      customerâ€™s third party customer(s). Customers should provide appropriate
Product data sheet.                                                                                        design and operating safeguards to minimize the risks associated with their
                                                                                                           applications and products.
19.3 Disclaimers                                                                                           NXP Semiconductors does not accept any liability related to any default,
                                                                                                           damage, costs or problem which is based on any weakness or default in the
                                                                                                           customerâ€™s applications or products, or the application or use by customerâ€™s
Limited warranty and liability â€” Information in this document is believed to
                                                                                                           third party customer(s). Customer is responsible for doing all necessary
be accurate and reliable. However, NXP Semiconductors does not give any
                                                                                                           testing for the customerâ€™s applications and products using NXP
representations or warranties, expressed or implied, as to the accuracy or
                                                                                                           Semiconductors products in order to avoid a default of the applications and
completeness of such information and shall have no liability for the
                                                                                                           the products or of the application or use by customerâ€™s third party
consequences of use of such information. NXP Semiconductors takes no
                                                                                                           customer(s). NXP does not accept any liability in this respect.
responsibility for the content in this document if provided by an information
source outside of NXP Semiconductors.                                                                      Limiting values â€” Stress above one or more limiting values (as defined in
                                                                                                           the Absolute Maximum Ratings System of IEC 60134) will cause permanent
In no event shall NXP Semiconductors be liable for any indirect, incidental,
                                                                                                           damage to the device. Limiting values are stress ratings only and (proper)
punitive, special or consequential damages (including - without limitation - lost
                                                                                                           operation of the device at these or any other conditions above those given in
profits, lost savings, business interruption, costs related to the removal or
                                                                                                           the Recommended operating conditions section (if present) or the
replacement of any products or rework charges) whether or not such
                                                                                                           Characteristics sections of this document is not warranted. Constant or
damages are based on tort (including negligence), warranty, breach of
                                                                                                           repeated exposure to limiting values will permanently and irreversibly affect
contract or any other legal theory.
                                                                                                           the quality and reliability of the device.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductorsâ€™ aggregate and cumulative liability towards                                 Terms and conditions of commercial sale â€” NXP Semiconductors
customer for the products described herein shall be limited in accordance                                  products are sold subject to the general terms and conditions of commercial
with the Terms and conditions of commercial sale of NXP Semiconductors.                                    sale, as published at http://www.nxp.com/profile/terms, unless otherwise
                                                                                                           agreed in a valid written individual agreement. In case an individual
Right to make changes â€” NXP Semiconductors reserves the right to make                                      agreement is concluded only the terms and conditions of the respective
changes to information published in this document, including without                                       agreement shall apply. NXP Semiconductors hereby expressly objects to
limitation specifications and product descriptions, at any time and without                                applying the customerâ€™s general terms and conditions with regard to the
notice. This document supersedes and replaces all information supplied prior                               purchase of NXP Semiconductors products by customer.
to the publication hereof.
TJA1024                                                            All information provided in this document is subject to legal disclaimers.         Â© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet                                                               Rev. 1 â€” 12 February 2015                                                                                   23 of 25


NXP Semiconductors                                                                                                                                       TJA1024
                                                                                                                                Quad LIN 2.2A/SAE J2602 transceiver
No offer to sell or license â€” Nothing in this document may be interpreted or                      Translations â€” A non-English (translated) version of a document is for
construed as an offer to sell products that is open for acceptance or the grant,                  reference only. The English version shall prevail in case of any discrepancy
conveyance or implication of any license under any copyrights, patents or                         between the translated and English versions.
other industrial or intellectual property rights.
Export control â€” This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
                                                                                                  19.4 Trademarks
authorization from competent authorities.                                                         Notice: All referenced brands, product names, service names and trademarks
Quick reference data â€” The Quick reference data is an extract of the                              are the property of their respective owners.
product data given in the Limiting values and Characteristics sections of this
document, and as such is not complete, exhaustive or legally binding.
20. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
TJA1024                                                   All information provided in this document is subject to legal disclaimers.        Â© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet                                                      Rev. 1 â€” 12 February 2015                                                                                  24 of 25


NXP Semiconductors                                                                                                                         TJA1024
                                                                                                       Quad LIN 2.2A/SAE J2602 transceiver
21. Contents
1     General description . . . . . . . . . . . . . . . . . . . . . . 1         18            Revision history . . . . . . . . . . . . . . . . . . . . . . .        22
2     Features and benefits . . . . . . . . . . . . . . . . . . . . 1           19            Legal information . . . . . . . . . . . . . . . . . . . . . .         23
2.1     General . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 19.1             Data sheet status . . . . . . . . . . . . . . . . . . . . . .      23
2.2     Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2  19.2             Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . .  23
3     Quick reference data . . . . . . . . . . . . . . . . . . . . . 2          19.3             Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . .    23
4     Ordering information . . . . . . . . . . . . . . . . . . . . . 2          19.4             Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . .     24
5     Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 3       20            Contact information . . . . . . . . . . . . . . . . . . . .           24
6     Pinning information . . . . . . . . . . . . . . . . . . . . . . 4         21            Contents. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .   25
6.1     Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
6.2     Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4
7     Functional description . . . . . . . . . . . . . . . . . . . 6
7.1     LIN 2.x/SAE J2602 compliant . . . . . . . . . . . . . . 6
7.2     Operating modes . . . . . . . . . . . . . . . . . . . . . . . 6
7.2.1   Normal mode . . . . . . . . . . . . . . . . . . . . . . . . . . 6
7.2.2   Sleep mode . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
7.2.3   Standby mode. . . . . . . . . . . . . . . . . . . . . . . . . . 8
7.2.4   Reset mode . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
7.3     Transceiver wake-up . . . . . . . . . . . . . . . . . . . . 9
7.3.1   Remote wake-up via the LIN bus . . . . . . . . . . . 9
7.3.2   Wake-up via SLPx_N . . . . . . . . . . . . . . . . . . . . 9
7.4     Operation during automotive cranking pulses . 9
7.5     Operation when supply voltage is outside
        specified operating range . . . . . . . . . . . . . . . . . 9
7.6     Fail-safe features . . . . . . . . . . . . . . . . . . . . . . 10
8     Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . 11
9     Thermal characteristics . . . . . . . . . . . . . . . . . 11
10    Static characteristics. . . . . . . . . . . . . . . . . . . . 12
11    Dynamic characteristics . . . . . . . . . . . . . . . . . 14
12    Application information. . . . . . . . . . . . . . . . . . 16
12.1    Application diagram . . . . . . . . . . . . . . . . . . . . 16
12.2    ESD robustness according to LIN EMC test
        specification . . . . . . . . . . . . . . . . . . . . . . . . . . 16
12.3    Hardware requirements for LIN interfaces in
        automotive applications . . . . . . . . . . . . . . . . . 17
13    Test information . . . . . . . . . . . . . . . . . . . . . . . . 17
13.1    Quality information . . . . . . . . . . . . . . . . . . . . . 17
14    Package outline . . . . . . . . . . . . . . . . . . . . . . . . 18
15    Handling information. . . . . . . . . . . . . . . . . . . . 19
16    Soldering of SMD packages . . . . . . . . . . . . . . 19
16.1    Introduction to soldering . . . . . . . . . . . . . . . . . 19
16.2    Wave and reflow soldering . . . . . . . . . . . . . . . 19
16.3    Wave soldering . . . . . . . . . . . . . . . . . . . . . . . . 19
16.4    Reflow soldering . . . . . . . . . . . . . . . . . . . . . . . 20
17    Soldering of DHVQFN packages . . . . . . . . . . 21
                                                                                Please be aware that important notices concerning this document and the product(s)
                                                                                described herein, have been included in section â€˜Legal informationâ€™.
                                                                                Â© NXP Semiconductors N.V. 2015.                                 All rights reserved.
                                                                                For more information, please visit: http://www.nxp.com
                                                                                For sales office addresses, please send an email to: salesaddresses@nxp.com
                                                                                                                                      Date of release: 12 February 2015
                                                                                                                                          Document identifier: TJA1024


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
NXP:
 TJA1024HGZ
