
---------- Begin Simulation Statistics ----------
final_tick                               2542021286500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 222052                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   222050                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.90                       # Real time elapsed on the host
host_tick_rate                              635669181                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195799                       # Number of instructions simulated
sim_ops                                       4195799                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012011                       # Number of seconds simulated
sim_ticks                                 12011441500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.718479                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  417417                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               893473                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2354                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             93560                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            817465                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52966                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          280166                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           227200                       # Number of indirect misses.
system.cpu.branchPred.lookups                  995479                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66041                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26897                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195799                       # Number of instructions committed
system.cpu.committedOps                       4195799                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.722215                       # CPI: cycles per instruction
system.cpu.discardedOps                        200394                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608029                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1455830                       # DTB hits
system.cpu.dtb.data_misses                       7347                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   406828                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       853271                       # DTB read hits
system.cpu.dtb.read_misses                       6546                       # DTB read misses
system.cpu.dtb.write_accesses                  201201                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      602559                       # DTB write hits
system.cpu.dtb.write_misses                       801                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18031                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3432826                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1054425                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           665044                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16827089                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.174757                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1025849                       # ITB accesses
system.cpu.itb.fetch_acv                          592                       # ITB acv
system.cpu.itb.fetch_hits                     1018862                       # ITB hits
system.cpu.itb.fetch_misses                      6987                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11084639500     92.25%     92.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8956000      0.07%     92.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                18734500      0.16%     92.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               903463500      7.52%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12015793500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8082071500     67.26%     67.26% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3933722000     32.74%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24009266                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85385      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541431     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839235     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592473     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195799                       # Class of committed instruction
system.cpu.quiesceCycles                        13617                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7182177                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156994                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        315590                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22935459                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22935459                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22935459                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22935459                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117617.738462                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117617.738462                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117617.738462                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117617.738462                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13173485                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13173485                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13173485                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13173485                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67556.333333                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67556.333333                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67556.333333                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67556.333333                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22585962                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22585962                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117635.218750                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117635.218750                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12973988                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12973988                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67572.854167                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67572.854167                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.274628                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539561896000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.274628                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204664                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204664                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             129548                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34924                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87833                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34214                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28969                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28969                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          88423                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41019                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       264620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       264620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 474355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11276608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11276608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6702784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6703225                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17991097                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               62                       # Total snoops (count)
system.membus.snoopTraffic                       3968                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            158827                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002751                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052382                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  158390     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     437      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              158827                       # Request fanout histogram
system.membus.reqLayer0.occupancy              344000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           829242029                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376467500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          468863750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5655296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4478912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10134208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5655296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5655296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2235136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2235136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           88364                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              158347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34924                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34924                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470825754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         372887134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             843712888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470825754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470825754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186083910                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186083910                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186083910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470825754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        372887134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1029796798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    120457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     78359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000139934750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7410                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7410                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              410394                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             113103                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      158347                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     122538                       # Number of write requests accepted
system.mem_ctrls.readBursts                    158347                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   122538                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10511                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2081                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5786                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2034703500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  739180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4806628500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13763.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32513.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104643                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81205                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                158347                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               122538                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  135115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82402                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.324264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.046870                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.921120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35026     42.51%     42.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24398     29.61%     72.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10062     12.21%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4694      5.70%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2449      2.97%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1456      1.77%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          886      1.08%     95.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          603      0.73%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2828      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82402                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7410                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.949258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.348378                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.621363                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1352     18.25%     18.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5591     75.45%     93.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           272      3.67%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            98      1.32%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            36      0.49%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      0.31%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           11      0.15%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      0.15%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7410                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7410                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.252092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.235531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.767568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6606     89.15%     89.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               85      1.15%     90.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              445      6.01%     96.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              207      2.79%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               63      0.85%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7410                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9461504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  672704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7707392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10134208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7842432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       787.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    843.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    652.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12011436500                       # Total gap between requests
system.mem_ctrls.avgGap                      42762.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5014976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4446528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7707392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417516582.002251803875                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 370191038.269636511803                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641670860.237715840340                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        88364                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69983                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       122538                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2554156250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2252472250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 294919171000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28904.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32185.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2406756.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            316237740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            168053985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           562989000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          311117220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     947774880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5257037610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        185414880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7748625315                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.103697                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    430432500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    400920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11180089000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            272212500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144661605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           492560040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          317516940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     947774880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5214520170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        221219040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7610465175                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.601319                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    522632750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    400920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11087888750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              996459                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              129000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12004241500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1733777                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1733777                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1733777                       # number of overall hits
system.cpu.icache.overall_hits::total         1733777                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        88424                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          88424                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        88424                       # number of overall misses
system.cpu.icache.overall_misses::total         88424                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5444520000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5444520000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5444520000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5444520000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1822201                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1822201                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1822201                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1822201                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.048526                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.048526                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.048526                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.048526                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61572.876142                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61572.876142                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61572.876142                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61572.876142                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87833                       # number of writebacks
system.cpu.icache.writebacks::total             87833                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        88424                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        88424                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        88424                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        88424                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5356097000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5356097000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5356097000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5356097000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.048526                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.048526                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.048526                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.048526                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60572.887451                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60572.887451                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60572.887451                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60572.887451                       # average overall mshr miss latency
system.cpu.icache.replacements                  87833                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1733777                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1733777                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        88424                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         88424                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5444520000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5444520000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1822201                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1822201                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.048526                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.048526                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61572.876142                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61572.876142                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        88424                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        88424                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5356097000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5356097000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.048526                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.048526                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60572.887451                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60572.887451                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.836531                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1792892                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87911                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.394399                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.836531                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995774                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995774                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          199                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3732825                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3732825                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1316430                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1316430                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1316430                       # number of overall hits
system.cpu.dcache.overall_hits::total         1316430                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105732                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105732                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105732                       # number of overall misses
system.cpu.dcache.overall_misses::total        105732                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6781476000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6781476000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6781476000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6781476000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1422162                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1422162                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1422162                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1422162                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074346                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074346                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074346                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074346                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64138.349790                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64138.349790                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64138.349790                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64138.349790                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34748                       # number of writebacks
system.cpu.dcache.writebacks::total             34748                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36644                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36644                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36644                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36644                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69088                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69088                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69088                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69088                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4401469500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4401469500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4401469500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4401469500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21576000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21576000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048580                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048580                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048580                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048580                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63708.162054                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63708.162054                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63708.162054                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63708.162054                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103730.769231                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103730.769231                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68959                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       785627                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          785627                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49301                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49301                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3306596500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3306596500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       834928                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       834928                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059048                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059048                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67069.562484                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67069.562484                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9196                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9196                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40105                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40105                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2680582000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2680582000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21576000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21576000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048034                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048034                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66839.097369                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66839.097369                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199777.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199777.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530803                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530803                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56431                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56431                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3474879500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3474879500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587234                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587234                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096096                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096096                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61577.492867                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61577.492867                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27448                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27448                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28983                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28983                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720887500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720887500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049355                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049355                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59375.754753                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59375.754753                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10275                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10275                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          913                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          913                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     66087500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     66087500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.081605                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.081605                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72384.994524                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72384.994524                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          913                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          913                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     65174500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     65174500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.081605                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.081605                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71384.994524                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71384.994524                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542021286500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.617364                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1378333                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68959                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.987717                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.617364                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979119                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979119                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          706                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          276                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2958927                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2958927                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2551757182500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 638197                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745860                       # Number of bytes of host memory used
host_op_rate                                   638191                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.07                       # Real time elapsed on the host
host_tick_rate                              618639076                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7704337                       # Number of instructions simulated
sim_ops                                       7704337                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007468                       # Number of seconds simulated
sim_ticks                                  7468318000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             38.230953                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  191945                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               502067                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12282                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             61074                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            454557                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29121                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          186932                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           157811                       # Number of indirect misses.
system.cpu.branchPred.lookups                  612179                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   77564                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        15704                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2769083                       # Number of instructions committed
system.cpu.committedOps                       2769083                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.342397                       # CPI: cycles per instruction
system.cpu.discardedOps                        214582                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   346971                       # DTB accesses
system.cpu.dtb.data_acv                            36                       # DTB access violations
system.cpu.dtb.data_hits                       862571                       # DTB hits
system.cpu.dtb.data_misses                       1821                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   231755                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       533553                       # DTB read hits
system.cpu.dtb.read_misses                       1414                       # DTB read misses
system.cpu.dtb.write_accesses                  115216                       # DTB write accesses
system.cpu.dtb.write_acv                           22                       # DTB write access violations
system.cpu.dtb.write_hits                      329018                       # DTB write hits
system.cpu.dtb.write_misses                       407                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              204730                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2285892                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            673743                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           372105                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10322920                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.187182                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  585432                       # ITB accesses
system.cpu.itb.fetch_acv                          140                       # ITB acv
system.cpu.itb.fetch_hits                      583558                       # ITB hits
system.cpu.itb.fetch_misses                      1874                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   180      3.44%      3.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.19%      3.63% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4321     82.62%     86.25% # number of callpals executed
system.cpu.kern.callpal::rdps                     189      3.61%     89.87% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.89% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.90% # number of callpals executed
system.cpu.kern.callpal::rti                      297      5.68%     95.58% # number of callpals executed
system.cpu.kern.callpal::callsys                   58      1.11%     96.69% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.77% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.21%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5230                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7176                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       96                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1813     38.86%     38.86% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      42      0.90%     39.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       7      0.15%     39.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2804     60.09%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4666                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1810     49.32%     49.32% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       42      1.14%     50.46% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        7      0.19%     50.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1811     49.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3670                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5032910500     67.37%     67.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                72138500      0.97%     68.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 6988000      0.09%     68.43% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2358523000     31.57%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7470560000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998345                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.645863                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.786541                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 251                      
system.cpu.kern.mode_good::user                   251                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               477                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 251                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.526205                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.689560                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6016034500     80.53%     80.53% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1454525500     19.47%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      180                       # number of times the context was actually changed
system.cpu.numCycles                         14793540                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        96                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              107250      3.87%      3.87% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1685285     60.86%     64.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4439      0.16%     64.89% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.89% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57927      2.09%     66.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     66.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.21%     68.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.23% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.23% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                 466272     16.84%     85.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite                293187     10.59%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35318      1.28%     97.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34936      1.26%     98.59% # Class of committed instruction
system.cpu.op_class_0::IprAccess                38997      1.41%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2769083                       # Class of committed instruction
system.cpu.quiesceCycles                       143096                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4470620                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          173                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114269                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        228429                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2975979133                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2975979133                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2975979133                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2975979133                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118010.117099                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118010.117099                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118010.117099                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118010.117099                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            18                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     4.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1713682169                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1713682169                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1713682169                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1713682169                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67954.721588                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67954.721588                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67954.721588                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67954.721588                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7609968                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7609968                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115302.545455                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115302.545455                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4309968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4309968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65302.545455                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65302.545455                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2968369165                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2968369165                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118017.221891                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118017.221891                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1709372201                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1709372201                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67961.681019                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67961.681019                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 733                       # Transaction distribution
system.membus.trans_dist::ReadResp              79432                       # Transaction distribution
system.membus.trans_dist::WriteReq                732                       # Transaction distribution
system.membus.trans_dist::WriteResp               732                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38727                       # Transaction distribution
system.membus.trans_dist::WritebackClean        66385                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9042                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10307                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10307                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          66386                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12313                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       199145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       199145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        67676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        70606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 320187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8496576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8496576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2604                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2312256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2314860                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12421164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            115640                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001461                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038201                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  115471     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     169      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              115640                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2505000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           659316564                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             361968                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          124048000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          352926000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4247936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1443456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5691392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4247936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4247936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2478528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2478528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           66374                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               88928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38727                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38727                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         568794205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         193277255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             762071460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    568794205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        568794205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      331872317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            331872317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      331872317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        568794205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        193277255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1093943777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    104115.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     62930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000620970500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6408                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6408                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              245494                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              98319                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       88928                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105048                       # Number of write requests accepted
system.mem_ctrls.readBursts                     88928                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   105048                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3548                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   933                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5106                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1326430000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  426900000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2927305000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15535.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34285.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       100                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    61352                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   73018                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 88928                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               105048                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   77706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    381                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        55141                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.975408                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.237247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.056882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22197     40.25%     40.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16698     30.28%     70.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7076     12.83%     83.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3050      5.53%     88.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1734      3.14%     92.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          968      1.76%     93.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          548      0.99%     94.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          429      0.78%     95.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2441      4.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        55141                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6408                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.324750                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.962661                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1576     24.59%     24.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              50      0.78%     25.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            115      1.79%     27.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           668     10.42%     37.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3345     52.20%     89.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           413      6.45%     96.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           106      1.65%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            66      1.03%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            27      0.42%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            15      0.23%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            10      0.16%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             7      0.11%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             2      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             4      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             2      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6408                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.248439                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.228296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.937611                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5624     87.77%     87.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              328      5.12%     92.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              292      4.56%     97.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              104      1.62%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               27      0.42%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.14%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.09%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.16%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::55                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6408                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5464320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  227072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6663680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5691392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6723072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       731.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       892.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    762.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    900.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7468318000                       # Total gap between requests
system.mem_ctrls.avgGap                      38501.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4027520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1436800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6663680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 539280732.288046717644                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 192386023.198262304068                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 892259810.040225982666                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        66374                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        22554                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       105048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2127933000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    799372000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 187311505250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32059.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35442.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1783103.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            218855280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            116324340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           326447940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          284437800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     590054400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3033322830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        315890880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4885333470                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        654.141062                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    794195750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    249600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6430861500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            175215600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             93125505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           283843560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          259569720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     590054400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3128983650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        235415520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4766207955                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        638.190280                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    584460500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    249600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6640807000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  799                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 799                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25884                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25884                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           72                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1042                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53366                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          521                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2604                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612860                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               203500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2198000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131383133                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.8                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1488500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              693000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               71000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 192                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284327.461324                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9659096000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     76800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1028904                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1028904                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1028904                       # number of overall hits
system.cpu.icache.overall_hits::total         1028904                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        66386                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          66386                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        66386                       # number of overall misses
system.cpu.icache.overall_misses::total         66386                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4359505000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4359505000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4359505000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4359505000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1095290                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1095290                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1095290                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1095290                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.060610                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.060610                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.060610                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.060610                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65669.041665                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65669.041665                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65669.041665                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65669.041665                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        66385                       # number of writebacks
system.cpu.icache.writebacks::total             66385                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        66386                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        66386                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        66386                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        66386                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4293119000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4293119000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4293119000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4293119000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.060610                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.060610                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.060610                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.060610                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64669.041665                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64669.041665                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64669.041665                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64669.041665                       # average overall mshr miss latency
system.cpu.icache.replacements                  66385                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1028904                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1028904                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        66386                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         66386                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4359505000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4359505000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1095290                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1095290                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.060610                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.060610                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65669.041665                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65669.041665                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        66386                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        66386                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4293119000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4293119000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.060610                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.060610                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64669.041665                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64669.041665                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998372                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1129222                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             66385                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             17.010198                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998372                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          297                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2256966                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2256966                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       800807                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           800807                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       800807                       # number of overall hits
system.cpu.dcache.overall_hits::total          800807                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33386                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33386                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33386                       # number of overall misses
system.cpu.dcache.overall_misses::total         33386                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2210067500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2210067500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2210067500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2210067500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       834193                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       834193                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       834193                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       834193                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040022                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040022                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040022                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040022                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66197.433056                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66197.433056                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66197.433056                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66197.433056                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13575                       # number of writebacks
system.cpu.dcache.writebacks::total             13575                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11231                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11231                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11231                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11231                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22155                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22155                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22155                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22155                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1465                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1465                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1484311500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1484311500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1484311500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1484311500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    139193500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    139193500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026559                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026559                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026559                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026559                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66996.682464                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66996.682464                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66996.682464                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66996.682464                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 95012.627986                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 95012.627986                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  22551                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       501417                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          501417                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13670                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13670                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    989766000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    989766000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       515087                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       515087                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026539                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026539                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72404.242868                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72404.242868                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1837                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1837                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11833                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11833                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          733                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          733                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    862767500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    862767500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    139193500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    139193500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022973                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022973                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72911.983436                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72911.983436                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 189895.634379                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189895.634379                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       299390                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         299390                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19716                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19716                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1220301500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1220301500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       319106                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       319106                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061785                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061785                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61893.969365                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61893.969365                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9394                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9394                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10322                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10322                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          732                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          732                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    621544000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    621544000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032347                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032347                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60215.462120                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60215.462120                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6585                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6585                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          417                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          417                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     33660000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     33660000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.059554                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.059554                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 80719.424460                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 80719.424460                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          416                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          416                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     33225000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     33225000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.059412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.059412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 79867.788462                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79867.788462                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6868                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6868                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6868                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6868                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9735896000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.891185                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              810713                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22554                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.945420                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.891185                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999894                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999894                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          693                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1718680                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1718680                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3190671408500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 447219                       # Simulator instruction rate (inst/s)
host_mem_usage                                 754052                       # Number of bytes of host memory used
host_op_rate                                   447219                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1763.53                       # Real time elapsed on the host
host_tick_rate                              362292068                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   788684959                       # Number of instructions simulated
sim_ops                                     788684959                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.638914                       # Number of seconds simulated
sim_ticks                                638914226000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.489428                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                18725315                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             22162909                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2237                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           3696993                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          21900071                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             820876                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1849023                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1028147                       # Number of indirect misses.
system.cpu.branchPred.lookups                31327106                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3805652                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       284788                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   780980622                       # Number of instructions committed
system.cpu.committedOps                     780980622                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.635379                       # CPI: cycles per instruction
system.cpu.discardedOps                       9993006                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                173834746                       # DTB accesses
system.cpu.dtb.data_acv                             9                       # DTB access violations
system.cpu.dtb.data_hits                    175372957                       # DTB hits
system.cpu.dtb.data_misses                       4900                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                124337657                       # DTB read accesses
system.cpu.dtb.read_acv                             1                       # DTB read access violations
system.cpu.dtb.read_hits                    125034224                       # DTB read hits
system.cpu.dtb.read_misses                       4219                       # DTB read misses
system.cpu.dtb.write_accesses                49497089                       # DTB write accesses
system.cpu.dtb.write_acv                            8                       # DTB write access violations
system.cpu.dtb.write_hits                    50338733                       # DTB write hits
system.cpu.dtb.write_misses                       681                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              519839                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          586963572                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         132173030                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         51918146                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       603501425                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.611479                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               112504086                       # ITB accesses
system.cpu.itb.fetch_acv                          204                       # ITB acv
system.cpu.itb.fetch_hits                   112474483                       # ITB hits
system.cpu.itb.fetch_misses                     29603                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    68      0.40%      0.40% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.01%      0.41% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13855     82.29%     82.70% # number of callpals executed
system.cpu.kern.callpal::rdps                    1450      8.61%     91.32% # number of callpals executed
system.cpu.kern.callpal::rti                     1229      7.30%     98.62% # number of callpals executed
system.cpu.kern.callpal::callsys                   24      0.14%     98.76% # number of callpals executed
system.cpu.kern.callpal::rdunique                 209      1.24%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  16836                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      48090                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      332                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     4403     27.95%     27.95% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.10%     28.04% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     655      4.16%     32.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10681     67.80%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15754                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4364     46.44%     46.44% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.16%     46.60% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      655      6.97%     53.56% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4364     46.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  9398                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             627351308500     98.22%     98.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                27864000      0.00%     98.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               876269000      0.14%     98.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10433164500      1.63%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         638688606000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.991142                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.408576                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.596547                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1167                      
system.cpu.kern.mode_good::user                  1166                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch::kernel              1295                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1166                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.901158                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.947625                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        20548244000      3.22%      3.22% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         618100557000     96.78%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             39702000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       68                       # number of times the context was actually changed
system.cpu.numCycles                       1277199570                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       332                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            49202871      6.30%      6.30% # Class of committed instruction
system.cpu.op_class_0::IntAlu               552888057     70.79%     77.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                5255292      0.67%     77.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                516356      0.07%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::MemRead              122606449     15.70%     93.53% # Class of committed instruction
system.cpu.op_class_0::MemWrite              50242677      6.43%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             12442      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             9169      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               246957      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                780980622                       # Class of committed instruction
system.cpu.quiesceCycles                       628882                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       673698145                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         7630                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5506240                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11012428                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2039473763                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2039473763                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2039473763                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2039473763                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118196.103332                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118196.103332                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118196.103332                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118196.103332                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           343                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    7                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           49                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1175751286                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1175751286                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1175751286                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1175751286                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68139.744190                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68139.744190                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68139.744190                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68139.744190                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4792485                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4792485                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 122884.230769                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 122884.230769                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2842485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2842485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 72884.230769                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 72884.230769                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2034681278                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2034681278                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118185.483155                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118185.483155                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1172908801                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1172908801                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68128.996341                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68128.996341                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            5352577                       # Transaction distribution
system.membus.trans_dist::WriteReq               1205                       # Transaction distribution
system.membus.trans_dist::WriteResp              1205                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       228703                       # Transaction distribution
system.membus.trans_dist::WritebackClean      5071428                       # Transaction distribution
system.membus.trans_dist::CleanEvict           206057                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136840                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136840                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        5071428                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        280704                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     15208140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     15208140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3300                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1252519                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1255819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16498471                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    648749568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    648749568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6665                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     40255488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     40262153                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               690113673                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6181                       # Total snoops (count)
system.membus.snoopTraffic                     395584                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5507842                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001385                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037194                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5500212     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                    7630      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5507842                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3460500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         32646562788                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             210985                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2259438250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        26776178250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      324178176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       26720320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          350898624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    324178176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     324178176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14636992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14636992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         5065284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          417505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5482791                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       228703                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             228703                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         507389197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          41821451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             549210848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    507389197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        507389197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22909166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22909166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22909166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        507389197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         41821451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            572120014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5255442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4912638.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    414884.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000604416500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       324790                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       324790                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15744218                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4934568                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5482791                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5292687                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5482791                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5292687                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 155267                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 37245                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            871090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            192818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            154642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            121687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            533791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            221224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            276986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            212983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            298702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            100277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           227053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           306497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           388454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           421854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           250907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           748559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            850397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            186444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            161275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            110034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            538234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            215927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            283719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            210898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            325876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             93503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           214447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           303324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           359902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           418507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           241412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           741535                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  56503488250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26637620000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            156394563250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10605.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29355.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        48                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4529286                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4270405                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5482791                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5292687                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5152457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  169278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 312680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 325107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 326882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 325271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 325038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 327524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 325076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 325173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 325505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 325811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 325327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 325141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 325137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 324825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 325021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 325043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    153                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1783256                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    379.814972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   244.571993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.044388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       423662     23.76%     23.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       413670     23.20%     46.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       243328     13.65%     60.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       159908      8.97%     69.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       110374      6.19%     75.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        92400      5.18%     80.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        61939      3.47%     84.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        48067      2.70%     87.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       229908     12.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1783256                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       324790                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.402956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.193808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2455      0.76%      0.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          27404      8.44%      9.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        290819     89.54%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2913      0.90%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           597      0.18%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           220      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           117      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            76      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            49      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            33      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            24      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            18      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           13      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           12      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           10      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           13      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        324790                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       324790                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.181022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.169920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.632254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        299468     92.20%     92.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         23859      7.35%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          1406      0.43%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            44      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        324790                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              340961536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9937088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               336347776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               350898624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            338731968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       533.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       526.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    549.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    530.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  638914226000                       # Total gap between requests
system.mem_ctrls.avgGap                      59293.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    314408832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     26552576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    336347776                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 492098656.134790778160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 41558905.592438630760                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 200.339880990535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 526436511.056806504726                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      5065284                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       417505                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5292687                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 141678187750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14716105500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       270000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15551147623500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27970.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35247.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    135000.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2938233.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6249813360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3321831810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19580043420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14086201320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     50434899840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     229062578610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      52448259840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       375183628200                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        587.220652                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 134105600750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21334560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 483474065250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6482713020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3445624710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18458477940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13347164160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     50434899840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     227181698880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      54032158560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       373382737110                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        584.401977                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 138394798750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21334560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 479184867250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18421                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18421                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3300                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37810                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6665                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108801                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1717000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2095000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89869763                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              706000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1020000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 664                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     969879.518072                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    134658.538519                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          332    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        51000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    638592226000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    108776382                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        108776382                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    108776382                       # number of overall hits
system.cpu.icache.overall_hits::total       108776382                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      5071428                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        5071428                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      5071428                       # number of overall misses
system.cpu.icache.overall_misses::total       5071428                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 315681656000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 315681656000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 315681656000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 315681656000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    113847810                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    113847810                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    113847810                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    113847810                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.044546                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.044546                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.044546                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.044546                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62247.094112                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62247.094112                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62247.094112                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62247.094112                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      5071428                       # number of writebacks
system.cpu.icache.writebacks::total           5071428                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      5071428                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      5071428                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      5071428                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      5071428                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 310610228000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 310610228000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 310610228000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 310610228000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.044546                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.044546                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.044546                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.044546                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61247.094112                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61247.094112                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61247.094112                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61247.094112                       # average overall mshr miss latency
system.cpu.icache.replacements                5071428                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    108776382                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       108776382                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      5071428                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       5071428                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 315681656000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 315681656000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    113847810                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    113847810                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.044546                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.044546                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62247.094112                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62247.094112                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      5071428                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      5071428                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 310610228000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 310610228000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.044546                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.044546                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61247.094112                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61247.094112                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           113856262                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           5071940                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.448267                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          328                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         232767048                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        232767048                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    169776677                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        169776677                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    169776677                       # number of overall hits
system.cpu.dcache.overall_hits::total       169776677                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       559969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         559969                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       559969                       # number of overall misses
system.cpu.dcache.overall_misses::total        559969                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  37366002500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37366002500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  37366002500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37366002500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    170336646                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    170336646                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    170336646                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    170336646                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003287                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003287                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003287                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003287                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66728.698374                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66728.698374                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66728.698374                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66728.698374                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       211487                       # number of writebacks
system.cpu.dcache.writebacks::total            211487                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       144113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       144113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       144113                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       144113                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       415856                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       415856                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       415856                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       415856                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1650                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1650                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27876158000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27876158000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27876158000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27876158000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87655000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87655000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002441                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002441                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002441                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002441                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67033.198992                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67033.198992                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67033.198992                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67033.198992                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 53124.242424                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 53124.242424                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 417505                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    119787766                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       119787766                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       314415                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        314415                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21723370500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21723370500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    120102181                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    120102181                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002618                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002618                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69091.393540                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69091.393540                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        35403                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        35403                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       279012                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       279012                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  19078032000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19078032000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87655000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87655000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002323                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002323                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68377.102060                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68377.102060                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196977.528090                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196977.528090                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     49988911                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49988911                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       245554                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       245554                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15642632000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15642632000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     50234465                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     50234465                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004888                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004888                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63703.429795                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63703.429795                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       108710                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       108710                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       136844                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       136844                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1205                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1205                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8798126000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8798126000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002724                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002724                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64293.107480                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64293.107480                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10609                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10609                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1654                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1654                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    127290500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    127290500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        12263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.134877                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.134877                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76959.189843                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76959.189843                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1653                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1653                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    125575500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    125575500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.134796                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.134796                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75968.239564                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75968.239564                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        12240                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12240                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        12240                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12240                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 638914226000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           170275543                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            418529                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            406.842878                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          770                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         341139803                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        341139803                       # Number of data accesses

---------- End Simulation Statistics   ----------
