// (C) 2001-2020 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.




// synthesis translate_off
`timescale 1ns / 1ps
// synthesis translate_on

//`default_nettype none


module altera_pcie_s10_hip_ast_2020_4sfhkta # (

//Attributes IPTCL
//Virtual Attributes
		parameter 						device_family																						 =    "Stratix 10"							  ,
        parameter                       adp_bypass                                                                                           =   "false"                                  ,
        parameter                       aux_warm_reset_ctl                                                                                   =   "true"                                   ,
        parameter                       cdts_intf_sel                                                                                        =   "true"                                   ,
        parameter                       cfg_blk_crs_en                                                                                       =   "false"                                  ,
        parameter  [8:0]                cfg_dbi_pf0_table_size                                                                               =   9'b100000101                             ,
        parameter  [8:0]                cfg_dbi_pf1_start_addr                                                                               =   9'b101000000                             ,
        parameter  [8:0]                cfg_dbi_pf1_table_size                                                                               =   9'b10101011                              ,
        parameter  [9:0]                cfg_dbi_pf2_start_addr                                                                               =   10'b1000000000                           ,
        parameter  [8:0]                cfg_dbi_pf2_table_size                                                                               =   9'b10101011                              ,
        parameter  [9:0]                cfg_dbi_pf3_start_addr                                                                               =   10'b1101000000                           ,
        parameter  [8:0]                cfg_dbi_pf3_table_size                                                                               =   9'b10101011                              ,
        parameter  [17:0]               cfg_g3_pset_coeff_0                                                                                  =   18'b10000101111000000                    ,
        parameter  [17:0]               cfg_g3_pset_coeff_1                                                                                  =   18'b1011110100000000                     ,
        parameter  [17:0]               cfg_g3_pset_coeff_10                                                                                 =   18'b10111101000000000                    ,
        parameter  [17:0]               cfg_g3_pset_coeff_2                                                                                  =   18'b1101110010000000                     ,
        parameter  [17:0]               cfg_g3_pset_coeff_3                                                                                  =   18'b1000110111000000                     ,
        parameter  [17:0]               cfg_g3_pset_coeff_4                                                                                  =   18'b111111000000                         ,
        parameter  [17:0]               cfg_g3_pset_coeff_5                                                                                  =   18'b111000000111                         ,
        parameter  [17:0]               cfg_g3_pset_coeff_6                                                                                  =   18'b110111001000                         ,
        parameter  [17:0]               cfg_g3_pset_coeff_7                                                                                  =   18'b1101101011000111                     ,
        parameter  [17:0]               cfg_g3_pset_coeff_8                                                                                  =   18'b1000101111001000                     ,
        parameter  [17:0]               cfg_g3_pset_coeff_9                                                                                  =   18'b110100001011                         ,
        parameter                       clkmod_gen3_hclk_div_sel                                                                             =   "hclk_div1"                              ,
        parameter                       clkmod_gen3_hclk_source_sel                                                                          =   "hclk_1"                                 ,
        parameter                       clkmod_hip_clk_dis                                                                                   =   "false"                                  ,
        parameter                       clkmod_pclk_sel                                                                                      =   "pclk_ch7"                               ,
        parameter                       clkmod_pld_clk_out_sel                                                                               =   "div1"                                   ,
        parameter                       clkmod_pld_clk_out_sel_2x                                                                            =   "aib2x_div1"                             ,
        parameter                       clock_ctl_rsvd_3                                                                                     =   "false"                                  ,
        parameter                       clock_ctl_rsvd_5                                                                                     =   "false"                                  ,
        parameter                       clrhip_not_rst_sticky                                                                                =   "false"                                  ,
        parameter                       crs_override                                                                                         =   "false"                                  ,
        parameter                       crs_override_value                                                                                   =   "true"                                   ,
        parameter                       cvp_blocking_dis                                                                                     =   "false"                                  ,
        parameter                       cvp_clk_sel                                                                                          =   "false"                                  ,
        parameter                       cvp_data_compressed                                                                                  =   "false"                                  ,
        parameter                       cvp_data_encrypted                                                                                   =   "false"                                  ,
        parameter                       cvp_extra                                                                                            =   "false"                                  ,
        parameter                       cvp_hard_reset_bypass                                                                                =   "false"                                  ,
        parameter                       cvp_hip_clk_sel_default                                                                              =   "false"                                  ,
        parameter  [2:0]                cvp_intf_reset_ctl                                                                                   =   3'b10                                    ,
        parameter                       cvp_irq_en                                                                                           =   "false"                                  ,
        parameter  [31:0]               cvp_jtag0                                                                                            =   32'b0                                    ,
        parameter  [31:0]               cvp_jtag1                                                                                            =   32'b0                                    ,
        parameter  [31:0]               cvp_jtag2                                                                                            =   32'b0                                    ,
        parameter  [31:0]               cvp_jtag3                                                                                            =   32'b0                                    ,
        parameter                       cvp_mode_default                                                                                     =   "false"                                  ,
        parameter                       cvp_mode_gating_dis                                                                                  =   "false"                                  ,
        parameter                       cvp_rate_sel                                                                                         =   "false"                                  ,
        parameter  [15:0]               cvp_user_id                                                                                          =   16'b0                                    ,
        parameter  [15:0]               cvp_vsec_id                                                                                          =   16'b1000101110010                        ,
        parameter  [3:0]                cvp_vsec_rev                                                                                         =   4'b0                                     ,
        parameter                       cvp_warm_rst_ready_force_bit0                                                                        =   "false"                                  ,
        parameter                       cvp_warm_rst_ready_force_bit1                                                                        =   "true"                                   ,
        parameter                       cvp_warm_rst_req_ena                                                                                 =   "disable"                                ,
        parameter  [2:0]                cvp_write_mask_ctl                                                                                   =   3'b11                                    ,
        parameter                       device_type                                                                                          =   "dev_nep"                                ,
        parameter                       ecc_chk_val                                                                                          =   "true"                                   ,
        parameter                       ecc_gen_val                                                                                          =   "false"                                  ,
        parameter  [11:0]               eco_flops                                                                                            =   12'b0                                    ,
        parameter                       eqctrl_adp_ctle                                                                                      =   "false"                                  ,
        parameter                       eqctrl_ctle_val                                                                                      =   "ctle_val_0"                             ,
        parameter                       eqctrl_dir_mode_en                                                                                   =   "false"                                  ,
        parameter                       eqctrl_fom_mode_en                                                                                   =   "false"                                  ,
        parameter                       eqctrl_legacy_mode_en                                                                                =   "false"                                  ,
        parameter  [3:0]                eqctrl_num_fom_cycles                                                                                =   4'b0                                     ,
        parameter                       eqctrl_use_dsp_rxpreset                                                                              =   "false"                                  ,
        parameter                       func_mode                                                                                            =   "disable"                                ,
        parameter  [7:0]                gpio_irq                                                                                             =   8'b0                                     ,
        parameter  [15:0]               hip_pcs_chnl_en                                                                                      =   16'b1111111111111111                     ,
        parameter                       hrc_chnl_cal_done_active                                                                             =   "chnl_cal_done_0_to_15"                  ,
        parameter  [15:0]               hrc_chnl_en                                                                                          =   16'b1111111111111111                     ,
        parameter  [15:0]               hrc_chnl_txpll_master_cgb_rst_en                                                                     =   16'b10000000                             ,
        parameter  [15:0]               hrc_chnl_txpll_rst_en                                                                                =   16'b110000000                            ,
        parameter                       hrc_en_pcs_fifo_err                                                                                  =   "false"                                  ,
        parameter                       hrc_force_inactive_rst                                                                               =   "false"                                  ,
        parameter                       hrc_fref_clk_active                                                                                  =   "fref_clk_sel_0"                         ,
        parameter                       hrc_mask_tx_pll_lock_active                                                                          =   "mask_tx_pll_lock_34"                    ,
        parameter                       hrc_mcgb_rst_mask                                                                                    =   "false"                                  ,
        parameter                       hrc_pll_cal_done_active                                                                              =   "pll_cal_done_34"                        ,
        parameter                       hrc_pll_perst_en                                                                                     =   "disable"                                ,
        parameter                       hrc_pma_perst_en                                                                                     =   "level"                                  ,
        parameter                       hrc_pwrup_seq_mask                                                                                   =   "false"                                  ,
        parameter                       hrc_rst_asrt_seq_en                                                                                  =   "true"                                   ,
        parameter  [19:0]               hrc_rstctl_1ms                                                                                       =   20'b0                                    ,
        parameter  [19:0]               hrc_rstctl_1us                                                                                       =   20'b0                                    ,
        parameter                       hrc_rstctl_timer_type_a                                                                              =   "fref_cyc_a"                             ,
        parameter                       hrc_rstctl_timer_type_f                                                                              =   "fref_cyc_f"                             ,
        parameter                       hrc_rstctl_timer_type_g                                                                              =   "fref_cyc_g"                             ,
        parameter                       hrc_rstctl_timer_type_h                                                                              =   "fref_cyc_h"                             ,
        parameter                       hrc_rstctl_timer_type_i                                                                              =   "micro_sec_i"                            ,
        parameter                       hrc_rstctl_timer_type_j                                                                              =   "fref_cyc_j"                             ,
        parameter  [7:0]                hrc_rstctl_timer_value_a                                                                             =   8'b1010                                  ,
        parameter  [7:0]                hrc_rstctl_timer_value_f                                                                             =   8'b1010                                  ,
        parameter  [7:0]                hrc_rstctl_timer_value_g                                                                             =   8'b1010                                  ,
        parameter  [7:0]                hrc_rstctl_timer_value_h                                                                             =   8'b100                                   ,
        parameter  [7:0]                hrc_rstctl_timer_value_i                                                                             =   8'b10100                                 ,
        parameter  [7:0]                hrc_rstctl_timer_value_j                                                                             =   8'b10100                                 ,
        parameter                       hrc_rx_pcs_rst_n_active                                                                              =   "rx_pcs_rst_0_to_15"                     ,
        parameter                       hrc_rx_pll_lock_active                                                                               =   "rx_pll_lock_0_to_15"                    ,
        parameter                       hrc_rx_pma_rstb_active                                                                               =   "rx_pma_rstb_0_to_15"                    ,
        parameter                       hrc_rx_seq_en                                                                                        =   "true"                                   ,
        parameter                       hrc_rx_seq_sel                                                                                       =   "ns_640"                                 ,
        parameter                       hrc_soft_rstctrl_clr                                                                                 =   "false"                                  ,
        parameter                       hrc_soft_rstctrl_en                                                                                  =   "disable"                                ,
        parameter                       hrc_spd_change_value                                                                                 =   "small_delay"                            ,
        parameter                       hrc_tx_lc_pll_rstb_active                                                                            =   "tx_lc_pll_rstb_78"                      ,
        parameter                       hrc_tx_lcff_pll_lock_active                                                                          =   "tx_lcff_pll_lock_78"                    ,
        parameter                       hrc_tx_pcs_rst_n_active                                                                              =   "tx_pcs_rst_0_to_15"                     ,
        parameter                       hrc_tx_seq_en                                                                                        =   "true"                                   ,
        parameter  [5:0]                irq_misc_ctrl                                                                                        =   6'b0                                     ,
        parameter  [5:0]                k_phy_misc_ctrl_rsvd_0_5                                                                             =   6'b0                                     ,
        parameter  [2:0]                k_phy_misc_ctrl_rsvd_13_15                                                                           =   3'b0                                     ,
        parameter  [7:0]                pf0_ack_n_fts                                                                                        =   8'b11111111                              ,
        parameter  [4:0]                pf0_adv_err_int_msg_num                                                                              =   5'b0                                     ,
        parameter  [23:0]               pf0_aer_cap_aer_ext_cap_hdr_off_addr_byte2                                                           =   24'b100000010                            ,
        parameter  [23:0]               pf0_aer_cap_aer_ext_cap_hdr_off_addr_byte3                                                           =   24'b100000011                            ,
        parameter  [23:0]               pf0_aer_cap_root_err_status_off_addr_byte0                                                           =   24'b100110000                            ,
        parameter  [3:0]                pf0_aer_cap_version                                                                                  =   4'b10                                    ,
        parameter  [11:0]               pf0_aer_next_offset                                                                                  =   12'b101001000                            ,
        parameter  [23:0]               pf0_ari_cap_ari_base_addr_byte2                                                                      =   24'b101111010                            ,
        parameter  [23:0]               pf0_ari_cap_ari_base_addr_byte3                                                                      =   24'b101111011                            ,
        parameter  [3:0]                pf0_ari_cap_version                                                                                  =   4'b1                                     ,
        parameter  [11:0]               pf0_ari_next_offset                                                                                  =   12'b110011000                            ,
        parameter  [23:0]               pf0_ats_cap_ats_cap_hdr_reg_addr_byte2                                                               =   24'b1010000110                           ,
        parameter  [23:0]               pf0_ats_cap_ats_cap_hdr_reg_addr_byte3                                                               =   24'b1010000111                           ,
        parameter  [23:0]               pf0_ats_cap_ats_capabilities_ctrl_reg_addr_byte0                                                     =   24'b1010001000                           ,
        parameter  [3:0]                pf0_ats_cap_version                                                                                  =   4'b1                                     ,
        parameter                       pf0_ats_capabilities_ctrl_reg_rsvdp_7                                                                =   "false"                                  ,
        parameter  [11:0]               pf0_ats_next_offset                                                                                  =   12'b0                                    ,
        parameter                       pf0_auto_lane_flip_ctrl_en                                                                           =   "enable"                                 ,
        parameter  [9:0]                pf0_aux_clk_freq                                                                                     =   10'b1010                                 ,
        parameter  [5:0]                pf0_aux_clk_freq_off_rsvdp_10                                                                        =   6'b0                                     ,
        parameter  [2:0]                pf0_aux_curr                                                                                         =   3'b111                                   ,
        parameter                       pf0_bar0_address_width_hwtcl                                                                         =   0                                        ,
        parameter                       pf0_bar0_mem_io                                                                                      =   "pf0_bar0_mem"                           ,
        parameter                       pf0_bar0_prefetch                                                                                    =   "false"                                  ,
        parameter  [3:0]                pf0_bar0_start                                                                                       =   4'b0                                     ,
        parameter                       pf0_bar0_type                                                                                        =   "pf0_bar0_mem32"                         ,
        parameter                       pf0_bar1_address_width_hwtcl                                                                         =   0                                        ,
        parameter                       pf0_bar1_mem_io                                                                                      =   "pf0_bar1_mem"                           ,
        parameter                       pf0_bar1_prefetch                                                                                    =   "false"                                  ,
        parameter  [3:0]                pf0_bar1_start                                                                                       =   4'b0                                     ,
        parameter                       pf0_bar1_type                                                                                        =   "pf0_bar1_mem32"                         ,
        parameter                       pf0_bar2_address_width_hwtcl                                                                         =   0                                        ,
        parameter                       pf0_bar2_mem_io                                                                                      =   "pf0_bar2_mem"                           ,
        parameter                       pf0_bar2_prefetch                                                                                    =   "false"                                  ,
        parameter  [3:0]                pf0_bar2_start                                                                                       =   4'b0                                     ,
        parameter                       pf0_bar2_type                                                                                        =   "pf0_bar2_mem32"                         ,
        parameter                       pf0_bar3_address_width_hwtcl                                                                         =   0                                        ,
        parameter                       pf0_bar3_mem_io                                                                                      =   "pf0_bar3_mem"                           ,
        parameter                       pf0_bar3_prefetch                                                                                    =   "false"                                  ,
        parameter  [3:0]                pf0_bar3_start                                                                                       =   4'b0                                     ,
        parameter                       pf0_bar3_type                                                                                        =   "pf0_bar3_mem32"                         ,
        parameter                       pf0_bar4_address_width_hwtcl                                                                         =   0                                        ,
        parameter                       pf0_bar4_mem_io                                                                                      =   "pf0_bar4_mem"                           ,
        parameter                       pf0_bar4_prefetch                                                                                    =   "false"                                  ,
        parameter  [3:0]                pf0_bar4_start                                                                                       =   4'b0                                     ,
        parameter                       pf0_bar4_type                                                                                        =   "pf0_bar4_mem32"                         ,
        parameter                       pf0_bar5_address_width_hwtcl                                                                         =   0                                        ,
        parameter                       pf0_bar5_mem_io                                                                                      =   "pf0_bar5_mem"                           ,
        parameter                       pf0_bar5_prefetch                                                                                    =   "false"                                  ,
        parameter  [3:0]                pf0_bar5_start                                                                                       =   4'b0                                     ,
        parameter                       pf0_bar5_type                                                                                        =   "pf0_bar5_mem32"                         ,
        parameter  [7:0]                pf0_base_class_code                                                                                  =   8'b0                                     ,
        parameter                       pf0_cap_id_nxt_ptr_reg_rsvdp_20                                                                      =   "false"                                  ,
        parameter  [7:0]                pf0_cap_pointer                                                                                      =   8'b1000000                               ,
        parameter  [31:0]               pf0_cardbus_cis_pointer                                                                              =   32'b0                                    ,
        parameter  [7:0]                pf0_common_clk_n_fts                                                                                 =   8'b11111111                              ,
        parameter                       pf0_con_status_reg_rsvdp_2                                                                           =   "false"                                  ,
        parameter  [3:0]                pf0_con_status_reg_rsvdp_4                                                                           =   4'b0                                     ,
        parameter                       pf0_config_phy_tx_change                                                                             =   "pf0_full_swing"                         ,
        parameter                       pf0_config_tx_comp_rx                                                                                =   "false"                                  ,
        parameter                       pf0_cross_link_active                                                                                =   "false"                                  ,
        parameter                       pf0_cross_link_en                                                                                    =   "false"                                  ,
        parameter                       pf0_d1_support                                                                                       =   "pf0_d1_not_supported"                   ,
        parameter                       pf0_d2_support                                                                                       =   "pf0_d2_not_supported"                   ,
        parameter  [7:0]                pf0_dbi_reserved_0                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_1                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_10                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_11                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_12                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_13                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_14                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_15                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_16                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_17                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_18                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_19                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_2                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_20                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_21                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_22                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_23                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_24                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_25                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_26                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_27                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_28                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_29                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_3                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_30                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_31                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_32                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_33                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_34                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_35                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_36                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_37                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_38                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_39                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_4                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_40                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_41                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_42                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_43                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_44                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_45                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_46                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_47                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_48                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_49                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_5                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_50                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_51                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_52                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_53                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_54                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_55                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_56                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_57                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_6                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_7                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_8                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf0_dbi_reserved_9                                                                                   =   8'b0                                     ,
        parameter                       pf0_dbi_ro_wr_en                                                                                     =   "enable"                                 ,
        parameter  [2:0]                pf0_device_capabilities_reg_rsvdp_12                                                                 =   3'b0                                     ,
        parameter  [3:0]                pf0_device_capabilities_reg_rsvdp_16                                                                 =   4'b0                                     ,
        parameter  [2:0]                pf0_device_capabilities_reg_rsvdp_29                                                                 =   3'b0                                     ,
        parameter                       pf0_direct_speed_change                                                                              =   "pf0_auto_speed_chg"                     ,
        parameter                       pf0_disable_fc_wd_timer                                                                              =   "enable"                                 ,
        parameter                       pf0_disable_scrambler_gen_3                                                                          =   "enable"                                 ,
        parameter                       pf0_dll_link_en                                                                                      =   "enable"                                 ,
        parameter                       pf0_dsi                                                                                              =   "pf0_not_required"                       ,
        parameter  [2:0]                pf0_dsp_rx_preset_hint0                                                                              =   3'b111                                   ,
        parameter  [2:0]                pf0_dsp_rx_preset_hint1                                                                              =   3'b111                                   ,
        parameter  [2:0]                pf0_dsp_rx_preset_hint10                                                                             =   3'b111                                   ,
        parameter  [2:0]                pf0_dsp_rx_preset_hint11                                                                             =   3'b111                                   ,
        parameter  [2:0]                pf0_dsp_rx_preset_hint12                                                                             =   3'b111                                   ,
        parameter  [2:0]                pf0_dsp_rx_preset_hint13                                                                             =   3'b111                                   ,
        parameter  [2:0]                pf0_dsp_rx_preset_hint14                                                                             =   3'b111                                   ,
        parameter  [2:0]                pf0_dsp_rx_preset_hint15                                                                             =   3'b111                                   ,
        parameter  [2:0]                pf0_dsp_rx_preset_hint2                                                                              =   3'b111                                   ,
        parameter  [2:0]                pf0_dsp_rx_preset_hint3                                                                              =   3'b111                                   ,
        parameter  [2:0]                pf0_dsp_rx_preset_hint4                                                                              =   3'b111                                   ,
        parameter  [2:0]                pf0_dsp_rx_preset_hint5                                                                              =   3'b111                                   ,
        parameter  [2:0]                pf0_dsp_rx_preset_hint6                                                                              =   3'b111                                   ,
        parameter  [2:0]                pf0_dsp_rx_preset_hint7                                                                              =   3'b111                                   ,
        parameter  [2:0]                pf0_dsp_rx_preset_hint8                                                                              =   3'b111                                   ,
        parameter  [2:0]                pf0_dsp_rx_preset_hint9                                                                              =   3'b111                                   ,
        parameter  [3:0]                pf0_dsp_tx_preset0                                                                                   =   4'b1111                                  ,
        parameter  [3:0]                pf0_dsp_tx_preset1                                                                                   =   4'b1111                                  ,
        parameter  [3:0]                pf0_dsp_tx_preset10                                                                                  =   4'b1111                                  ,
        parameter  [3:0]                pf0_dsp_tx_preset11                                                                                  =   4'b1111                                  ,
        parameter  [3:0]                pf0_dsp_tx_preset12                                                                                  =   4'b1111                                  ,
        parameter  [3:0]                pf0_dsp_tx_preset13                                                                                  =   4'b1111                                  ,
        parameter  [3:0]                pf0_dsp_tx_preset14                                                                                  =   4'b1111                                  ,
        parameter  [3:0]                pf0_dsp_tx_preset15                                                                                  =   4'b1111                                  ,
        parameter  [3:0]                pf0_dsp_tx_preset2                                                                                   =   4'b1111                                  ,
        parameter  [3:0]                pf0_dsp_tx_preset3                                                                                   =   4'b1111                                  ,
        parameter  [3:0]                pf0_dsp_tx_preset4                                                                                   =   4'b1111                                  ,
        parameter  [3:0]                pf0_dsp_tx_preset5                                                                                   =   4'b1111                                  ,
        parameter  [3:0]                pf0_dsp_tx_preset6                                                                                   =   4'b1111                                  ,
        parameter  [3:0]                pf0_dsp_tx_preset7                                                                                   =   4'b1111                                  ,
        parameter  [3:0]                pf0_dsp_tx_preset8                                                                                   =   4'b1111                                  ,
        parameter  [3:0]                pf0_dsp_tx_preset9                                                                                   =   4'b1111                                  ,
        parameter  [3:0]                pf0_eidle_timer                                                                                      =   4'b0                                     ,
        parameter                       pf0_eq_eieos_cnt                                                                                     =   "enable"                                 ,
        parameter                       pf0_eq_phase_2_3                                                                                     =   "enable"                                 ,
        parameter                       pf0_eq_redo                                                                                          =   "enable"                                 ,
        parameter  [9:0]                pf0_exp_rom_bar_mask_reg_rsvdp_1                                                                     =   10'b0                                    ,
        parameter  [6:0]                pf0_exp_rom_base_addr_reg_rsvdp_1                                                                    =   7'b0                                     ,
        parameter                       pf0_expansion_base_address_register_hwtcl                                                            =   32'h0                                    ,
        parameter                       pf0_fast_link_mode                                                                                   =   "false"                                  ,
        parameter  [7:0]                pf0_fast_training_seq                                                                                =   8'b11111111                              ,
        parameter                       pf0_forward_user_vsec                                                                                =   "false"                                  ,
        parameter                       pf0_gen1_ei_inference                                                                                =   "pf0_use_rx_eidle"                       ,
        parameter  [1:0]                pf0_gen2_ctrl_off_rsvdp_22                                                                           =   2'b0                                     ,
        parameter                       pf0_gen3_dc_balance_disable                                                                          =   "enable"                                 ,
        parameter                       pf0_gen3_dllp_xmt_delay_disable                                                                      =   "enable"                                 ,
        parameter  [5:0]                pf0_gen3_eq_control_off_rsvdp_26                                                                     =   6'b0                                     ,
        parameter  [1:0]                pf0_gen3_eq_control_off_rsvdp_6                                                                      =   2'b0                                     ,
        parameter                       pf0_gen3_eq_eval_2ms_disable                                                                         =   "pf0_abort"                              ,
        parameter                       pf0_gen3_eq_fb_mode                                                                                  =   "pf0_dir_chg"                            ,
        parameter  [5:0]                pf0_gen3_eq_fb_mode_dir_change_off_rsvdp_18                                                          =   6'b0                                     ,
        parameter  [3:0]                pf0_gen3_eq_fmdc_max_post_cusror_delta                                                               =   4'b10                                    ,
        parameter  [3:0]                pf0_gen3_eq_fmdc_max_pre_cusror_delta                                                                =   4'b10                                    ,
        parameter  [4:0]                pf0_gen3_eq_fmdc_n_evals                                                                             =   5'b100                                   ,
        parameter  [4:0]                pf0_gen3_eq_fmdc_t_min_phase23                                                                       =   5'b10                                    ,
        parameter                       pf0_gen3_eq_fom_inc_initial_eval                                                                     =   "pf0_ignore_init_fom"                    ,
        parameter  [5:0]                pf0_gen3_eq_local_fs                                                                                 =   6'b111111                                ,
        parameter  [3:0]                pf0_gen3_eq_local_fs_lf_off_rsvdp_12                                                                 =   4'b0                                     ,
        parameter  [5:0]                pf0_gen3_eq_local_lf                                                                                 =   6'b10000                                 ,
        parameter                       pf0_gen3_eq_phase23_exit_mode                                                                        =   "pf0_next_rec_speed"                     ,
        parameter                       pf0_gen3_eq_pset_req_as_coef                                                                         =   "false"                                  ,
        parameter  [15:0]               pf0_gen3_eq_pset_req_vec                                                                             =   16'b10000000                             ,
        parameter                       pf0_gen3_equalization_disable                                                                        =   "enable"                                 ,
        parameter  [6:0]                pf0_gen3_related_off_rsvdp_1                                                                         =   7'b0                                     ,
        parameter  [2:0]                pf0_gen3_related_off_rsvdp_13                                                                        =   3'b0                                     ,
        parameter  [4:0]                pf0_gen3_related_off_rsvdp_19                                                                        =   5'b0                                     ,
        parameter                       pf0_gen3_zrxdc_noncompl                                                                              =   "pf0_non_compliant"                      ,
        parameter                       pf0_global_inval_spprtd                                                                              =   "false"                                  ,
        parameter  [6:0]                pf0_header_type                                                                                      =   7'b0                                     ,
        parameter                       pf0_int_pin                                                                                          =   "pf0_inta"                               ,
        parameter  [4:0]                pf0_invalidate_q_depth                                                                               =   5'b0                                     ,
        parameter                       pf0_lane_equalization_control01_reg_rsvdp_15                                                         =   "false"                                  ,
        parameter                       pf0_lane_equalization_control01_reg_rsvdp_23                                                         =   "false"                                  ,
        parameter                       pf0_lane_equalization_control01_reg_rsvdp_31                                                         =   "false"                                  ,
        parameter                       pf0_lane_equalization_control01_reg_rsvdp_7                                                          =   "false"                                  ,
        parameter                       pf0_lane_equalization_control1011_reg_rsvdp_15                                                       =   "false"                                  ,
        parameter                       pf0_lane_equalization_control1011_reg_rsvdp_23                                                       =   "false"                                  ,
        parameter                       pf0_lane_equalization_control1011_reg_rsvdp_31                                                       =   "false"                                  ,
        parameter                       pf0_lane_equalization_control1011_reg_rsvdp_7                                                        =   "false"                                  ,
        parameter                       pf0_lane_equalization_control1213_reg_rsvdp_15                                                       =   "false"                                  ,
        parameter                       pf0_lane_equalization_control1213_reg_rsvdp_23                                                       =   "false"                                  ,
        parameter                       pf0_lane_equalization_control1213_reg_rsvdp_31                                                       =   "false"                                  ,
        parameter                       pf0_lane_equalization_control1213_reg_rsvdp_7                                                        =   "false"                                  ,
        parameter                       pf0_lane_equalization_control1415_reg_rsvdp_15                                                       =   "false"                                  ,
        parameter                       pf0_lane_equalization_control1415_reg_rsvdp_23                                                       =   "false"                                  ,
        parameter                       pf0_lane_equalization_control1415_reg_rsvdp_31                                                       =   "false"                                  ,
        parameter                       pf0_lane_equalization_control1415_reg_rsvdp_7                                                        =   "false"                                  ,
        parameter                       pf0_lane_equalization_control23_reg_rsvdp_15                                                         =   "false"                                  ,
        parameter                       pf0_lane_equalization_control23_reg_rsvdp_23                                                         =   "false"                                  ,
        parameter                       pf0_lane_equalization_control23_reg_rsvdp_31                                                         =   "false"                                  ,
        parameter                       pf0_lane_equalization_control23_reg_rsvdp_7                                                          =   "false"                                  ,
        parameter                       pf0_lane_equalization_control45_reg_rsvdp_15                                                         =   "false"                                  ,
        parameter                       pf0_lane_equalization_control45_reg_rsvdp_23                                                         =   "false"                                  ,
        parameter                       pf0_lane_equalization_control45_reg_rsvdp_31                                                         =   "false"                                  ,
        parameter                       pf0_lane_equalization_control45_reg_rsvdp_7                                                          =   "false"                                  ,
        parameter                       pf0_lane_equalization_control67_reg_rsvdp_15                                                         =   "false"                                  ,
        parameter                       pf0_lane_equalization_control67_reg_rsvdp_23                                                         =   "false"                                  ,
        parameter                       pf0_lane_equalization_control67_reg_rsvdp_31                                                         =   "false"                                  ,
        parameter                       pf0_lane_equalization_control67_reg_rsvdp_7                                                          =   "false"                                  ,
        parameter                       pf0_lane_equalization_control89_reg_rsvdp_15                                                         =   "false"                                  ,
        parameter                       pf0_lane_equalization_control89_reg_rsvdp_23                                                         =   "false"                                  ,
        parameter                       pf0_lane_equalization_control89_reg_rsvdp_31                                                         =   "false"                                  ,
        parameter                       pf0_lane_equalization_control89_reg_rsvdp_7                                                          =   "false"                                  ,
        parameter                       pf0_link_capabilities_reg_rsvdp_23                                                                   =   "false"                                  ,
        parameter                       pf0_link_capable                                                                                     =   "pf0_conn_x1"                            ,
        parameter  [3:0]                pf0_link_control_link_status_reg_rsvdp_12                                                            =   4'b0                                     ,
        parameter                       pf0_link_control_link_status_reg_rsvdp_2                                                             =   "false"                                  ,
        parameter  [1:0]                pf0_link_control_link_status_reg_rsvdp_25                                                            =   2'b0                                     ,
        parameter                       pf0_link_control_link_status_reg_rsvdp_9                                                             =   "false"                                  ,
        parameter                       pf0_link_disable                                                                                     =   "false"                                  ,
        parameter  [7:0]                pf0_link_num                                                                                         =   8'b100                                   ,
        parameter                       pf0_loopback_enable                                                                                  =   "false"                                  ,
        parameter  [15:0]               pf0_mask_radm_1                                                                                      =   16'b10000000001000                       ,
        parameter  [31:0]               pf0_mask_radm_2                                                                                      =   32'b11                                   ,
        parameter                       pf0_max_func_num                                                                                     =   "pf0_one_function"                       ,
        parameter  [6:0]                pf0_misc_control_1_off_rsvdp_1                                                                       =   7'b0                                     ,
        parameter  [23:0]               pf0_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte1                                                  =   24'b1010001                              ,
        parameter  [23:0]               pf0_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte2                                                  =   24'b1010010                              ,
        parameter  [23:0]               pf0_msix_cap_msix_pba_offset_reg_addr_byte0                                                          =   24'b10111000                             ,
        parameter  [23:0]               pf0_msix_cap_msix_pba_offset_reg_addr_byte1                                                          =   24'b10111001                             ,
        parameter  [23:0]               pf0_msix_cap_msix_pba_offset_reg_addr_byte2                                                          =   24'b10111010                             ,
        parameter  [23:0]               pf0_msix_cap_msix_pba_offset_reg_addr_byte3                                                          =   24'b10111011                             ,
        parameter  [23:0]               pf0_msix_cap_msix_table_offset_reg_addr_byte0                                                        =   24'b10110100                             ,
        parameter  [23:0]               pf0_msix_cap_msix_table_offset_reg_addr_byte1                                                        =   24'b10110101                             ,
        parameter  [23:0]               pf0_msix_cap_msix_table_offset_reg_addr_byte2                                                        =   24'b10110110                             ,
        parameter  [23:0]               pf0_msix_cap_msix_table_offset_reg_addr_byte3                                                        =   24'b10110111                             ,
        parameter  [23:0]               pf0_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte1                                                =   24'b10110001                             ,
        parameter  [23:0]               pf0_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte2                                                =   24'b10110010                             ,
        parameter  [23:0]               pf0_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte3                                                =   24'b10110011                             ,
        parameter  [23:0]               pf0_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte2                                     =   24'b1000000000000010110010               ,
        parameter  [23:0]               pf0_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte3                                     =   24'b1000000000000010110011               ,
        parameter                       pf0_multi_func                                                                                       =   "true"                                   ,
        parameter                       pf0_no_soft_rst                                                                                      =   "pf0_internally_reset"                   ,
        parameter  [4:0]                pf0_num_of_lanes                                                                                     =   5'b10000                                 ,
        parameter                       pf0_page_aligned_req                                                                                 =   "true"                                   ,
        parameter                       pf0_pci_msi_64_bit_addr_cap                                                                          =   "true"                                   ,
        parameter  [7:0]                pf0_pci_msi_cap_next_offset                                                                          =   8'b1110000                               ,
        parameter                       pf0_pci_msi_enable                                                                                   =   "false"                                  ,
        parameter                       pf0_pci_msi_multiple_msg_cap                                                                         =   "pf0_msi_vec_32"                         ,
        parameter  [2:0]                pf0_pci_msi_multiple_msg_en                                                                          =   3'b0                                     ,
        parameter  [2:0]                pf0_pci_msix_bir                                                                                     =   3'b0                                     ,
        parameter  [2:0]                pf0_pci_msix_cap_id_next_ctrl_reg_rsvdp_27                                                           =   3'b0                                     ,
        parameter  [2:0]                pf0_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                                     =   3'b0                                     ,
        parameter  [7:0]                pf0_pci_msix_cap_next_offset                                                                         =   8'b0                                     ,
        parameter                       pf0_pci_msix_enable                                                                                  =   "false"                                  ,
        parameter                       pf0_pci_msix_enable_vfcomm_cs2                                                                       =   "false"                                  ,
        parameter                       pf0_pci_msix_function_mask                                                                           =   "false"                                  ,
        parameter                       pf0_pci_msix_function_mask_vfcomm_cs2                                                                =   "false"                                  ,
        parameter  [2:0]                pf0_pci_msix_pba                                                                                     =   3'b0                                     ,
        parameter  [28:0]               pf0_pci_msix_pba_offset                                                                              =   29'b0                                    ,
        parameter  [28:0]               pf0_pci_msix_table_offset                                                                            =   29'b0                                    ,
        parameter  [10:0]               pf0_pci_msix_table_size                                                                              =   11'b11111111                             ,
        parameter  [10:0]               pf0_pci_msix_table_size_vfcomm_cs2                                                                   =   11'b0                                    ,
        parameter                       pf0_pci_type0_bar0_enabled                                                                           =   "enable"                                 ,
        parameter  [6:0]                pf0_pci_type0_bar1_dummy_mask_7_1                                                                    =   7'b1111111                               ,
        parameter                       pf0_pci_type0_bar1_enabled                                                                           =   "enable"                                 ,
        parameter                       pf0_pci_type0_bar2_enabled                                                                           =   "enable"                                 ,
        parameter  [6:0]                pf0_pci_type0_bar3_dummy_mask_7_1                                                                    =   7'b1111111                               ,
        parameter                       pf0_pci_type0_bar3_enabled                                                                           =   "enable"                                 ,
        parameter                       pf0_pci_type0_bar4_enabled                                                                           =   "enable"                                 ,
        parameter  [6:0]                pf0_pci_type0_bar5_dummy_mask_7_1                                                                    =   7'b1111111                               ,
        parameter                       pf0_pci_type0_bar5_enabled                                                                           =   "enable"                                 ,
        parameter  [15:0]               pf0_pci_type0_device_id                                                                              =   16'b1010101111001101                     ,
        parameter  [15:0]               pf0_pci_type0_vendor_id                                                                              =   16'b1011011000011                        ,
        parameter                       pf0_pcie_cap_active_state_link_pm_control                                                            =   "pf0_aspm_dis"                           ,
        parameter                       pf0_pcie_cap_active_state_link_pm_support                                                            =   "pf0_no_aspm"                            ,
        parameter                       pf0_pcie_cap_aspm_opt_compliance                                                                     =   "true"                                   ,
        parameter                       pf0_pcie_cap_attention_indicator                                                                     =   "false"                                  ,
        parameter                       pf0_pcie_cap_attention_indicator_button                                                              =   "false"                                  ,
        parameter                       pf0_pcie_cap_aux_power_pm_en                                                                         =   "false"                                  ,
        parameter                       pf0_pcie_cap_clock_power_man                                                                         =   "pf0_refclk_remove_not_ok"               ,
        parameter                       pf0_pcie_cap_common_clk_config                                                                       =   "false"                                  ,
        parameter                       pf0_pcie_cap_crs_sw_visibility                                                                       =   "false"                                  ,
        parameter  [23:0]               pf0_pcie_cap_device_capabilities_reg_addr_byte0                                                      =   24'b1110100                              ,
        parameter  [23:0]               pf0_pcie_cap_device_capabilities_reg_addr_byte1                                                      =   24'b1110101                              ,
        parameter  [23:0]               pf0_pcie_cap_device_capabilities_reg_addr_byte3                                                      =   24'b1110110                              ,
        parameter  [23:0]               pf0_pcie_cap_device_control_device_status_addr_byte1                                                 =   24'b1111001                              ,
        parameter                       pf0_pcie_cap_dll_active                                                                              =   "false"                                  ,
        parameter                       pf0_pcie_cap_dll_active_rep_cap                                                                      =   "false"                                  ,
        parameter                       pf0_pcie_cap_electromech_interlock                                                                   =   "false"                                  ,
        parameter                       pf0_pcie_cap_en_clk_power_man                                                                        =   "pf0_clkreq_dis"                         ,
        parameter                       pf0_pcie_cap_en_no_snoop                                                                             =   "false"                                  ,
        parameter                       pf0_pcie_cap_enter_compliance                                                                        =   "false"                                  ,
        parameter  [2:0]                pf0_pcie_cap_ep_l0s_accpt_latency                                                                    =   3'b0                                     ,
        parameter  [2:0]                pf0_pcie_cap_ep_l1_accpt_latency                                                                     =   3'b0                                     ,
        parameter                       pf0_pcie_cap_ext_tag_en                                                                              =   "false"                                  ,
        parameter                       pf0_pcie_cap_ext_tag_supp                                                                            =   "pf0_supported"                          ,
        parameter                       pf0_pcie_cap_extended_synch                                                                          =   "false"                                  ,
        parameter                       pf0_pcie_cap_flr_cap                                                                                 =   "pf0_capable"                            ,
        parameter                       pf0_pcie_cap_hot_plug_capable                                                                        =   "false"                                  ,
        parameter                       pf0_pcie_cap_hot_plug_surprise                                                                       =   "false"                                  ,
        parameter                       pf0_pcie_cap_hw_auto_speed_disable                                                                   =   "false"                                  ,
        parameter                       pf0_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvd                                                  =   "false"                                  ,
        parameter                       pf0_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvdp_31                                              =   "false"                                  ,
        parameter                       pf0_pcie_cap_initiate_flr                                                                            =   "false"                                  ,
        parameter  [2:0]                pf0_pcie_cap_l0s_exit_latency_commclk_dis                                                            =   3'b111                                   ,
        parameter  [2:0]                pf0_pcie_cap_l0s_exit_latency_commclk_ena_cs2                                                        =   3'b111                                   ,
        parameter  [2:0]                pf0_pcie_cap_l1_exit_latency_commclk_dis                                                             =   3'b111                                   ,
        parameter  [2:0]                pf0_pcie_cap_l1_exit_latency_commclk_ena_cs2                                                         =   3'b111                                   ,
        parameter                       pf0_pcie_cap_link_auto_bw_int_en                                                                     =   "false"                                  ,
        parameter                       pf0_pcie_cap_link_auto_bw_status                                                                     =   "false"                                  ,
        parameter                       pf0_pcie_cap_link_bw_man_int_en                                                                      =   "false"                                  ,
        parameter                       pf0_pcie_cap_link_bw_man_status                                                                      =   "false"                                  ,
        parameter                       pf0_pcie_cap_link_bw_not_cap                                                                         =   "false"                                  ,
        parameter  [23:0]               pf0_pcie_cap_link_capabilities_reg_addr_byte0                                                        =   24'b1111100                              ,
        parameter  [23:0]               pf0_pcie_cap_link_capabilities_reg_addr_byte1                                                        =   24'b1111101                              ,
        parameter  [23:0]               pf0_pcie_cap_link_capabilities_reg_addr_byte2                                                        =   24'b1111110                              ,
        parameter  [23:0]               pf0_pcie_cap_link_capabilities_reg_addr_byte3                                                        =   24'b1111111                              ,
        parameter  [23:0]               pf0_pcie_cap_link_control2_link_status2_reg_addr_byte0                                               =   24'b10000000000000010100000              ,
        parameter  [23:0]               pf0_pcie_cap_link_control_link_status_reg_addr_byte0                                                 =   24'b10000000000000010000000              ,
        parameter  [23:0]               pf0_pcie_cap_link_control_link_status_reg_addr_byte1                                                 =   24'b10000000000000010000001              ,
        parameter  [23:0]               pf0_pcie_cap_link_control_link_status_reg_addr_byte2                                                 =   24'b10000000000000010000010              ,
        parameter                       pf0_pcie_cap_link_disable                                                                            =   "false"                                  ,
        parameter                       pf0_pcie_cap_link_training                                                                           =   "false"                                  ,
        parameter                       pf0_pcie_cap_max_link_speed                                                                          =   "pf0_max_8gts"                           ,
        parameter                       pf0_pcie_cap_max_link_width                                                                          =   "pf0_x16"                                ,
        parameter                       pf0_pcie_cap_max_payload_size                                                                        =   "pf0_payload_1024"                       ,
        parameter  [2:0]                pf0_pcie_cap_max_read_req_size                                                                       =   3'b0                                     ,
        parameter                       pf0_pcie_cap_mrl_sensor                                                                              =   "false"                                  ,
        parameter                       pf0_pcie_cap_nego_link_width                                                                         =   "false"                                  ,
        parameter  [7:0]                pf0_pcie_cap_next_ptr                                                                                =   8'b10110000                              ,
        parameter                       pf0_pcie_cap_no_cmd_cpl_support                                                                      =   "false"                                  ,
        parameter  [23:0]               pf0_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte1                                   =   24'b1110001                              ,
        parameter  [23:0]               pf0_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte3                                   =   24'b1110011                              ,
        parameter                       pf0_pcie_cap_phantom_func_en                                                                         =   "false"                                  ,
        parameter  [1:0]                pf0_pcie_cap_phantom_func_support                                                                    =   2'b0                                     ,
        parameter  [12:0]               pf0_pcie_cap_phy_slot_num                                                                            =   13'b0                                    ,
        parameter  [7:0]                pf0_pcie_cap_port_num                                                                                =   8'b0                                     ,
        parameter                       pf0_pcie_cap_power_controller                                                                        =   "false"                                  ,
        parameter                       pf0_pcie_cap_power_indicator                                                                         =   "false"                                  ,
        parameter                       pf0_pcie_cap_rcb                                                                                     =   "pf0_rcb_64"                             ,
        parameter                       pf0_pcie_cap_retrain_link                                                                            =   "false"                                  ,
        parameter                       pf0_pcie_cap_role_based_err_report                                                                   =   "false"                                  ,
        parameter  [23:0]               pf0_pcie_cap_root_control_root_capabilities_reg_addr_byte2                                           =   24'b10001110                             ,
        parameter                       pf0_pcie_cap_sel_deemphasis                                                                          =   "pf0_minus_6db"                          ,
        parameter  [23:0]               pf0_pcie_cap_shadow_link_capabilities_reg_addr_byte0                                                 =   24'b1000000000000001111100               ,
        parameter  [23:0]               pf0_pcie_cap_shadow_link_capabilities_reg_addr_byte1                                                 =   24'b1000000000000001111101               ,
        parameter  [23:0]               pf0_pcie_cap_slot_capabilities_reg_addr_byte0                                                        =   24'b10000100                             ,
        parameter  [23:0]               pf0_pcie_cap_slot_capabilities_reg_addr_byte1                                                        =   24'b10000101                             ,
        parameter  [23:0]               pf0_pcie_cap_slot_capabilities_reg_addr_byte2                                                        =   24'b10000110                             ,
        parameter  [23:0]               pf0_pcie_cap_slot_capabilities_reg_addr_byte3                                                        =   24'b10000111                             ,
        parameter                       pf0_pcie_cap_slot_clk_config                                                                         =   "false"                                  ,
        parameter  [1:0]                pf0_pcie_cap_slot_power_limit_scale                                                                  =   2'b0                                     ,
        parameter  [7:0]                pf0_pcie_cap_slot_power_limit_value                                                                  =   8'b0                                     ,
        parameter                       pf0_pcie_cap_surprise_down_err_rep_cap                                                               =   "false"                                  ,
        parameter                       pf0_pcie_cap_target_link_speed                                                                       =   "pf0_trgt_gen3"                          ,
        parameter                       pf0_pcie_cap_tx_margin                                                                               =   "false"                                  ,
        parameter  [4:0]                pf0_pcie_int_msg_num                                                                                 =   5'b0                                     ,
        parameter                       pf0_pcie_slot_imp                                                                                    =   "pf0_not_implemented"                    ,
        parameter                       pf0_pipe_loopback                                                                                    =   "disable"                                ,
        parameter  [3:0]                pf0_pipe_loopback_control_off_rsvdp_27                                                               =   4'b0                                     ,
        parameter  [23:0]               pf0_pm_cap_cap_id_nxt_ptr_reg_addr_byte1                                                             =   24'b1000001                              ,
        parameter  [23:0]               pf0_pm_cap_cap_id_nxt_ptr_reg_addr_byte2                                                             =   24'b1000010                              ,
        parameter  [23:0]               pf0_pm_cap_cap_id_nxt_ptr_reg_addr_byte3                                                             =   24'b1000011                              ,
        parameter  [23:0]               pf0_pm_cap_con_status_reg_addr_byte0                                                                 =   24'b1000100                              ,
        parameter  [7:0]                pf0_pm_next_pointer                                                                                  =   8'b1010000                               ,
        parameter  [2:0]                pf0_pm_spec_ver                                                                                      =   3'b11                                    ,
        parameter                       pf0_pme_clk                                                                                          =   "false"                                  ,
        parameter  [4:0]                pf0_pme_support                                                                                      =   5'b11011                                 ,
        parameter                       pf0_port_link_ctrl_off_rsvdp_4                                                                       =   "false"                                  ,
        parameter  [23:0]               pf0_port_logic_ack_f_aspm_ctrl_off_addr_byte1                                                        =   24'b11100001101                          ,
        parameter  [23:0]               pf0_port_logic_ack_f_aspm_ctrl_off_addr_byte2                                                        =   24'b11100001110                          ,
        parameter  [23:0]               pf0_port_logic_aux_clk_freq_off_addr_byte0                                                           =   24'b101101000000                         ,
        parameter  [23:0]               pf0_port_logic_aux_clk_freq_off_addr_byte1                                                           =   24'b101101000001                         ,
        parameter  [23:0]               pf0_port_logic_filter_mask_2_off_addr_byte0                                                          =   24'b11100100000                          ,
        parameter  [23:0]               pf0_port_logic_filter_mask_2_off_addr_byte1                                                          =   24'b11100100001                          ,
        parameter  [23:0]               pf0_port_logic_filter_mask_2_off_addr_byte2                                                          =   24'b11100100010                          ,
        parameter  [23:0]               pf0_port_logic_filter_mask_2_off_addr_byte3                                                          =   24'b11100100011                          ,
        parameter  [23:0]               pf0_port_logic_gen2_ctrl_off_addr_byte0                                                              =   24'b100000001100                         ,
        parameter  [23:0]               pf0_port_logic_gen2_ctrl_off_addr_byte1                                                              =   24'b100000001101                         ,
        parameter  [23:0]               pf0_port_logic_gen2_ctrl_off_addr_byte2                                                              =   24'b10000000000100000001110              ,
        parameter  [23:0]               pf0_port_logic_gen3_eq_control_off_addr_byte0                                                        =   24'b100010101000                         ,
        parameter  [23:0]               pf0_port_logic_gen3_eq_control_off_addr_byte1                                                        =   24'b100010101001                         ,
        parameter  [23:0]               pf0_port_logic_gen3_eq_control_off_addr_byte2                                                        =   24'b100010101010                         ,
        parameter  [23:0]               pf0_port_logic_gen3_eq_control_off_addr_byte3                                                        =   24'b100010101011                         ,
        parameter  [23:0]               pf0_port_logic_gen3_eq_fb_mode_dir_change_off_addr_byte0                                             =   24'b100010101100                         ,
        parameter  [23:0]               pf0_port_logic_gen3_eq_fb_mode_dir_change_off_addr_byte1                                             =   24'b100010101101                         ,
        parameter  [23:0]               pf0_port_logic_gen3_eq_fb_mode_dir_change_off_addr_byte2                                             =   24'b100010101110                         ,
        parameter  [23:0]               pf0_port_logic_gen3_eq_local_fs_lf_off_addr_byte0                                                    =   24'b100010010100                         ,
        parameter  [23:0]               pf0_port_logic_gen3_eq_local_fs_lf_off_addr_byte1                                                    =   24'b100010010101                         ,
        parameter  [23:0]               pf0_port_logic_gen3_related_off_addr_byte0                                                           =   24'b100010010000                         ,
        parameter  [23:0]               pf0_port_logic_gen3_related_off_addr_byte1                                                           =   24'b100010010001                         ,
        parameter  [23:0]               pf0_port_logic_gen3_related_off_addr_byte2                                                           =   24'b100010010010                         ,
        parameter  [23:0]               pf0_port_logic_misc_control_1_off_addr_byte0                                                         =   24'b100010111100                         ,
        parameter  [23:0]               pf0_port_logic_pipe_loopback_control_off_addr_byte3                                                  =   24'b100010111011                         ,
        parameter  [23:0]               pf0_port_logic_port_force_off_addr_byte0                                                             =   24'b11100001000                          ,
        parameter  [23:0]               pf0_port_logic_port_link_ctrl_off_addr_byte0                                                         =   24'b11100010000                          ,
        parameter  [23:0]               pf0_port_logic_port_link_ctrl_off_addr_byte2                                                         =   24'b11100010010                          ,
        parameter  [23:0]               pf0_port_logic_queue_status_off_addr_byte2                                                           =   24'b11100111110                          ,
        parameter  [23:0]               pf0_port_logic_queue_status_off_addr_byte3                                                           =   24'b11100111111                          ,
        parameter  [23:0]               pf0_port_logic_symbol_timer_filter_1_off_addr_byte0                                                  =   24'b11100011100                          ,
        parameter  [23:0]               pf0_port_logic_symbol_timer_filter_1_off_addr_byte1                                                  =   24'b11100011101                          ,
        parameter  [23:0]               pf0_port_logic_symbol_timer_filter_1_off_addr_byte2                                                  =   24'b11100011110                          ,
        parameter  [23:0]               pf0_port_logic_symbol_timer_filter_1_off_addr_byte3                                                  =   24'b11100011111                          ,
        parameter  [23:0]               pf0_port_logic_timer_ctrl_max_func_num_off_addr_byte0                                                =   24'b11100011000                          ,
        parameter  [23:0]               pf0_port_logic_vc0_cpl_rx_q_ctrl_off_addr_byte0                                                      =   24'b11101010000                          ,
        parameter  [23:0]               pf0_port_logic_vc0_cpl_rx_q_ctrl_off_addr_byte1                                                      =   24'b11101010001                          ,
        parameter  [23:0]               pf0_port_logic_vc0_cpl_rx_q_ctrl_off_addr_byte2                                                      =   24'b11101010010                          ,
        parameter  [23:0]               pf0_port_logic_vc0_np_rx_q_ctrl_off_addr_byte0                                                       =   24'b11101001100                          ,
        parameter  [23:0]               pf0_port_logic_vc0_np_rx_q_ctrl_off_addr_byte1                                                       =   24'b11101001101                          ,
        parameter  [23:0]               pf0_port_logic_vc0_np_rx_q_ctrl_off_addr_byte2                                                       =   24'b11101001110                          ,
        parameter  [23:0]               pf0_port_logic_vc0_p_rx_q_ctrl_off_addr_byte0                                                        =   24'b11101001000                          ,
        parameter  [23:0]               pf0_port_logic_vc0_p_rx_q_ctrl_off_addr_byte1                                                        =   24'b11101001001                          ,
        parameter  [23:0]               pf0_port_logic_vc0_p_rx_q_ctrl_off_addr_byte2                                                        =   24'b11101001010                          ,
        parameter  [1:0]                pf0_power_state                                                                                      =   2'b0                                     ,
        parameter                       pf0_pre_det_lane                                                                                     =   "pf0_det_all_lanes"                      ,
        parameter  [7:0]                pf0_program_interface                                                                                =   8'b0                                     ,
        parameter  [1:0]                pf0_queue_status_off_rsvdp_29                                                                        =   2'b0                                     ,
        parameter                       pf0_reserved4                                                                                        =   "false"                                  ,
        parameter                       pf0_reserved6                                                                                        =   "false"                                  ,
        parameter                       pf0_reserved8                                                                                        =   "false"                                  ,
        parameter  [23:0]               pf0_reserved_0_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_10_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_11_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_12_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_13_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_14_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_15_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_16_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_17_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_18_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_19_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_1_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_20_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_21_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_22_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_23_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_24_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_25_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_26_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_27_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_28_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_29_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_2_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_30_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_31_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_32_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_33_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_34_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_35_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_36_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_37_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_38_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_39_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_3_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_40_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_41_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_42_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_43_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_44_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_45_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_46_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_47_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_48_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_49_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_4_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_50_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_51_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_52_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_53_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_54_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_55_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_56_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_57_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_5_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_6_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_7_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_8_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf0_reserved_9_addr                                                                                  =   24'b0                                    ,
        parameter                       pf0_reset_assert                                                                                     =   "false"                                  ,
        parameter  [7:0]                pf0_revision_id                                                                                      =   8'b1                                     ,
        parameter                       pf0_rom_bar_enable                                                                                   =   "disable"                                ,
        parameter                       pf0_rom_bar_enabled                                                                                  =   "enable"                                 ,
        parameter  [6:0]                pf0_root_control_root_capabilities_reg_rsvdp_17                                                      =   7'b0                                     ,
        parameter  [2:0]                pf0_root_err_status_off_rsvdp_7                                                                      =   3'b0                                     ,
        parameter  [9:0]                pf0_rp_exp_rom_bar_mask_reg_rp_rom_rsvdp_1                                                           =   10'b0                                    ,
        parameter                       pf0_rp_rom_bar_enabled                                                                               =   "enable"                                 ,
        parameter  [20:0]               pf0_rp_rom_mask                                                                                      =   21'b0                                    ,
        parameter                       pf0_rxeq_ph01_en                                                                                     =   "enable"                                 ,
        parameter  [2:0]                pf0_rxstatus_value                                                                                   =   3'b0                                     ,
        parameter                       pf0_scramble_disable                                                                                 =   "false"                                  ,
        parameter                       pf0_sel_deemphasis                                                                                   =   "pf0_minus_3db_ctl"                      ,
        parameter                       pf0_shadow_link_capabilities_reg_shadow_rsvdp_23                                                     =   "false"                                  ,
        parameter  [1:0]                pf0_shadow_pcie_cap_active_state_link_pm_support                                                     =   2'b0                                     ,
        parameter                       pf0_shadow_pcie_cap_aspm_opt_compliance                                                              =   "false"                                  ,
        parameter                       pf0_shadow_pcie_cap_clock_power_man                                                                  =   "false"                                  ,
        parameter                       pf0_shadow_pcie_cap_dll_active_rep_cap                                                               =   "false"                                  ,
        parameter                       pf0_shadow_pcie_cap_link_bw_not_cap                                                                  =   "false"                                  ,
        parameter  [1:0]                pf0_shadow_pcie_cap_max_link_width                                                                   =   2'b0                                     ,
        parameter                       pf0_shadow_pcie_cap_surprise_down_err_rep_cap                                                        =   "false"                                  ,
        parameter  [15:0]               pf0_shadow_sriov_vf_stride_ari_cs2                                                                   =   16'b10                                   ,
        parameter  [10:0]               pf0_skp_int_val                                                                                      =   11'b1010000000                           ,
        parameter  [23:0]               pf0_sn_cap_ser_num_reg_dw_1_addr_byte0                                                               =   24'b101101100                            ,
        parameter  [23:0]               pf0_sn_cap_ser_num_reg_dw_1_addr_byte1                                                               =   24'b101101101                            ,
        parameter  [23:0]               pf0_sn_cap_ser_num_reg_dw_1_addr_byte2                                                               =   24'b101101110                            ,
        parameter  [23:0]               pf0_sn_cap_ser_num_reg_dw_1_addr_byte3                                                               =   24'b101101111                            ,
        parameter  [23:0]               pf0_sn_cap_ser_num_reg_dw_2_addr_byte0                                                               =   24'b101110000                            ,
        parameter  [23:0]               pf0_sn_cap_ser_num_reg_dw_2_addr_byte1                                                               =   24'b101110001                            ,
        parameter  [23:0]               pf0_sn_cap_ser_num_reg_dw_2_addr_byte2                                                               =   24'b101110010                            ,
        parameter  [23:0]               pf0_sn_cap_ser_num_reg_dw_2_addr_byte3                                                               =   24'b101110011                            ,
        parameter  [23:0]               pf0_sn_cap_sn_base_addr_byte2                                                                        =   24'b101101010                            ,
        parameter  [23:0]               pf0_sn_cap_sn_base_addr_byte3                                                                        =   24'b101101011                            ,
        parameter  [3:0]                pf0_sn_cap_version                                                                                   =   4'b1                                     ,
        parameter  [11:0]               pf0_sn_next_offset                                                                                   =   12'b101111000                            ,
        parameter  [31:0]               pf0_sn_ser_num_reg_1_dw                                                                              =   32'b0                                    ,
        parameter  [31:0]               pf0_sn_ser_num_reg_2_dw                                                                              =   32'b0                                    ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control01_reg_addr_byte0                                             =   24'b110010100                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control01_reg_addr_byte1                                             =   24'b110010101                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control01_reg_addr_byte2                                             =   24'b110010110                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control01_reg_addr_byte3                                             =   24'b110010111                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control1011_reg_addr_byte0                                           =   24'b110101000                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control1011_reg_addr_byte1                                           =   24'b110101001                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control1011_reg_addr_byte2                                           =   24'b110101010                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control1011_reg_addr_byte3                                           =   24'b110101011                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control1213_reg_addr_byte0                                           =   24'b110101100                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control1213_reg_addr_byte1                                           =   24'b110101101                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control1213_reg_addr_byte2                                           =   24'b110101110                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control1213_reg_addr_byte3                                           =   24'b110101111                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control1415_reg_addr_byte0                                           =   24'b110110000                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control1415_reg_addr_byte1                                           =   24'b110110001                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control1415_reg_addr_byte2                                           =   24'b110110010                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control1415_reg_addr_byte3                                           =   24'b110110011                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control23_reg_addr_byte0                                             =   24'b110011000                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control23_reg_addr_byte1                                             =   24'b110011001                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control23_reg_addr_byte2                                             =   24'b110011010                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control23_reg_addr_byte3                                             =   24'b110011011                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control45_reg_addr_byte0                                             =   24'b110011100                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control45_reg_addr_byte1                                             =   24'b110011101                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control45_reg_addr_byte2                                             =   24'b110011110                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control45_reg_addr_byte3                                             =   24'b110011111                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control67_reg_addr_byte0                                             =   24'b110100000                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control67_reg_addr_byte1                                             =   24'b110100001                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control67_reg_addr_byte2                                             =   24'b110100010                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control67_reg_addr_byte3                                             =   24'b110100011                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control89_reg_addr_byte0                                             =   24'b110100100                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control89_reg_addr_byte1                                             =   24'b110100101                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control89_reg_addr_byte2                                             =   24'b110100110                            ,
        parameter  [23:0]               pf0_spcie_cap_lane_equalization_control89_reg_addr_byte3                                             =   24'b110100111                            ,
        parameter  [23:0]               pf0_spcie_cap_spcie_cap_header_reg_addr_byte2                                                        =   24'b110001010                            ,
        parameter  [23:0]               pf0_spcie_cap_spcie_cap_header_reg_addr_byte3                                                        =   24'b110001011                            ,
        parameter  [3:0]                pf0_spcie_cap_version                                                                                =   4'b1                                     ,
        parameter  [11:0]               pf0_spcie_next_offset                                                                                =   12'b111001000                            ,
        parameter  [23:0]               pf0_sriov_cap_shadow_sriov_initial_vfs_addr_byte0                                                    =   24'b1000000000000111000100               ,
        parameter  [23:0]               pf0_sriov_cap_shadow_sriov_initial_vfs_addr_byte1                                                    =   24'b1000000000000111000101               ,
        parameter  [23:0]               pf0_sriov_cap_shadow_sriov_vf_offset_position_addr_byte0                                             =   24'b1000000000000111001100               ,
        parameter  [23:0]               pf0_sriov_cap_shadow_sriov_vf_offset_position_addr_byte1                                             =   24'b1000000000000111001101               ,
        parameter  [23:0]               pf0_sriov_cap_shadow_sriov_vf_offset_position_addr_byte2                                             =   24'b1000000000000111001110               ,
        parameter  [23:0]               pf0_sriov_cap_shadow_sriov_vf_offset_position_addr_byte3                                             =   24'b1000000000000111001111               ,
        parameter  [23:0]               pf0_sriov_cap_shadow_vf_bar0_reg_addr_byte0                                                          =   24'b1000000000000111011100               ,
        parameter  [23:0]               pf0_sriov_cap_shadow_vf_bar0_reg_addr_byte1                                                          =   24'b1000000000000111011101               ,
        parameter  [23:0]               pf0_sriov_cap_shadow_vf_bar0_reg_addr_byte2                                                          =   24'b1000000000000111011110               ,
        parameter  [23:0]               pf0_sriov_cap_shadow_vf_bar0_reg_addr_byte3                                                          =   24'b1000000000000111011111               ,
        parameter  [23:0]               pf0_sriov_cap_shadow_vf_bar1_reg_addr_byte0                                                          =   24'b1000000000000111100000               ,
        parameter  [23:0]               pf0_sriov_cap_shadow_vf_bar1_reg_addr_byte1                                                          =   24'b1000000000000111100001               ,
        parameter  [23:0]               pf0_sriov_cap_shadow_vf_bar1_reg_addr_byte2                                                          =   24'b1000000000000111100010               ,
        parameter  [23:0]               pf0_sriov_cap_shadow_vf_bar1_reg_addr_byte3                                                          =   24'b1000000000000111100011               ,
        parameter  [23:0]               pf0_sriov_cap_shadow_vf_bar2_reg_addr_byte0                                                          =   24'b1000000000000111100100               ,
        parameter  [23:0]               pf0_sriov_cap_shadow_vf_bar2_reg_addr_byte1                                                          =   24'b1000000000000111100101               ,
        parameter  [23:0]               pf0_sriov_cap_shadow_vf_bar2_reg_addr_byte2                                                          =   24'b1000000000000111100110               ,
        parameter  [23:0]               pf0_sriov_cap_shadow_vf_bar2_reg_addr_byte3                                                          =   24'b1000000000000111100111               ,
        parameter  [23:0]               pf0_sriov_cap_shadow_vf_bar3_reg_addr_byte0                                                          =   24'b1000000000000111101000               ,
        parameter  [23:0]               pf0_sriov_cap_shadow_vf_bar3_reg_addr_byte1                                                          =   24'b1000000000000111101001               ,
        parameter  [23:0]               pf0_sriov_cap_shadow_vf_bar3_reg_addr_byte2                                                          =   24'b1000000000000111101010               ,
        parameter  [23:0]               pf0_sriov_cap_shadow_vf_bar3_reg_addr_byte3                                                          =   24'b1000000000000111101011               ,
        parameter  [23:0]               pf0_sriov_cap_shadow_vf_bar4_reg_addr_byte0                                                          =   24'b1000000000000111101100               ,
        parameter  [23:0]               pf0_sriov_cap_shadow_vf_bar4_reg_addr_byte1                                                          =   24'b1000000000000111101101               ,
        parameter  [23:0]               pf0_sriov_cap_shadow_vf_bar4_reg_addr_byte2                                                          =   24'b1000000000000111101110               ,
        parameter  [23:0]               pf0_sriov_cap_shadow_vf_bar4_reg_addr_byte3                                                          =   24'b1000000000000111101111               ,
        parameter  [23:0]               pf0_sriov_cap_shadow_vf_bar5_reg_addr_byte0                                                          =   24'b1000000000000111110000               ,
        parameter  [23:0]               pf0_sriov_cap_shadow_vf_bar5_reg_addr_byte1                                                          =   24'b1000000000000111110001               ,
        parameter  [23:0]               pf0_sriov_cap_shadow_vf_bar5_reg_addr_byte2                                                          =   24'b1000000000000111110010               ,
        parameter  [23:0]               pf0_sriov_cap_shadow_vf_bar5_reg_addr_byte3                                                          =   24'b1000000000000111110011               ,
        parameter  [23:0]               pf0_sriov_cap_sriov_bar1_enable_reg_addr_byte0                                                       =   24'b1000000000000111100000               ,
        parameter  [23:0]               pf0_sriov_cap_sriov_bar3_enable_reg_addr_byte0                                                       =   24'b1000000000000111101000               ,
        parameter  [23:0]               pf0_sriov_cap_sriov_bar5_enable_reg_addr_byte0                                                       =   24'b1000000000000111110000               ,
        parameter  [23:0]               pf0_sriov_cap_sriov_base_reg_addr_byte2                                                              =   24'b110111010                            ,
        parameter  [23:0]               pf0_sriov_cap_sriov_base_reg_addr_byte3                                                              =   24'b110111011                            ,
        parameter  [23:0]               pf0_sriov_cap_sriov_initial_vfs_addr_byte0                                                           =   24'b111000100                            ,
        parameter  [23:0]               pf0_sriov_cap_sriov_initial_vfs_addr_byte1                                                           =   24'b111000101                            ,
        parameter  [23:0]               pf0_sriov_cap_sriov_vf_offset_position_addr_byte0                                                    =   24'b111001100                            ,
        parameter  [23:0]               pf0_sriov_cap_sriov_vf_offset_position_addr_byte1                                                    =   24'b111001101                            ,
        parameter  [23:0]               pf0_sriov_cap_sriov_vf_offset_position_addr_byte2                                                    =   24'b111001110                            ,
        parameter  [23:0]               pf0_sriov_cap_sriov_vf_offset_position_addr_byte3                                                    =   24'b111001111                            ,
        parameter  [23:0]               pf0_sriov_cap_sup_page_sizes_reg_addr_byte0                                                          =   24'b111010100                            ,
        parameter  [23:0]               pf0_sriov_cap_sup_page_sizes_reg_addr_byte1                                                          =   24'b111010101                            ,
        parameter  [23:0]               pf0_sriov_cap_sup_page_sizes_reg_addr_byte2                                                          =   24'b111010110                            ,
        parameter  [23:0]               pf0_sriov_cap_sup_page_sizes_reg_addr_byte3                                                          =   24'b111010111                            ,
        parameter  [3:0]                pf0_sriov_cap_version                                                                                =   4'b1                                     ,
        parameter  [23:0]               pf0_sriov_cap_vf_bar0_reg_addr_byte0                                                                 =   24'b111011100                            ,
        parameter  [23:0]               pf0_sriov_cap_vf_bar1_reg_addr_byte0                                                                 =   24'b111100000                            ,
        parameter  [23:0]               pf0_sriov_cap_vf_bar2_reg_addr_byte0                                                                 =   24'b111100100                            ,
        parameter  [23:0]               pf0_sriov_cap_vf_bar3_reg_addr_byte0                                                                 =   24'b111101000                            ,
        parameter  [23:0]               pf0_sriov_cap_vf_bar4_reg_addr_byte0                                                                 =   24'b111101100                            ,
        parameter  [23:0]               pf0_sriov_cap_vf_bar5_reg_addr_byte0                                                                 =   24'b111110000                            ,
        parameter  [23:0]               pf0_sriov_cap_vf_device_id_reg_addr_byte2                                                            =   24'b111010010                            ,
        parameter  [23:0]               pf0_sriov_cap_vf_device_id_reg_addr_byte3                                                            =   24'b111010011                            ,
        parameter  [15:0]               pf0_sriov_initial_vfs_ari_cs2                                                                        =   16'b1000000                              ,
        parameter  [15:0]               pf0_sriov_initial_vfs_nonari                                                                         =   16'b1000000                              ,
        parameter  [11:0]               pf0_sriov_next_offset                                                                                =   12'b1001111000                           ,
        parameter  [31:0]               pf0_sriov_sup_page_size                                                                              =   32'b10101010011                          ,
        parameter                       pf0_sriov_vf_bar0_prefetch                                                                           =   "false"                                  ,
        parameter  [3:0]                pf0_sriov_vf_bar0_start                                                                              =   4'b0                                     ,
        parameter                       pf0_sriov_vf_bar0_type                                                                               =   "pf0_sriov_vf_bar0_mem32"                ,
        parameter  [6:0]                pf0_sriov_vf_bar1_dummy_mask_7_1                                                                     =   7'b1111111                               ,
        parameter                       pf0_sriov_vf_bar1_enabled                                                                            =   "enable"                                 ,
        parameter                       pf0_sriov_vf_bar1_prefetch                                                                           =   "false"                                  ,
        parameter  [3:0]                pf0_sriov_vf_bar1_start                                                                              =   4'b0                                     ,
        parameter                       pf0_sriov_vf_bar1_type                                                                               =   "pf0_sriov_vf_bar1_mem32"                ,
        parameter                       pf0_sriov_vf_bar2_prefetch                                                                           =   "false"                                  ,
        parameter  [3:0]                pf0_sriov_vf_bar2_start                                                                              =   4'b0                                     ,
        parameter                       pf0_sriov_vf_bar2_type                                                                               =   "pf0_sriov_vf_bar2_mem32"                ,
        parameter  [6:0]                pf0_sriov_vf_bar3_dummy_mask_7_1                                                                     =   7'b1111111                               ,
        parameter                       pf0_sriov_vf_bar3_enabled                                                                            =   "enable"                                 ,
        parameter                       pf0_sriov_vf_bar3_prefetch                                                                           =   "false"                                  ,
        parameter  [3:0]                pf0_sriov_vf_bar3_start                                                                              =   4'b0                                     ,
        parameter                       pf0_sriov_vf_bar3_type                                                                               =   "pf0_sriov_vf_bar3_mem32"                ,
        parameter                       pf0_sriov_vf_bar4_prefetch                                                                           =   "false"                                  ,
        parameter  [3:0]                pf0_sriov_vf_bar4_start                                                                              =   4'b0                                     ,
        parameter                       pf0_sriov_vf_bar4_type                                                                               =   "pf0_sriov_vf_bar4_mem32"                ,
        parameter  [6:0]                pf0_sriov_vf_bar5_dummy_mask_7_1                                                                     =   7'b1111111                               ,
        parameter                       pf0_sriov_vf_bar5_enabled                                                                            =   "enable"                                 ,
        parameter                       pf0_sriov_vf_bar5_prefetch                                                                           =   "false"                                  ,
        parameter  [3:0]                pf0_sriov_vf_bar5_start                                                                              =   4'b0                                     ,
        parameter                       pf0_sriov_vf_bar5_type                                                                               =   "pf0_sriov_vf_bar5_mem32"                ,
        parameter  [15:0]               pf0_sriov_vf_device_id                                                                               =   16'b1010101111001101                     ,
        parameter  [15:0]               pf0_sriov_vf_offset_ari_cs2                                                                          =   16'b10                                   ,
        parameter  [15:0]               pf0_sriov_vf_offset_nonari                                                                           =   16'b100000000                            ,
        parameter  [15:0]               pf0_sriov_vf_stride_nonari                                                                           =   16'b100000000                            ,
        parameter                       pf0_sriov_vf_bar0_address_width_hwtcl                                                                =   0                                        ,
        parameter                       pf0_sriov_vf_bar1_address_width_hwtcl                                                                =   0                                        ,
        parameter                       pf0_sriov_vf_bar2_address_width_hwtcl                                                                =   0                                        ,
        parameter                       pf0_sriov_vf_bar3_address_width_hwtcl                                                                =   0                                        ,
        parameter                       pf0_sriov_vf_bar4_address_width_hwtcl                                                                =   0                                        ,
        parameter                       pf0_sriov_vf_bar5_address_width_hwtcl                                                                =   0                                        ,
        parameter  [7:0]                pf0_subclass_code                                                                                    =   8'b0                                     ,
        parameter  [15:0]               pf0_subsys_dev_id                                                                                    =   16'b0                                    ,
        parameter  [15:0]               pf0_subsys_vendor_id                                                                                 =   16'b0                                    ,
        parameter  [12:0]               pf0_timer_mod_flow_control                                                                           =   13'b0                                    ,
        parameter                       pf0_timer_mod_flow_control_en                                                                        =   "disable"                                ,
        parameter  [23:0]               pf0_tph_cap_tph_ext_cap_hdr_reg_addr_byte2                                                           =   24'b111111010                            ,
        parameter  [23:0]               pf0_tph_cap_tph_ext_cap_hdr_reg_addr_byte3                                                           =   24'b111111011                            ,
        parameter  [23:0]               pf0_tph_cap_tph_req_cap_reg_addr_byte0                                                               =   24'b111111100                            ,
        parameter  [23:0]               pf0_tph_cap_tph_req_cap_reg_addr_byte1                                                               =   24'b111111101                            ,
        parameter  [23:0]               pf0_tph_cap_tph_req_cap_reg_addr_byte2                                                               =   24'b111111110                            ,
        parameter  [23:0]               pf0_tph_cap_tph_req_cap_reg_addr_byte3                                                               =   24'b111111111                            ,
        parameter  [23:0]               pf0_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte0                                                    =   24'b1000000000000111111100               ,
        parameter  [23:0]               pf0_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte1                                                    =   24'b1000000000000111111101               ,
        parameter  [23:0]               pf0_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte2                                                    =   24'b1000000000000111111110               ,
        parameter  [23:0]               pf0_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte3                                                    =   24'b1000000000000111111111               ,
        parameter                       pf0_tph_req_cap_int_vec                                                                              =   "disable"                                ,
        parameter                       pf0_tph_req_cap_int_vec_vfcomm_cs2                                                                   =   "disable"                                ,
        parameter  [4:0]                pf0_tph_req_cap_reg_rsvdp_11                                                                         =   5'b0                                     ,
        parameter  [4:0]                pf0_tph_req_cap_reg_rsvdp_27                                                                         =   5'b0                                     ,
        parameter  [4:0]                pf0_tph_req_cap_reg_rsvdp_3                                                                          =   5'b0                                     ,
        parameter  [4:0]                pf0_tph_req_cap_reg_vfcomm_cs2_rsvdp_11_vfcomm_cs2                                                   =   5'b0                                     ,
        parameter  [4:0]                pf0_tph_req_cap_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                                                   =   5'b0                                     ,
        parameter  [4:0]                pf0_tph_req_cap_reg_vfcomm_cs2_rsvdp_3_vfcomm_cs2                                                    =   5'b0                                     ,
        parameter                       pf0_tph_req_cap_st_table_loc_0                                                                       =   "pf0_in_tph_struct"                      ,
        parameter                       pf0_tph_req_cap_st_table_loc_0_vfcomm_cs2                                                            =   "pf0_in_tph_struct_vf"                   ,
        parameter                       pf0_tph_req_cap_st_table_loc_1                                                                       =   "pf0_not_in_msix_table"                  ,
        parameter                       pf0_tph_req_cap_st_table_loc_1_vfcomm_cs2                                                            =   "pf0_not_in_msix_table_vf"               ,
        parameter  [10:0]               pf0_tph_req_cap_st_table_size                                                                        =   11'b1                                    ,
        parameter  [10:0]               pf0_tph_req_cap_st_table_size_vfcomm_cs2                                                             =   11'b1                                    ,
        parameter  [3:0]                pf0_tph_req_cap_ver                                                                                  =   4'b1                                     ,
        parameter                       pf0_tph_req_device_spec                                                                              =   "disable"                                ,
        parameter                       pf0_tph_req_device_spec_vfcomm_cs2                                                                   =   "disable"                                ,
        parameter                       pf0_tph_req_extended_tph                                                                             =   "disable"                                ,
        parameter                       pf0_tph_req_extended_tph_vfcomm_cs2                                                                  =   "disable"                                ,
        parameter  [11:0]               pf0_tph_req_next_ptr                                                                                 =   12'b1011011000                           ,
        parameter                       pf0_tph_req_no_st_mode                                                                               =   "false"                                  ,
        parameter                       pf0_tph_req_no_st_mode_vfcomm_cs2                                                                    =   "false"                                  ,
        parameter  [23:0]               pf0_type0_hdr_bar0_mask_reg_addr_byte0                                                               =   24'b1000000000000000010000               ,
        parameter  [23:0]               pf0_type0_hdr_bar0_mask_reg_addr_byte1                                                               =   24'b1000000000000000010001               ,
        parameter  [23:0]               pf0_type0_hdr_bar0_mask_reg_addr_byte2                                                               =   24'b1000000000000000010010               ,
        parameter  [23:0]               pf0_type0_hdr_bar0_mask_reg_addr_byte3                                                               =   24'b1000000000000000010011               ,
        parameter  [23:0]               pf0_type0_hdr_bar0_reg_addr_byte0                                                                    =   24'b10000                                ,
        parameter  [23:0]               pf0_type0_hdr_bar1_enable_reg_addr_byte0                                                             =   24'b1000000000000000010100               ,
        parameter  [23:0]               pf0_type0_hdr_bar1_mask_reg_addr_byte0                                                               =   24'b1000000000000000010100               ,
        parameter  [23:0]               pf0_type0_hdr_bar1_mask_reg_addr_byte1                                                               =   24'b1000000000000000010101               ,
        parameter  [23:0]               pf0_type0_hdr_bar1_mask_reg_addr_byte2                                                               =   24'b1000000000000000010110               ,
        parameter  [23:0]               pf0_type0_hdr_bar1_mask_reg_addr_byte3                                                               =   24'b1000000000000000010111               ,
        parameter  [23:0]               pf0_type0_hdr_bar1_reg_addr_byte0                                                                    =   24'b10100                                ,
        parameter  [23:0]               pf0_type0_hdr_bar2_mask_reg_addr_byte0                                                               =   24'b1000000000000000011000               ,
        parameter  [23:0]               pf0_type0_hdr_bar2_mask_reg_addr_byte1                                                               =   24'b1000000000000000011001               ,
        parameter  [23:0]               pf0_type0_hdr_bar2_mask_reg_addr_byte2                                                               =   24'b1000000000000000011010               ,
        parameter  [23:0]               pf0_type0_hdr_bar2_mask_reg_addr_byte3                                                               =   24'b1000000000000000011011               ,
        parameter  [23:0]               pf0_type0_hdr_bar2_reg_addr_byte0                                                                    =   24'b11000                                ,
        parameter  [23:0]               pf0_type0_hdr_bar3_enable_reg_addr_byte0                                                             =   24'b1000000000000000011100               ,
        parameter  [23:0]               pf0_type0_hdr_bar3_mask_reg_addr_byte0                                                               =   24'b1000000000000000011100               ,
        parameter  [23:0]               pf0_type0_hdr_bar3_mask_reg_addr_byte1                                                               =   24'b1000000000000000011101               ,
        parameter  [23:0]               pf0_type0_hdr_bar3_mask_reg_addr_byte2                                                               =   24'b1000000000000000011110               ,
        parameter  [23:0]               pf0_type0_hdr_bar3_mask_reg_addr_byte3                                                               =   24'b1000000000000000011111               ,
        parameter  [23:0]               pf0_type0_hdr_bar3_reg_addr_byte0                                                                    =   24'b11100                                ,
        parameter  [23:0]               pf0_type0_hdr_bar4_mask_reg_addr_byte0                                                               =   24'b1000000000000000100000               ,
        parameter  [23:0]               pf0_type0_hdr_bar4_mask_reg_addr_byte1                                                               =   24'b1000000000000000100001               ,
        parameter  [23:0]               pf0_type0_hdr_bar4_mask_reg_addr_byte2                                                               =   24'b1000000000000000100010               ,
        parameter  [23:0]               pf0_type0_hdr_bar4_mask_reg_addr_byte3                                                               =   24'b1000000000000000100011               ,
        parameter  [23:0]               pf0_type0_hdr_bar4_reg_addr_byte0                                                                    =   24'b100000                               ,
        parameter  [23:0]               pf0_type0_hdr_bar5_enable_reg_addr_byte0                                                             =   24'b1000000000000000100100               ,
        parameter  [23:0]               pf0_type0_hdr_bar5_mask_reg_addr_byte0                                                               =   24'b1000000000000000100100               ,
        parameter  [23:0]               pf0_type0_hdr_bar5_mask_reg_addr_byte1                                                               =   24'b1000000000000000100101               ,
        parameter  [23:0]               pf0_type0_hdr_bar5_mask_reg_addr_byte2                                                               =   24'b1000000000000000100110               ,
        parameter  [23:0]               pf0_type0_hdr_bar5_mask_reg_addr_byte3                                                               =   24'b1000000000000000100111               ,
        parameter  [23:0]               pf0_type0_hdr_bar5_reg_addr_byte0                                                                    =   24'b100100                               ,
        parameter  [23:0]               pf0_type0_hdr_bist_header_type_latency_cache_line_size_reg_addr_byte2                                =   24'b1110                                 ,
        parameter  [23:0]               pf0_type0_hdr_cardbus_cis_ptr_reg_addr_byte0                                                         =   24'b101000                               ,
        parameter  [23:0]               pf0_type0_hdr_cardbus_cis_ptr_reg_addr_byte1                                                         =   24'b101001                               ,
        parameter  [23:0]               pf0_type0_hdr_cardbus_cis_ptr_reg_addr_byte2                                                         =   24'b101010                               ,
        parameter  [23:0]               pf0_type0_hdr_cardbus_cis_ptr_reg_addr_byte3                                                         =   24'b101011                               ,
        parameter  [23:0]               pf0_type0_hdr_class_code_revision_id_addr_byte0                                                      =   24'b1000                                 ,
        parameter  [23:0]               pf0_type0_hdr_class_code_revision_id_addr_byte1                                                      =   24'b1001                                 ,
        parameter  [23:0]               pf0_type0_hdr_class_code_revision_id_addr_byte2                                                      =   24'b1010                                 ,
        parameter  [23:0]               pf0_type0_hdr_class_code_revision_id_addr_byte3                                                      =   24'b1011                                 ,
        parameter  [23:0]               pf0_type0_hdr_device_id_vendor_id_reg_addr_byte0                                                     =   24'b0                                    ,
        parameter  [23:0]               pf0_type0_hdr_device_id_vendor_id_reg_addr_byte1                                                     =   24'b1                                    ,
        parameter  [23:0]               pf0_type0_hdr_device_id_vendor_id_reg_addr_byte2                                                     =   24'b10                                   ,
        parameter  [23:0]               pf0_type0_hdr_device_id_vendor_id_reg_addr_byte3                                                     =   24'b11                                   ,
        parameter  [23:0]               pf0_type0_hdr_exp_rom_bar_mask_reg_addr_byte0                                                        =   24'b1000000000000000110000               ,
        parameter  [23:0]               pf0_type0_hdr_exp_rom_bar_mask_reg_addr_byte1                                                        =   24'b1000000000000000110001               ,
        parameter  [23:0]               pf0_type0_hdr_exp_rom_bar_mask_reg_addr_byte2                                                        =   24'b1000000000000000110010               ,
        parameter  [23:0]               pf0_type0_hdr_exp_rom_bar_mask_reg_addr_byte3                                                        =   24'b1000000000000000110011               ,
        parameter  [23:0]               pf0_type0_hdr_exp_rom_base_addr_reg_addr_byte0                                                       =   24'b110000                               ,
        parameter  [23:0]               pf0_type0_hdr_max_latency_min_grant_interrupt_pin_interrupt_line_reg_addr_byte1                      =   24'b111101                               ,
        parameter  [23:0]               pf0_type0_hdr_pci_cap_ptr_reg_addr_byte0                                                             =   24'b110100                               ,
        parameter  [23:0]               pf0_type0_hdr_rp_exp_rom_bar_mask_reg_addr_byte0                                                     =   24'b1000000000000000111000               ,
        parameter  [23:0]               pf0_type0_hdr_rp_exp_rom_bar_mask_reg_addr_byte1                                                     =   24'b1000000000000000111001               ,
        parameter  [23:0]               pf0_type0_hdr_rp_exp_rom_bar_mask_reg_addr_byte2                                                     =   24'b1000000000000000111010               ,
        parameter  [23:0]               pf0_type0_hdr_rp_exp_rom_bar_mask_reg_addr_byte3                                                     =   24'b1000000000000000111011               ,
        parameter  [23:0]               pf0_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte0                                        =   24'b101100                               ,
        parameter  [23:0]               pf0_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte1                                        =   24'b101101                               ,
        parameter  [23:0]               pf0_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte2                                        =   24'b101110                               ,
        parameter  [23:0]               pf0_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte3                                        =   24'b101111                               ,
        parameter  [2:0]                pf0_usp_rx_preset_hint0                                                                              =   3'b111                                   ,
        parameter  [2:0]                pf0_usp_rx_preset_hint1                                                                              =   3'b111                                   ,
        parameter  [2:0]                pf0_usp_rx_preset_hint10                                                                             =   3'b111                                   ,
        parameter  [2:0]                pf0_usp_rx_preset_hint11                                                                             =   3'b111                                   ,
        parameter  [2:0]                pf0_usp_rx_preset_hint12                                                                             =   3'b111                                   ,
        parameter  [2:0]                pf0_usp_rx_preset_hint13                                                                             =   3'b111                                   ,
        parameter  [2:0]                pf0_usp_rx_preset_hint14                                                                             =   3'b111                                   ,
        parameter  [2:0]                pf0_usp_rx_preset_hint15                                                                             =   3'b111                                   ,
        parameter  [2:0]                pf0_usp_rx_preset_hint2                                                                              =   3'b111                                   ,
        parameter  [2:0]                pf0_usp_rx_preset_hint3                                                                              =   3'b111                                   ,
        parameter  [2:0]                pf0_usp_rx_preset_hint4                                                                              =   3'b111                                   ,
        parameter  [2:0]                pf0_usp_rx_preset_hint5                                                                              =   3'b111                                   ,
        parameter  [2:0]                pf0_usp_rx_preset_hint6                                                                              =   3'b111                                   ,
        parameter  [2:0]                pf0_usp_rx_preset_hint7                                                                              =   3'b111                                   ,
        parameter  [2:0]                pf0_usp_rx_preset_hint8                                                                              =   3'b111                                   ,
        parameter  [2:0]                pf0_usp_rx_preset_hint9                                                                              =   3'b111                                   ,
        parameter  [3:0]                pf0_usp_tx_preset0                                                                                   =   4'b1111                                  ,
        parameter  [3:0]                pf0_usp_tx_preset1                                                                                   =   4'b1111                                  ,
        parameter  [3:0]                pf0_usp_tx_preset10                                                                                  =   4'b1111                                  ,
        parameter  [3:0]                pf0_usp_tx_preset11                                                                                  =   4'b1111                                  ,
        parameter  [3:0]                pf0_usp_tx_preset12                                                                                  =   4'b1111                                  ,
        parameter  [3:0]                pf0_usp_tx_preset13                                                                                  =   4'b1111                                  ,
        parameter  [3:0]                pf0_usp_tx_preset14                                                                                  =   4'b1111                                  ,
        parameter  [3:0]                pf0_usp_tx_preset15                                                                                  =   4'b1111                                  ,
        parameter  [3:0]                pf0_usp_tx_preset2                                                                                   =   4'b1111                                  ,
        parameter  [3:0]                pf0_usp_tx_preset3                                                                                   =   4'b1111                                  ,
        parameter  [3:0]                pf0_usp_tx_preset4                                                                                   =   4'b1111                                  ,
        parameter  [3:0]                pf0_usp_tx_preset5                                                                                   =   4'b1111                                  ,
        parameter  [3:0]                pf0_usp_tx_preset6                                                                                   =   4'b1111                                  ,
        parameter  [3:0]                pf0_usp_tx_preset7                                                                                   =   4'b1111                                  ,
        parameter  [3:0]                pf0_usp_tx_preset8                                                                                   =   4'b1111                                  ,
        parameter  [3:0]                pf0_usp_tx_preset9                                                                                   =   4'b1111                                  ,
        parameter  [11:0]               pf0_vc0_cpl_data_credit                                                                              =   12'b0                                    ,
        parameter  [7:0]                pf0_vc0_cpl_header_credit                                                                            =   8'b0                                     ,
        parameter  [2:0]                pf0_vc0_cpl_tlp_q_mode                                                                               =   3'b1                                     ,
        parameter  [11:0]               pf0_vc0_np_data_credit                                                                               =   12'b11100110                             ,
        parameter  [7:0]                pf0_vc0_np_header_credit                                                                             =   8'b1110011                               ,
        parameter  [2:0]                pf0_vc0_np_tlp_q_mode                                                                                =   3'b1                                     ,
        parameter  [11:0]               pf0_vc0_p_data_credit                                                                                =   12'b1011101110                           ,
        parameter  [7:0]                pf0_vc0_p_header_credit                                                                              =   8'b1111111                               ,
        parameter  [2:0]                pf0_vc0_p_tlp_q_mode                                                                                 =   3'b1                                     ,
        parameter  [23:0]               pf0_vc_cap_vc_base_addr_byte2                                                                        =   24'b101001010                            ,
        parameter  [23:0]               pf0_vc_cap_vc_base_addr_byte3                                                                        =   24'b101001011                            ,
        parameter  [3:0]                pf0_vc_cap_version                                                                                   =   4'b1                                     ,
        parameter  [11:0]               pf0_vc_next_offset                                                                                   =   12'b101101000                            ,
        parameter                       pf0_vendor_specific_dllp_req                                                                         =   "false"                                  ,
        parameter                       pf0_vf_bar0_reg_rsvdp_0                                                                              =   "false"                                  ,
        parameter                       pf0_vf_bar1_reg_rsvdp_0                                                                              =   "false"                                  ,
        parameter                       pf0_vf_bar2_reg_rsvdp_0                                                                              =   "false"                                  ,
        parameter                       pf0_vf_bar3_reg_rsvdp_0                                                                              =   "false"                                  ,
        parameter                       pf0_vf_bar4_reg_rsvdp_0                                                                              =   "false"                                  ,
        parameter                       pf0_vf_bar5_reg_rsvdp_0                                                                              =   "false"                                  ,
        parameter  [23:0]               pf1_aer_cap_aer_ext_cap_hdr_off_addr_byte2                                                           =   24'b1000100000010                        ,
        parameter  [23:0]               pf1_aer_cap_aer_ext_cap_hdr_off_addr_byte3                                                           =   24'b1000100000011                        ,
        parameter  [3:0]                pf1_aer_cap_version                                                                                  =   4'b10                                    ,
        parameter  [11:0]               pf1_aer_next_offset                                                                                  =   12'b101001000                            ,
        parameter  [23:0]               pf1_ari_cap_ari_base_addr_byte2                                                                      =   24'b1000101111010                        ,
        parameter  [23:0]               pf1_ari_cap_ari_base_addr_byte3                                                                      =   24'b1000101111011                        ,
        parameter  [3:0]                pf1_ari_cap_version                                                                                  =   4'b1                                     ,
        parameter  [11:0]               pf1_ari_next_offset                                                                                  =   12'b110011000                            ,
        parameter  [23:0]               pf1_ats_cap_ats_cap_hdr_reg_addr_byte2                                                               =   24'b1001010000110                        ,
        parameter  [23:0]               pf1_ats_cap_ats_cap_hdr_reg_addr_byte3                                                               =   24'b1001010000111                        ,
        parameter  [23:0]               pf1_ats_cap_ats_capabilities_ctrl_reg_addr_byte0                                                     =   24'b1001010001000                        ,
        parameter  [3:0]                pf1_ats_cap_version                                                                                  =   4'b1                                     ,
        parameter                       pf1_ats_capabilities_ctrl_reg_rsvdp_7                                                                =   "false"                                  ,
        parameter  [11:0]               pf1_ats_next_offset                                                                                  =   12'b0                                    ,
        parameter  [2:0]                pf1_aux_curr                                                                                         =   3'b111                                   ,
        parameter                       pf1_bar0_address_width_hwtcl                                                                     =   0                                        ,
        parameter                       pf1_bar0_mem_io                                                                                      =   "pf1_bar0_mem"                           ,
        parameter                       pf1_bar0_prefetch                                                                                    =   "false"                                  ,
        parameter  [3:0]                pf1_bar0_start                                                                                       =   4'b0                                     ,
        parameter                       pf1_bar0_type                                                                                        =   "pf1_bar0_mem32"                         ,
        parameter                       pf1_bar1_address_width_hwtcl                                                                     =   0                                        ,
        parameter                       pf1_bar1_mem_io                                                                                      =   "pf1_bar1_mem"                           ,
        parameter                       pf1_bar1_prefetch                                                                                    =   "false"                                  ,
        parameter  [3:0]                pf1_bar1_start                                                                                       =   4'b0                                     ,
        parameter                       pf1_bar1_type                                                                                        =   "pf1_bar1_mem32"                         ,
        parameter                       pf1_bar2_address_width_hwtcl                                                                     =   0                                        ,
        parameter                       pf1_bar2_mem_io                                                                                      =   "pf1_bar2_mem"                           ,
        parameter                       pf1_bar2_prefetch                                                                                    =   "false"                                  ,
        parameter  [3:0]                pf1_bar2_start                                                                                       =   4'b0                                     ,
        parameter                       pf1_bar2_type                                                                                        =   "pf1_bar2_mem32"                         ,
        parameter                       pf1_bar3_address_width_hwtcl                                                                     =   0                                        ,
        parameter                       pf1_bar3_mem_io                                                                                      =   "pf1_bar3_mem"                           ,
        parameter                       pf1_bar3_prefetch                                                                                    =   "false"                                  ,
        parameter  [3:0]                pf1_bar3_start                                                                                       =   4'b0                                     ,
        parameter                       pf1_bar3_type                                                                                        =   "pf1_bar3_mem32"                         ,
        parameter                       pf1_bar4_address_width_hwtcl                                                                     =   0                                        ,
        parameter                       pf1_bar4_mem_io                                                                                      =   "pf1_bar4_mem"                           ,
        parameter                       pf1_bar4_prefetch                                                                                    =   "false"                                  ,
        parameter  [3:0]                pf1_bar4_start                                                                                       =   4'b0                                     ,
        parameter                       pf1_bar4_type                                                                                        =   "pf1_bar4_mem32"                         ,
        parameter                       pf1_bar5_address_width_hwtcl                                                                     =   0                                        ,
        parameter                       pf1_bar5_mem_io                                                                                      =   "pf1_bar5_mem"                           ,
        parameter                       pf1_bar5_prefetch                                                                                    =   "false"                                  ,
        parameter  [3:0]                pf1_bar5_start                                                                                       =   4'b0                                     ,
        parameter                       pf1_bar5_type                                                                                        =   "pf1_bar5_mem32"                         ,
        parameter  [7:0]                pf1_base_class_code                                                                                  =   8'b0                                     ,
        parameter                       pf1_cap_id_nxt_ptr_reg_rsvdp_20                                                                      =   "false"                                  ,
        parameter  [7:0]                pf1_cap_pointer                                                                                      =   8'b1000000                               ,
        parameter  [31:0]               pf1_cardbus_cis_pointer                                                                              =   32'b0                                    ,
        parameter                       pf1_con_status_reg_rsvdp_2                                                                           =   "false"                                  ,
        parameter  [3:0]                pf1_con_status_reg_rsvdp_4                                                                           =   4'b0                                     ,
        parameter                       pf1_d1_support                                                                                       =   "pf1_d1_not_supported"                   ,
        parameter                       pf1_d2_support                                                                                       =   "pf1_d2_not_supported"                   ,
        parameter  [7:0]                pf1_dbi_reserved_0                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf1_dbi_reserved_1                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf1_dbi_reserved_10                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf1_dbi_reserved_11                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf1_dbi_reserved_12                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf1_dbi_reserved_13                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf1_dbi_reserved_14                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf1_dbi_reserved_15                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf1_dbi_reserved_16                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf1_dbi_reserved_17                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf1_dbi_reserved_18                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf1_dbi_reserved_19                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf1_dbi_reserved_2                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf1_dbi_reserved_3                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf1_dbi_reserved_4                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf1_dbi_reserved_5                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf1_dbi_reserved_6                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf1_dbi_reserved_7                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf1_dbi_reserved_8                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf1_dbi_reserved_9                                                                                   =   8'b0                                     ,
        parameter  [2:0]                pf1_device_capabilities_reg_rsvdp_12                                                                 =   3'b0                                     ,
        parameter  [3:0]                pf1_device_capabilities_reg_rsvdp_16                                                                 =   4'b0                                     ,
        parameter  [2:0]                pf1_device_capabilities_reg_rsvdp_29                                                                 =   3'b0                                     ,
        parameter                       pf1_dsi                                                                                              =   "pf1_not_required"                       ,
        parameter  [9:0]                pf1_exp_rom_bar_mask_reg_rsvdp_1                                                                     =   10'b0                                    ,
        parameter  [6:0]                pf1_exp_rom_base_addr_reg_rsvdp_1                                                                    =   7'b0                                     ,
        parameter                       pf1_expansion_base_address_register_hwtcl                                                            =   32'h0                                    ,
        parameter                       pf1_forward_user_vsec                                                                                =   "false"                                  ,
        parameter                       pf1_global_inval_spprtd                                                                              =   "false"                                  ,
        parameter  [6:0]                pf1_header_type                                                                                      =   7'b0                                     ,
        parameter                       pf1_int_pin                                                                                          =   "pf1_inta"                               ,
        parameter  [4:0]                pf1_invalidate_q_depth                                                                               =   5'b0                                     ,
        parameter                       pf1_link_capabilities_reg_rsvdp_23                                                                   =   "false"                                  ,
        parameter  [3:0]                pf1_link_control_link_status_reg_rsvdp_12                                                            =   4'b0                                     ,
        parameter                       pf1_link_control_link_status_reg_rsvdp_2                                                             =   "false"                                  ,
        parameter  [1:0]                pf1_link_control_link_status_reg_rsvdp_25                                                            =   2'b0                                     ,
        parameter                       pf1_link_control_link_status_reg_rsvdp_9                                                             =   "false"                                  ,
        parameter  [23:0]               pf1_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte1                                                  =   24'b1000001010001                        ,
        parameter  [23:0]               pf1_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte2                                                  =   24'b1000001010010                        ,
        parameter  [23:0]               pf1_msix_cap_msix_pba_offset_reg_addr_byte0                                                          =   24'b1000010111000                        ,
        parameter  [23:0]               pf1_msix_cap_msix_pba_offset_reg_addr_byte1                                                          =   24'b1000010111001                        ,
        parameter  [23:0]               pf1_msix_cap_msix_pba_offset_reg_addr_byte2                                                          =   24'b1000010111010                        ,
        parameter  [23:0]               pf1_msix_cap_msix_pba_offset_reg_addr_byte3                                                          =   24'b1000010111011                        ,
        parameter  [23:0]               pf1_msix_cap_msix_table_offset_reg_addr_byte0                                                        =   24'b1000010110100                        ,
        parameter  [23:0]               pf1_msix_cap_msix_table_offset_reg_addr_byte1                                                        =   24'b1000010110101                        ,
        parameter  [23:0]               pf1_msix_cap_msix_table_offset_reg_addr_byte2                                                        =   24'b1000010110110                        ,
        parameter  [23:0]               pf1_msix_cap_msix_table_offset_reg_addr_byte3                                                        =   24'b1000010110111                        ,
        parameter  [23:0]               pf1_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte1                                                =   24'b1000010110001                        ,
        parameter  [23:0]               pf1_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte2                                                =   24'b1000010110010                        ,
        parameter  [23:0]               pf1_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte3                                                =   24'b1000010110011                        ,
        parameter  [23:0]               pf1_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte2                                     =   24'b1000000001000010110010               ,
        parameter  [23:0]               pf1_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte3                                     =   24'b1000000001000010110011               ,
        parameter                       pf1_multi_func                                                                                       =   "true"                                   ,
        parameter                       pf1_no_soft_rst                                                                                      =   "pf1_internally_reset"                   ,
        parameter                       pf1_page_aligned_req                                                                                 =   "true"                                   ,
        parameter                       pf1_pci_msi_64_bit_addr_cap                                                                          =   "true"                                   ,
        parameter  [7:0]                pf1_pci_msi_cap_next_offset                                                                          =   8'b1110000                               ,
        parameter                       pf1_pci_msi_enable                                                                                   =   "false"                                  ,
        parameter                       pf1_pci_msi_multiple_msg_cap                                                                         =   "pf1_msi_vec_32"                         ,
        parameter  [2:0]                pf1_pci_msi_multiple_msg_en                                                                          =   3'b0                                     ,
        parameter  [2:0]                pf1_pci_msix_bir                                                                                     =   3'b0                                     ,
        parameter  [2:0]                pf1_pci_msix_cap_id_next_ctrl_reg_rsvdp_27                                                           =   3'b0                                     ,
        parameter  [2:0]                pf1_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                                     =   3'b0                                     ,
        parameter  [7:0]                pf1_pci_msix_cap_next_offset                                                                         =   8'b0                                     ,
        parameter                       pf1_pci_msix_enable                                                                                  =   "false"                                  ,
        parameter                       pf1_pci_msix_enable_vfcomm_cs2                                                                       =   "false"                                  ,
        parameter                       pf1_pci_msix_function_mask                                                                           =   "false"                                  ,
        parameter                       pf1_pci_msix_function_mask_vfcomm_cs2                                                                =   "false"                                  ,
        parameter  [2:0]                pf1_pci_msix_pba                                                                                     =   3'b0                                     ,
        parameter  [28:0]               pf1_pci_msix_pba_offset                                                                              =   29'b0                                    ,
        parameter  [28:0]               pf1_pci_msix_table_offset                                                                            =   29'b0                                    ,
        parameter  [10:0]               pf1_pci_msix_table_size                                                                              =   11'b11111111                             ,
        parameter  [10:0]               pf1_pci_msix_table_size_vfcomm_cs2                                                                   =   11'b0                                    ,
        parameter                       pf1_pci_type0_bar0_enabled                                                                           =   "enable"                                 ,
        parameter  [6:0]                pf1_pci_type0_bar1_dummy_mask_7_1                                                                    =   7'b1111111                               ,
        parameter                       pf1_pci_type0_bar1_enabled                                                                           =   "enable"                                 ,
        parameter                       pf1_pci_type0_bar2_enabled                                                                           =   "enable"                                 ,
        parameter  [6:0]                pf1_pci_type0_bar3_dummy_mask_7_1                                                                    =   7'b1111111                               ,
        parameter                       pf1_pci_type0_bar3_enabled                                                                           =   "enable"                                 ,
        parameter                       pf1_pci_type0_bar4_enabled                                                                           =   "enable"                                 ,
        parameter  [6:0]                pf1_pci_type0_bar5_dummy_mask_7_1                                                                    =   7'b1111111                               ,
        parameter                       pf1_pci_type0_bar5_enabled                                                                           =   "enable"                                 ,
        parameter  [15:0]               pf1_pci_type0_device_id                                                                              =   16'b1010101111001101                     ,
        parameter  [15:0]               pf1_pci_type0_vendor_id                                                                              =   16'b1011011000011                        ,
        parameter                       pf1_pcie_cap_active_state_link_pm_control                                                            =   "pf1_aspm_dis"                           ,
        parameter                       pf1_pcie_cap_active_state_link_pm_support                                                            =   "pf1_no_aspm"                            ,
        parameter                       pf1_pcie_cap_aspm_opt_compliance                                                                     =   "true"                                   ,
        parameter                       pf1_pcie_cap_aux_power_pm_en                                                                         =   "false"                                  ,
        parameter                       pf1_pcie_cap_clock_power_man                                                                         =   "pf1_refclk_remove_not_ok"               ,
        parameter                       pf1_pcie_cap_common_clk_config                                                                       =   "false"                                  ,
        parameter  [23:0]               pf1_pcie_cap_device_capabilities_reg_addr_byte0                                                      =   24'b1000001110100                        ,
        parameter  [23:0]               pf1_pcie_cap_device_capabilities_reg_addr_byte1                                                      =   24'b1000001110101                        ,
        parameter  [23:0]               pf1_pcie_cap_device_capabilities_reg_addr_byte3                                                      =   24'b1000001110110                        ,
        parameter  [23:0]               pf1_pcie_cap_device_control_device_status_addr_byte1                                                 =   24'b1000001111001                        ,
        parameter                       pf1_pcie_cap_dll_active                                                                              =   "false"                                  ,
        parameter                       pf1_pcie_cap_dll_active_rep_cap                                                                      =   "false"                                  ,
        parameter                       pf1_pcie_cap_en_clk_power_man                                                                        =   "pf1_clkreq_dis"                         ,
        parameter                       pf1_pcie_cap_en_no_snoop                                                                             =   "false"                                  ,
        parameter                       pf1_pcie_cap_enter_compliance                                                                        =   "false"                                  ,
        parameter  [2:0]                pf1_pcie_cap_ep_l0s_accpt_latency                                                                    =   3'b0                                     ,
        parameter  [2:0]                pf1_pcie_cap_ep_l1_accpt_latency                                                                     =   3'b0                                     ,
        parameter                       pf1_pcie_cap_ext_tag_en                                                                              =   "false"                                  ,
        parameter                       pf1_pcie_cap_ext_tag_supp                                                                            =   "pf1_supported"                          ,
        parameter                       pf1_pcie_cap_extended_synch                                                                          =   "false"                                  ,
        parameter                       pf1_pcie_cap_flr_cap                                                                                 =   "pf1_capable"                            ,
        parameter                       pf1_pcie_cap_hw_auto_speed_disable                                                                   =   "false"                                  ,
        parameter                       pf1_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvd                                                  =   "false"                                  ,
        parameter                       pf1_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvdp_31                                              =   "false"                                  ,
        parameter                       pf1_pcie_cap_initiate_flr                                                                            =   "false"                                  ,
        parameter  [2:0]                pf1_pcie_cap_l0s_exit_latency_commclk_dis                                                            =   3'b111                                   ,
        parameter  [2:0]                pf1_pcie_cap_l0s_exit_latency_commclk_ena_cs2                                                        =   3'b111                                   ,
        parameter  [2:0]                pf1_pcie_cap_l1_exit_latency_commclk_dis                                                             =   3'b111                                   ,
        parameter  [2:0]                pf1_pcie_cap_l1_exit_latency_commclk_ena_cs2                                                         =   3'b111                                   ,
        parameter                       pf1_pcie_cap_link_auto_bw_int_en                                                                     =   "false"                                  ,
        parameter                       pf1_pcie_cap_link_auto_bw_status                                                                     =   "false"                                  ,
        parameter                       pf1_pcie_cap_link_bw_man_int_en                                                                      =   "false"                                  ,
        parameter                       pf1_pcie_cap_link_bw_man_status                                                                      =   "false"                                  ,
        parameter                       pf1_pcie_cap_link_bw_not_cap                                                                         =   "false"                                  ,
        parameter  [23:0]               pf1_pcie_cap_link_capabilities_reg_addr_byte0                                                        =   24'b1000001111100                        ,
        parameter  [23:0]               pf1_pcie_cap_link_capabilities_reg_addr_byte1                                                        =   24'b1000001111101                        ,
        parameter  [23:0]               pf1_pcie_cap_link_capabilities_reg_addr_byte2                                                        =   24'b1000001111110                        ,
        parameter  [23:0]               pf1_pcie_cap_link_capabilities_reg_addr_byte3                                                        =   24'b1000001111111                        ,
        parameter  [23:0]               pf1_pcie_cap_link_control2_link_status2_reg_addr_byte0                                               =   24'b10000000001000010100000              ,
        parameter  [23:0]               pf1_pcie_cap_link_control_link_status_reg_addr_byte0                                                 =   24'b10000000001000010000000              ,
        parameter  [23:0]               pf1_pcie_cap_link_control_link_status_reg_addr_byte1                                                 =   24'b10000000001000010000001              ,
        parameter  [23:0]               pf1_pcie_cap_link_control_link_status_reg_addr_byte2                                                 =   24'b10000000001000010000010              ,
        parameter                       pf1_pcie_cap_link_disable                                                                            =   "false"                                  ,
        parameter                       pf1_pcie_cap_link_training                                                                           =   "false"                                  ,
        parameter                       pf1_pcie_cap_max_link_speed                                                                          =   "pf1_max_8gts"                           ,
        parameter                       pf1_pcie_cap_max_link_width                                                                          =   "pf1_x16"                                ,
        parameter                       pf1_pcie_cap_max_payload_size                                                                        =   "pf1_payload_1024"                       ,
        parameter  [2:0]                pf1_pcie_cap_max_read_req_size                                                                       =   3'b0                                     ,
        parameter                       pf1_pcie_cap_nego_link_width                                                                         =   "false"                                  ,
        parameter  [7:0]                pf1_pcie_cap_next_ptr                                                                                =   8'b10110000                              ,
        parameter  [23:0]               pf1_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte1                                   =   24'b1000001110001                        ,
        parameter  [23:0]               pf1_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte3                                   =   24'b1000001110011                        ,
        parameter                       pf1_pcie_cap_phantom_func_en                                                                         =   "false"                                  ,
        parameter  [1:0]                pf1_pcie_cap_phantom_func_support                                                                    =   2'b0                                     ,
        parameter  [7:0]                pf1_pcie_cap_port_num                                                                                =   8'b0                                     ,
        parameter                       pf1_pcie_cap_rcb                                                                                     =   "pf1_rcb_64"                             ,
        parameter                       pf1_pcie_cap_retrain_link                                                                            =   "false"                                  ,
        parameter                       pf1_pcie_cap_role_based_err_report                                                                   =   "false"                                  ,
        parameter                       pf1_pcie_cap_sel_deemphasis                                                                          =   "pf1_minus_6db"                          ,
        parameter  [23:0]               pf1_pcie_cap_shadow_link_capabilities_reg_addr_byte0                                                 =   24'b1000000001000001111100               ,
        parameter  [23:0]               pf1_pcie_cap_shadow_link_capabilities_reg_addr_byte1                                                 =   24'b1000000001000001111101               ,
        parameter                       pf1_pcie_cap_slot_clk_config                                                                         =   "false"                                  ,
        parameter                       pf1_pcie_cap_surprise_down_err_rep_cap                                                               =   "false"                                  ,
        parameter                       pf1_pcie_cap_target_link_speed                                                                       =   "pf1_trgt_gen3"                          ,
        parameter                       pf1_pcie_cap_tx_margin                                                                               =   "false"                                  ,
        parameter  [4:0]                pf1_pcie_int_msg_num                                                                                 =   5'b0                                     ,
        parameter                       pf1_pcie_slot_imp                                                                                    =   "pf1_not_implemented"                    ,
        parameter  [23:0]               pf1_pm_cap_cap_id_nxt_ptr_reg_addr_byte1                                                             =   24'b1000001000001                        ,
        parameter  [23:0]               pf1_pm_cap_cap_id_nxt_ptr_reg_addr_byte2                                                             =   24'b1000001000010                        ,
        parameter  [23:0]               pf1_pm_cap_cap_id_nxt_ptr_reg_addr_byte3                                                             =   24'b1000001000011                        ,
        parameter  [23:0]               pf1_pm_cap_con_status_reg_addr_byte0                                                                 =   24'b1000001000100                        ,
        parameter  [7:0]                pf1_pm_next_pointer                                                                                  =   8'b1010000                               ,
        parameter  [2:0]                pf1_pm_spec_ver                                                                                      =   3'b11                                    ,
        parameter                       pf1_pme_clk                                                                                          =   "false"                                  ,
        parameter  [4:0]                pf1_pme_support                                                                                      =   5'b11011                                 ,
        parameter  [1:0]                pf1_power_state                                                                                      =   2'b0                                     ,
        parameter  [7:0]                pf1_program_interface                                                                                =   8'b0                                     ,
        parameter  [23:0]               pf1_reserved_0_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf1_reserved_10_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf1_reserved_11_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf1_reserved_12_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf1_reserved_13_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf1_reserved_14_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf1_reserved_15_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf1_reserved_16_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf1_reserved_17_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf1_reserved_18_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf1_reserved_19_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf1_reserved_1_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf1_reserved_2_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf1_reserved_3_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf1_reserved_4_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf1_reserved_5_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf1_reserved_6_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf1_reserved_7_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf1_reserved_8_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf1_reserved_9_addr                                                                                  =   24'b0                                    ,
        parameter  [7:0]                pf1_revision_id                                                                                      =   8'b1                                     ,
        parameter                       pf1_rom_bar_enable                                                                                   =   "disable"                                ,
        parameter                       pf1_rom_bar_enabled                                                                                  =   "enable"                                 ,
        parameter                       pf1_shadow_link_capabilities_reg_shadow_rsvdp_23                                                     =   "false"                                  ,
        parameter  [1:0]                pf1_shadow_pcie_cap_active_state_link_pm_support                                                     =   2'b0                                     ,
        parameter                       pf1_shadow_pcie_cap_aspm_opt_compliance                                                              =   "false"                                  ,
        parameter                       pf1_shadow_pcie_cap_clock_power_man                                                                  =   "false"                                  ,
        parameter                       pf1_shadow_pcie_cap_dll_active_rep_cap                                                               =   "false"                                  ,
        parameter                       pf1_shadow_pcie_cap_link_bw_not_cap                                                                  =   "false"                                  ,
        parameter  [1:0]                pf1_shadow_pcie_cap_max_link_width                                                                   =   2'b0                                     ,
        parameter                       pf1_shadow_pcie_cap_surprise_down_err_rep_cap                                                        =   "false"                                  ,
        parameter  [15:0]               pf1_shadow_sriov_vf_stride_ari_cs2                                                                   =   16'b10                                   ,
        parameter  [23:0]               pf1_sn_cap_ser_num_reg_dw_1_addr_byte0                                                               =   24'b1000101101100                        ,
        parameter  [23:0]               pf1_sn_cap_ser_num_reg_dw_1_addr_byte1                                                               =   24'b1000101101101                        ,
        parameter  [23:0]               pf1_sn_cap_ser_num_reg_dw_1_addr_byte2                                                               =   24'b1000101101110                        ,
        parameter  [23:0]               pf1_sn_cap_ser_num_reg_dw_1_addr_byte3                                                               =   24'b1000101101111                        ,
        parameter  [23:0]               pf1_sn_cap_ser_num_reg_dw_2_addr_byte0                                                               =   24'b1000101110000                        ,
        parameter  [23:0]               pf1_sn_cap_ser_num_reg_dw_2_addr_byte1                                                               =   24'b1000101110001                        ,
        parameter  [23:0]               pf1_sn_cap_ser_num_reg_dw_2_addr_byte2                                                               =   24'b1000101110010                        ,
        parameter  [23:0]               pf1_sn_cap_ser_num_reg_dw_2_addr_byte3                                                               =   24'b1000101110011                        ,
        parameter  [23:0]               pf1_sn_cap_sn_base_addr_byte2                                                                        =   24'b1000101101010                        ,
        parameter  [23:0]               pf1_sn_cap_sn_base_addr_byte3                                                                        =   24'b1000101101011                        ,
        parameter  [3:0]                pf1_sn_cap_version                                                                                   =   4'b1                                     ,
        parameter  [11:0]               pf1_sn_next_offset                                                                                   =   12'b101111000                            ,
        parameter  [31:0]               pf1_sn_ser_num_reg_1_dw                                                                              =   32'b0                                    ,
        parameter  [31:0]               pf1_sn_ser_num_reg_2_dw                                                                              =   32'b0                                    ,
        parameter  [23:0]               pf1_sriov_cap_shadow_sriov_initial_vfs_addr_byte0                                                    =   24'b1000000001000111000100               ,
        parameter  [23:0]               pf1_sriov_cap_shadow_sriov_initial_vfs_addr_byte1                                                    =   24'b1000000001000111000101               ,
        parameter  [23:0]               pf1_sriov_cap_shadow_sriov_vf_offset_position_addr_byte0                                             =   24'b1000000001000111001100               ,
        parameter  [23:0]               pf1_sriov_cap_shadow_sriov_vf_offset_position_addr_byte1                                             =   24'b1000000001000111001101               ,
        parameter  [23:0]               pf1_sriov_cap_shadow_sriov_vf_offset_position_addr_byte2                                             =   24'b1000000001000111001110               ,
        parameter  [23:0]               pf1_sriov_cap_shadow_sriov_vf_offset_position_addr_byte3                                             =   24'b1000000001000111001111               ,
        parameter  [23:0]               pf1_sriov_cap_shadow_vf_bar0_reg_addr_byte0                                                          =   24'b1000000001000111011100               ,
        parameter  [23:0]               pf1_sriov_cap_shadow_vf_bar0_reg_addr_byte1                                                          =   24'b1000000001000111011101               ,
        parameter  [23:0]               pf1_sriov_cap_shadow_vf_bar0_reg_addr_byte2                                                          =   24'b1000000001000111011110               ,
        parameter  [23:0]               pf1_sriov_cap_shadow_vf_bar0_reg_addr_byte3                                                          =   24'b1000000001000111011111               ,
        parameter  [23:0]               pf1_sriov_cap_shadow_vf_bar1_reg_addr_byte0                                                          =   24'b1000000001000111100000               ,
        parameter  [23:0]               pf1_sriov_cap_shadow_vf_bar1_reg_addr_byte1                                                          =   24'b1000000001000111100001               ,
        parameter  [23:0]               pf1_sriov_cap_shadow_vf_bar1_reg_addr_byte2                                                          =   24'b1000000001000111100010               ,
        parameter  [23:0]               pf1_sriov_cap_shadow_vf_bar1_reg_addr_byte3                                                          =   24'b1000000001000111100011               ,
        parameter  [23:0]               pf1_sriov_cap_shadow_vf_bar2_reg_addr_byte0                                                          =   24'b1000000001000111100100               ,
        parameter  [23:0]               pf1_sriov_cap_shadow_vf_bar2_reg_addr_byte1                                                          =   24'b1000000001000111100101               ,
        parameter  [23:0]               pf1_sriov_cap_shadow_vf_bar2_reg_addr_byte2                                                          =   24'b1000000001000111100110               ,
        parameter  [23:0]               pf1_sriov_cap_shadow_vf_bar2_reg_addr_byte3                                                          =   24'b1000000001000111100111               ,
        parameter  [23:0]               pf1_sriov_cap_shadow_vf_bar3_reg_addr_byte0                                                          =   24'b1000000001000111101000               ,
        parameter  [23:0]               pf1_sriov_cap_shadow_vf_bar3_reg_addr_byte1                                                          =   24'b1000000001000111101001               ,
        parameter  [23:0]               pf1_sriov_cap_shadow_vf_bar3_reg_addr_byte2                                                          =   24'b1000000001000111101010               ,
        parameter  [23:0]               pf1_sriov_cap_shadow_vf_bar3_reg_addr_byte3                                                          =   24'b1000000001000111101011               ,
        parameter  [23:0]               pf1_sriov_cap_shadow_vf_bar4_reg_addr_byte0                                                          =   24'b1000000001000111101100               ,
        parameter  [23:0]               pf1_sriov_cap_shadow_vf_bar4_reg_addr_byte1                                                          =   24'b1000000001000111101101               ,
        parameter  [23:0]               pf1_sriov_cap_shadow_vf_bar4_reg_addr_byte2                                                          =   24'b1000000001000111101110               ,
        parameter  [23:0]               pf1_sriov_cap_shadow_vf_bar4_reg_addr_byte3                                                          =   24'b1000000001000111101111               ,
        parameter  [23:0]               pf1_sriov_cap_shadow_vf_bar5_reg_addr_byte0                                                          =   24'b1000000001000111110000               ,
        parameter  [23:0]               pf1_sriov_cap_shadow_vf_bar5_reg_addr_byte1                                                          =   24'b1000000001000111110001               ,
        parameter  [23:0]               pf1_sriov_cap_shadow_vf_bar5_reg_addr_byte2                                                          =   24'b1000000001000111110010               ,
        parameter  [23:0]               pf1_sriov_cap_shadow_vf_bar5_reg_addr_byte3                                                          =   24'b1000000001000111110011               ,
        parameter  [23:0]               pf1_sriov_cap_sriov_bar1_enable_reg_addr_byte0                                                       =   24'b1000000001000111100000               ,
        parameter  [23:0]               pf1_sriov_cap_sriov_bar3_enable_reg_addr_byte0                                                       =   24'b1000000001000111101000               ,
        parameter  [23:0]               pf1_sriov_cap_sriov_bar5_enable_reg_addr_byte0                                                       =   24'b1000000001000111110000               ,
        parameter  [23:0]               pf1_sriov_cap_sriov_base_reg_addr_byte2                                                              =   24'b1000110111010                        ,
        parameter  [23:0]               pf1_sriov_cap_sriov_base_reg_addr_byte3                                                              =   24'b1000110111011                        ,
        parameter  [23:0]               pf1_sriov_cap_sriov_initial_vfs_addr_byte0                                                           =   24'b1000111000100                        ,
        parameter  [23:0]               pf1_sriov_cap_sriov_initial_vfs_addr_byte1                                                           =   24'b1000111000101                        ,
        parameter  [23:0]               pf1_sriov_cap_sriov_vf_offset_position_addr_byte0                                                    =   24'b1000111001100                        ,
        parameter  [23:0]               pf1_sriov_cap_sriov_vf_offset_position_addr_byte1                                                    =   24'b1000111001101                        ,
        parameter  [23:0]               pf1_sriov_cap_sriov_vf_offset_position_addr_byte2                                                    =   24'b1000111001110                        ,
        parameter  [23:0]               pf1_sriov_cap_sriov_vf_offset_position_addr_byte3                                                    =   24'b1000111001111                        ,
        parameter  [23:0]               pf1_sriov_cap_sup_page_sizes_reg_addr_byte0                                                          =   24'b1000111010100                        ,
        parameter  [23:0]               pf1_sriov_cap_sup_page_sizes_reg_addr_byte1                                                          =   24'b1000111010101                        ,
        parameter  [23:0]               pf1_sriov_cap_sup_page_sizes_reg_addr_byte2                                                          =   24'b1000111010110                        ,
        parameter  [23:0]               pf1_sriov_cap_sup_page_sizes_reg_addr_byte3                                                          =   24'b1000111010111                        ,
        parameter  [3:0]                pf1_sriov_cap_version                                                                                =   4'b1                                     ,
        parameter  [23:0]               pf1_sriov_cap_vf_bar0_reg_addr_byte0                                                                 =   24'b1000111011100                        ,
        parameter  [23:0]               pf1_sriov_cap_vf_bar1_reg_addr_byte0                                                                 =   24'b1000111100000                        ,
        parameter  [23:0]               pf1_sriov_cap_vf_bar2_reg_addr_byte0                                                                 =   24'b1000111100100                        ,
        parameter  [23:0]               pf1_sriov_cap_vf_bar3_reg_addr_byte0                                                                 =   24'b1000111101000                        ,
        parameter  [23:0]               pf1_sriov_cap_vf_bar4_reg_addr_byte0                                                                 =   24'b1000111101100                        ,
        parameter  [23:0]               pf1_sriov_cap_vf_bar5_reg_addr_byte0                                                                 =   24'b1000111110000                        ,
        parameter  [23:0]               pf1_sriov_cap_vf_device_id_reg_addr_byte2                                                            =   24'b1000111010010                        ,
        parameter  [23:0]               pf1_sriov_cap_vf_device_id_reg_addr_byte3                                                            =   24'b1000111010011                        ,
        parameter  [15:0]               pf1_sriov_initial_vfs_ari_cs2                                                                        =   16'b1000000                              ,
        parameter  [15:0]               pf1_sriov_initial_vfs_nonari                                                                         =   16'b1000000                              ,
        parameter  [11:0]               pf1_sriov_next_offset                                                                                =   12'b1001111000                           ,
        parameter  [31:0]               pf1_sriov_sup_page_size                                                                              =   32'b10101010011                          ,
        parameter                       pf1_sriov_vf_bar0_prefetch                                                                           =   "false"                                  ,
        parameter  [3:0]                pf1_sriov_vf_bar0_start                                                                              =   4'b0                                     ,
        parameter                       pf1_sriov_vf_bar0_type                                                                               =   "pf1_sriov_vf_bar0_mem32"                ,
        parameter  [6:0]                pf1_sriov_vf_bar1_dummy_mask_7_1                                                                     =   7'b1111111                               ,
        parameter                       pf1_sriov_vf_bar1_enabled                                                                            =   "enable"                                 ,
        parameter                       pf1_sriov_vf_bar1_prefetch                                                                           =   "false"                                  ,
        parameter  [3:0]                pf1_sriov_vf_bar1_start                                                                              =   4'b0                                     ,
        parameter                       pf1_sriov_vf_bar1_type                                                                               =   "pf1_sriov_vf_bar1_mem32"                ,
        parameter                       pf1_sriov_vf_bar2_prefetch                                                                           =   "false"                                  ,
        parameter  [3:0]                pf1_sriov_vf_bar2_start                                                                              =   4'b0                                     ,
        parameter                       pf1_sriov_vf_bar2_type                                                                               =   "pf1_sriov_vf_bar2_mem32"                ,
        parameter  [6:0]                pf1_sriov_vf_bar3_dummy_mask_7_1                                                                     =   7'b1111111                               ,
        parameter                       pf1_sriov_vf_bar3_enabled                                                                            =   "enable"                                 ,
        parameter                       pf1_sriov_vf_bar3_prefetch                                                                           =   "false"                                  ,
        parameter  [3:0]                pf1_sriov_vf_bar3_start                                                                              =   4'b0                                     ,
        parameter                       pf1_sriov_vf_bar3_type                                                                               =   "pf1_sriov_vf_bar3_mem32"                ,
        parameter                       pf1_sriov_vf_bar4_prefetch                                                                           =   "false"                                  ,
        parameter  [3:0]                pf1_sriov_vf_bar4_start                                                                              =   4'b0                                     ,
        parameter                       pf1_sriov_vf_bar4_type                                                                               =   "pf1_sriov_vf_bar4_mem32"                ,
        parameter  [6:0]                pf1_sriov_vf_bar5_dummy_mask_7_1                                                                     =   7'b1111111                               ,
        parameter                       pf1_sriov_vf_bar5_enabled                                                                            =   "enable"                                 ,
        parameter                       pf1_sriov_vf_bar5_prefetch                                                                           =   "false"                                  ,
        parameter  [3:0]                pf1_sriov_vf_bar5_start                                                                              =   4'b0                                     ,
        parameter                       pf1_sriov_vf_bar5_type                                                                               =   "pf1_sriov_vf_bar5_mem32"                ,
        parameter  [15:0]               pf1_sriov_vf_device_id                                                                               =   16'b1010101111001101                     ,
        parameter  [15:0]               pf1_sriov_vf_offset_ari_cs2                                                                          =   16'b10                                   ,
        parameter  [15:0]               pf1_sriov_vf_offset_position_nonari                                                                  =   16'b100000000                            ,
        parameter  [15:0]               pf1_sriov_vf_stride_nonari                                                                           =   16'b100000000                            ,
        parameter                       pf1_sriov_vf_bar0_address_width_hwtcl                                                                =   0                                        ,
        parameter                       pf1_sriov_vf_bar1_address_width_hwtcl                                                                =   0                                        ,
        parameter                       pf1_sriov_vf_bar2_address_width_hwtcl                                                                =   0                                        ,
        parameter                       pf1_sriov_vf_bar3_address_width_hwtcl                                                                =   0                                        ,
        parameter                       pf1_sriov_vf_bar4_address_width_hwtcl                                                                =   0                                        ,
        parameter                       pf1_sriov_vf_bar5_address_width_hwtcl                                                                =   0                                        ,
        parameter  [7:0]                pf1_subclass_code                                                                                    =   8'b0                                     ,
        parameter  [15:0]               pf1_subsys_dev_id                                                                                    =   16'b0                                    ,
        parameter  [15:0]               pf1_subsys_vendor_id                                                                                 =   16'b0                                    ,
        parameter  [23:0]               pf1_tph_cap_tph_ext_cap_hdr_reg_addr_byte2                                                           =   24'b1000111111010                        ,
        parameter  [23:0]               pf1_tph_cap_tph_ext_cap_hdr_reg_addr_byte3                                                           =   24'b1000111111011                        ,
        parameter  [23:0]               pf1_tph_cap_tph_req_cap_reg_addr_byte0                                                               =   24'b1000111111100                        ,
        parameter  [23:0]               pf1_tph_cap_tph_req_cap_reg_addr_byte1                                                               =   24'b1000111111101                        ,
        parameter  [23:0]               pf1_tph_cap_tph_req_cap_reg_addr_byte2                                                               =   24'b1000111111110                        ,
        parameter  [23:0]               pf1_tph_cap_tph_req_cap_reg_addr_byte3                                                               =   24'b1000111111111                        ,
        parameter  [23:0]               pf1_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte0                                                    =   24'b1000000001000111111100               ,
        parameter  [23:0]               pf1_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte1                                                    =   24'b1000000001000111111101               ,
        parameter  [23:0]               pf1_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte2                                                    =   24'b1000000001000111111110               ,
        parameter  [23:0]               pf1_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte3                                                    =   24'b1000000001000111111111               ,
        parameter                       pf1_tph_req_cap_int_vec                                                                              =   "disable"                                ,
        parameter                       pf1_tph_req_cap_int_vec_vfcomm_cs2                                                                   =   "disable"                                ,
        parameter  [4:0]                pf1_tph_req_cap_reg_rsvdp_11                                                                         =   5'b0                                     ,
        parameter  [4:0]                pf1_tph_req_cap_reg_rsvdp_27                                                                         =   5'b0                                     ,
        parameter  [4:0]                pf1_tph_req_cap_reg_rsvdp_3                                                                          =   5'b0                                     ,
        parameter  [4:0]                pf1_tph_req_cap_reg_vfcomm_cs2_rsvdp_11_vfcomm_cs2                                                   =   5'b0                                     ,
        parameter  [4:0]                pf1_tph_req_cap_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                                                   =   5'b0                                     ,
        parameter  [4:0]                pf1_tph_req_cap_reg_vfcomm_cs2_rsvdp_3_vfcomm_cs2                                                    =   5'b0                                     ,
        parameter                       pf1_tph_req_cap_st_table_loc_0                                                                       =   "pf1_in_tph_struct"                      ,
        parameter                       pf1_tph_req_cap_st_table_loc_0_vfcomm_cs2                                                            =   "pf1_in_tph_struct_vf"                   ,
        parameter                       pf1_tph_req_cap_st_table_loc_1                                                                       =   "pf1_not_in_msix_table"                  ,
        parameter                       pf1_tph_req_cap_st_table_loc_1_vfcomm_cs2                                                            =   "pf1_not_in_msix_table_vf"               ,
        parameter  [10:0]               pf1_tph_req_cap_st_table_size                                                                        =   11'b1                                    ,
        parameter  [10:0]               pf1_tph_req_cap_st_table_size_vfcomm_cs2                                                             =   11'b1                                    ,
        parameter  [3:0]                pf1_tph_req_cap_ver                                                                                  =   4'b1                                     ,
        parameter                       pf1_tph_req_device_spec                                                                              =   "disable"                                ,
        parameter                       pf1_tph_req_device_spec_vfcomm_cs2                                                                   =   "disable"                                ,
        parameter                       pf1_tph_req_extended_tph                                                                             =   "disable"                                ,
        parameter                       pf1_tph_req_extended_tph_vfcomm_cs2                                                                  =   "disable"                                ,
        parameter  [11:0]               pf1_tph_req_next_ptr                                                                                 =   12'b1011011000                           ,
        parameter                       pf1_tph_req_no_st_mode                                                                               =   "false"                                  ,
        parameter                       pf1_tph_req_no_st_mode_vfcomm_cs2                                                                    =   "false"                                  ,
        parameter  [23:0]               pf1_type0_hdr_bar0_mask_reg_addr_byte0                                                               =   24'b1000000001000000010000               ,
        parameter  [23:0]               pf1_type0_hdr_bar0_mask_reg_addr_byte1                                                               =   24'b1000000001000000010001               ,
        parameter  [23:0]               pf1_type0_hdr_bar0_mask_reg_addr_byte2                                                               =   24'b1000000001000000010010               ,
        parameter  [23:0]               pf1_type0_hdr_bar0_mask_reg_addr_byte3                                                               =   24'b1000000001000000010011               ,
        parameter  [23:0]               pf1_type0_hdr_bar0_reg_addr_byte0                                                                    =   24'b1000000010000                        ,
        parameter  [23:0]               pf1_type0_hdr_bar1_enable_reg_addr_byte0                                                             =   24'b1000000001000000010100               ,
        parameter  [23:0]               pf1_type0_hdr_bar1_mask_reg_addr_byte0                                                               =   24'b1000000001000000010100               ,
        parameter  [23:0]               pf1_type0_hdr_bar1_mask_reg_addr_byte1                                                               =   24'b1000000001000000010101               ,
        parameter  [23:0]               pf1_type0_hdr_bar1_mask_reg_addr_byte2                                                               =   24'b1000000001000000010110               ,
        parameter  [23:0]               pf1_type0_hdr_bar1_mask_reg_addr_byte3                                                               =   24'b1000000001000000010111               ,
        parameter  [23:0]               pf1_type0_hdr_bar1_reg_addr_byte0                                                                    =   24'b1000000010100                        ,
        parameter  [23:0]               pf1_type0_hdr_bar2_mask_reg_addr_byte0                                                               =   24'b1000000001000000011000               ,
        parameter  [23:0]               pf1_type0_hdr_bar2_mask_reg_addr_byte1                                                               =   24'b1000000001000000011001               ,
        parameter  [23:0]               pf1_type0_hdr_bar2_mask_reg_addr_byte2                                                               =   24'b1000000001000000011010               ,
        parameter  [23:0]               pf1_type0_hdr_bar2_mask_reg_addr_byte3                                                               =   24'b1000000001000000011011               ,
        parameter  [23:0]               pf1_type0_hdr_bar2_reg_addr_byte0                                                                    =   24'b1000000011000                        ,
        parameter  [23:0]               pf1_type0_hdr_bar3_enable_reg_addr_byte0                                                             =   24'b1000000001000000011100               ,
        parameter  [23:0]               pf1_type0_hdr_bar3_mask_reg_addr_byte0                                                               =   24'b1000000001000000011100               ,
        parameter  [23:0]               pf1_type0_hdr_bar3_mask_reg_addr_byte1                                                               =   24'b1000000001000000011101               ,
        parameter  [23:0]               pf1_type0_hdr_bar3_mask_reg_addr_byte2                                                               =   24'b1000000001000000011110               ,
        parameter  [23:0]               pf1_type0_hdr_bar3_mask_reg_addr_byte3                                                               =   24'b1000000001000000011111               ,
        parameter  [23:0]               pf1_type0_hdr_bar3_reg_addr_byte0                                                                    =   24'b1000000011100                        ,
        parameter  [23:0]               pf1_type0_hdr_bar4_mask_reg_addr_byte0                                                               =   24'b1000000001000000100000               ,
        parameter  [23:0]               pf1_type0_hdr_bar4_mask_reg_addr_byte1                                                               =   24'b1000000001000000100001               ,
        parameter  [23:0]               pf1_type0_hdr_bar4_mask_reg_addr_byte2                                                               =   24'b1000000001000000100010               ,
        parameter  [23:0]               pf1_type0_hdr_bar4_mask_reg_addr_byte3                                                               =   24'b1000000001000000100011               ,
        parameter  [23:0]               pf1_type0_hdr_bar4_reg_addr_byte0                                                                    =   24'b1000000100000                        ,
        parameter  [23:0]               pf1_type0_hdr_bar5_enable_reg_addr_byte0                                                             =   24'b1000000001000000100100               ,
        parameter  [23:0]               pf1_type0_hdr_bar5_mask_reg_addr_byte0                                                               =   24'b1000000001000000100100               ,
        parameter  [23:0]               pf1_type0_hdr_bar5_mask_reg_addr_byte1                                                               =   24'b1000000001000000100101               ,
        parameter  [23:0]               pf1_type0_hdr_bar5_mask_reg_addr_byte2                                                               =   24'b1000000001000000100110               ,
        parameter  [23:0]               pf1_type0_hdr_bar5_mask_reg_addr_byte3                                                               =   24'b1000000001000000100111               ,
        parameter  [23:0]               pf1_type0_hdr_bar5_reg_addr_byte0                                                                    =   24'b1000000100100                        ,
        parameter  [23:0]               pf1_type0_hdr_bist_header_type_latency_cache_line_size_reg_addr_byte2                                =   24'b1000000001110                        ,
        parameter  [23:0]               pf1_type0_hdr_cardbus_cis_ptr_reg_addr_byte0                                                         =   24'b1000000101000                        ,
        parameter  [23:0]               pf1_type0_hdr_cardbus_cis_ptr_reg_addr_byte1                                                         =   24'b1000000101001                        ,
        parameter  [23:0]               pf1_type0_hdr_cardbus_cis_ptr_reg_addr_byte2                                                         =   24'b1000000101010                        ,
        parameter  [23:0]               pf1_type0_hdr_cardbus_cis_ptr_reg_addr_byte3                                                         =   24'b1000000101011                        ,
        parameter  [23:0]               pf1_type0_hdr_class_code_revision_id_addr_byte0                                                      =   24'b1000000001000                        ,
        parameter  [23:0]               pf1_type0_hdr_class_code_revision_id_addr_byte1                                                      =   24'b1000000001001                        ,
        parameter  [23:0]               pf1_type0_hdr_class_code_revision_id_addr_byte2                                                      =   24'b1000000001010                        ,
        parameter  [23:0]               pf1_type0_hdr_class_code_revision_id_addr_byte3                                                      =   24'b1000000001011                        ,
        parameter  [23:0]               pf1_type0_hdr_device_id_vendor_id_reg_addr_byte0                                                     =   24'b1000000000000                        ,
        parameter  [23:0]               pf1_type0_hdr_device_id_vendor_id_reg_addr_byte1                                                     =   24'b1000000000001                        ,
        parameter  [23:0]               pf1_type0_hdr_device_id_vendor_id_reg_addr_byte2                                                     =   24'b1000000000010                        ,
        parameter  [23:0]               pf1_type0_hdr_device_id_vendor_id_reg_addr_byte3                                                     =   24'b1000000000011                        ,
        parameter  [23:0]               pf1_type0_hdr_exp_rom_bar_mask_reg_addr_byte0                                                        =   24'b1000000001000000110000               ,
        parameter  [23:0]               pf1_type0_hdr_exp_rom_bar_mask_reg_addr_byte1                                                        =   24'b1000000001000000110001               ,
        parameter  [23:0]               pf1_type0_hdr_exp_rom_bar_mask_reg_addr_byte2                                                        =   24'b1000000001000000110010               ,
        parameter  [23:0]               pf1_type0_hdr_exp_rom_bar_mask_reg_addr_byte3                                                        =   24'b1000000001000000110011               ,
        parameter  [23:0]               pf1_type0_hdr_exp_rom_base_addr_reg_addr_byte0                                                       =   24'b1000000110000                        ,
        parameter  [23:0]               pf1_type0_hdr_max_latency_min_grant_interrupt_pin_interrupt_line_reg_addr_byte1                      =   24'b1000000111101                        ,
        parameter  [23:0]               pf1_type0_hdr_pci_cap_ptr_reg_addr_byte0                                                             =   24'b1000000110100                        ,
        parameter  [23:0]               pf1_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte0                                        =   24'b1000000101100                        ,
        parameter  [23:0]               pf1_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte1                                        =   24'b1000000101101                        ,
        parameter  [23:0]               pf1_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte2                                        =   24'b1000000101110                        ,
        parameter  [23:0]               pf1_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte3                                        =   24'b1000000101111                        ,
        parameter                       pf1_vf_bar0_reg_rsvdp_0                                                                              =   "false"                                  ,
        parameter                       pf1_vf_bar1_reg_rsvdp_0                                                                              =   "false"                                  ,
        parameter                       pf1_vf_bar2_reg_rsvdp_0                                                                              =   "false"                                  ,
        parameter                       pf1_vf_bar3_reg_rsvdp_0                                                                              =   "false"                                  ,
        parameter                       pf1_vf_bar4_reg_rsvdp_0                                                                              =   "false"                                  ,
        parameter                       pf1_vf_bar5_reg_rsvdp_0                                                                              =   "false"                                  ,
        parameter  [23:0]               pf2_aer_cap_aer_ext_cap_hdr_off_addr_byte2                                                           =   24'b10000100000010                       ,
        parameter  [23:0]               pf2_aer_cap_aer_ext_cap_hdr_off_addr_byte3                                                           =   24'b10000100000011                       ,
        parameter  [3:0]                pf2_aer_cap_version                                                                                  =   4'b10                                    ,
        parameter  [11:0]               pf2_aer_next_offset                                                                                  =   12'b101001000                            ,
        parameter  [23:0]               pf2_ari_cap_ari_base_addr_byte2                                                                      =   24'b10000101111010                       ,
        parameter  [23:0]               pf2_ari_cap_ari_base_addr_byte3                                                                      =   24'b10000101111011                       ,
        parameter  [3:0]                pf2_ari_cap_version                                                                                  =   4'b1                                     ,
        parameter  [11:0]               pf2_ari_next_offset                                                                                  =   12'b110011000                            ,
        parameter  [23:0]               pf2_ats_cap_ats_cap_hdr_reg_addr_byte2                                                               =   24'b10001010000110                       ,
        parameter  [23:0]               pf2_ats_cap_ats_cap_hdr_reg_addr_byte3                                                               =   24'b10001010000111                       ,
        parameter  [23:0]               pf2_ats_cap_ats_capabilities_ctrl_reg_addr_byte0                                                     =   24'b10001010001000                       ,
        parameter  [3:0]                pf2_ats_cap_version                                                                                  =   4'b1                                     ,
        parameter                       pf2_ats_capabilities_ctrl_reg_rsvdp_7                                                                =   "false"                                  ,
        parameter  [11:0]               pf2_ats_next_offset                                                                                  =   12'b0                                    ,
        parameter  [2:0]                pf2_aux_curr                                                                                         =   3'b111                                   ,
        parameter                       pf2_bar0_address_width_hwtcl                                                                     =   0                                        ,
        parameter                       pf2_bar0_mem_io                                                                                      =   "pf2_bar0_mem"                           ,
        parameter                       pf2_bar0_prefetch                                                                                    =   "false"                                  ,
        parameter  [3:0]                pf2_bar0_start                                                                                       =   4'b0                                     ,
        parameter                       pf2_bar0_type                                                                                        =   "pf2_bar0_mem32"                         ,
        parameter                       pf2_bar1_address_width_hwtcl                                                                     =   0                                        ,
        parameter                       pf2_bar1_mem_io                                                                                      =   "pf2_bar1_mem"                           ,
        parameter                       pf2_bar1_prefetch                                                                                    =   "false"                                  ,
        parameter  [3:0]                pf2_bar1_start                                                                                       =   4'b0                                     ,
        parameter                       pf2_bar1_type                                                                                        =   "pf2_bar1_mem32"                         ,
        parameter                       pf2_bar2_address_width_hwtcl                                                                     =   0                                        ,
        parameter                       pf2_bar2_mem_io                                                                                      =   "pf2_bar2_mem"                           ,
        parameter                       pf2_bar2_prefetch                                                                                    =   "false"                                  ,
        parameter  [3:0]                pf2_bar2_start                                                                                       =   4'b0                                     ,
        parameter                       pf2_bar2_type                                                                                        =   "pf2_bar2_mem32"                         ,
        parameter                       pf2_bar3_address_width_hwtcl                                                                     =   0                                        ,
        parameter                       pf2_bar3_mem_io                                                                                      =   "pf2_bar3_mem"                           ,
        parameter                       pf2_bar3_prefetch                                                                                    =   "false"                                  ,
        parameter  [3:0]                pf2_bar3_start                                                                                       =   4'b0                                     ,
        parameter                       pf2_bar3_type                                                                                        =   "pf2_bar3_mem32"                         ,
        parameter                       pf2_bar4_address_width_hwtcl                                                                     =   0                                        ,
        parameter                       pf2_bar4_mem_io                                                                                      =   "pf2_bar4_mem"                           ,
        parameter                       pf2_bar4_prefetch                                                                                    =   "false"                                  ,
        parameter  [3:0]                pf2_bar4_start                                                                                       =   4'b0                                     ,
        parameter                       pf2_bar4_type                                                                                        =   "pf2_bar4_mem32"                         ,
        parameter                       pf2_bar5_address_width_hwtcl                                                                     =   0                                        ,
        parameter                       pf2_bar5_mem_io                                                                                      =   "pf2_bar5_mem"                           ,
        parameter                       pf2_bar5_prefetch                                                                                    =   "false"                                  ,
        parameter  [3:0]                pf2_bar5_start                                                                                       =   4'b0                                     ,
        parameter                       pf2_bar5_type                                                                                        =   "pf2_bar5_mem32"                         ,
        parameter  [7:0]                pf2_base_class_code                                                                                  =   8'b0                                     ,
        parameter                       pf2_cap_id_nxt_ptr_reg_rsvdp_20                                                                      =   "false"                                  ,
        parameter  [7:0]                pf2_cap_pointer                                                                                      =   8'b1000000                               ,
        parameter  [31:0]               pf2_cardbus_cis_pointer                                                                              =   32'b0                                    ,
        parameter                       pf2_con_status_reg_rsvdp_2                                                                           =   "false"                                  ,
        parameter  [3:0]                pf2_con_status_reg_rsvdp_4                                                                           =   4'b0                                     ,
        parameter                       pf2_d1_support                                                                                       =   "pf2_d1_not_supported"                   ,
        parameter                       pf2_d2_support                                                                                       =   "pf2_d2_not_supported"                   ,
        parameter  [7:0]                pf2_dbi_reserved_0                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf2_dbi_reserved_1                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf2_dbi_reserved_10                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf2_dbi_reserved_11                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf2_dbi_reserved_12                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf2_dbi_reserved_13                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf2_dbi_reserved_14                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf2_dbi_reserved_15                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf2_dbi_reserved_16                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf2_dbi_reserved_17                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf2_dbi_reserved_18                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf2_dbi_reserved_19                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf2_dbi_reserved_2                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf2_dbi_reserved_3                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf2_dbi_reserved_4                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf2_dbi_reserved_5                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf2_dbi_reserved_6                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf2_dbi_reserved_7                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf2_dbi_reserved_8                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf2_dbi_reserved_9                                                                                   =   8'b0                                     ,
        parameter  [2:0]                pf2_device_capabilities_reg_rsvdp_12                                                                 =   3'b0                                     ,
        parameter  [3:0]                pf2_device_capabilities_reg_rsvdp_16                                                                 =   4'b0                                     ,
        parameter  [2:0]                pf2_device_capabilities_reg_rsvdp_29                                                                 =   3'b0                                     ,
        parameter                       pf2_dsi                                                                                              =   "pf2_not_required"                       ,
        parameter  [9:0]                pf2_exp_rom_bar_mask_reg_rsvdp_1                                                                     =   10'b0                                    ,
        parameter  [6:0]                pf2_exp_rom_base_addr_reg_rsvdp_1                                                                    =   7'b0                                     ,
        parameter                       pf2_expansion_base_address_register_hwtcl                                                            =   32'h0                                    ,
        parameter                       pf2_forward_user_vsec                                                                                =   "false"                                  ,
        parameter                       pf2_global_inval_spprtd                                                                              =   "false"                                  ,
        parameter  [6:0]                pf2_header_type                                                                                      =   7'b0                                     ,
        parameter                       pf2_int_pin                                                                                          =   "pf2_inta"                               ,
        parameter  [4:0]                pf2_invalidate_q_depth                                                                               =   5'b0                                     ,
        parameter                       pf2_link_capabilities_reg_rsvdp_23                                                                   =   "false"                                  ,
        parameter  [3:0]                pf2_link_control_link_status_reg_rsvdp_12                                                            =   4'b0                                     ,
        parameter                       pf2_link_control_link_status_reg_rsvdp_2                                                             =   "false"                                  ,
        parameter  [1:0]                pf2_link_control_link_status_reg_rsvdp_25                                                            =   2'b0                                     ,
        parameter                       pf2_link_control_link_status_reg_rsvdp_9                                                             =   "false"                                  ,
        parameter  [23:0]               pf2_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte1                                                  =   24'b10000001010001                       ,
        parameter  [23:0]               pf2_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte2                                                  =   24'b10000001010010                       ,
        parameter  [23:0]               pf2_msix_cap_msix_pba_offset_reg_addr_byte0                                                          =   24'b10000010111000                       ,
        parameter  [23:0]               pf2_msix_cap_msix_pba_offset_reg_addr_byte1                                                          =   24'b10000010111001                       ,
        parameter  [23:0]               pf2_msix_cap_msix_pba_offset_reg_addr_byte2                                                          =   24'b10000010111010                       ,
        parameter  [23:0]               pf2_msix_cap_msix_pba_offset_reg_addr_byte3                                                          =   24'b10000010111011                       ,
        parameter  [23:0]               pf2_msix_cap_msix_table_offset_reg_addr_byte0                                                        =   24'b10000010110100                       ,
        parameter  [23:0]               pf2_msix_cap_msix_table_offset_reg_addr_byte1                                                        =   24'b10000010110101                       ,
        parameter  [23:0]               pf2_msix_cap_msix_table_offset_reg_addr_byte2                                                        =   24'b10000010110110                       ,
        parameter  [23:0]               pf2_msix_cap_msix_table_offset_reg_addr_byte3                                                        =   24'b10000010110111                       ,
        parameter  [23:0]               pf2_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte1                                                =   24'b10000010110001                       ,
        parameter  [23:0]               pf2_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte2                                                =   24'b10000010110010                       ,
        parameter  [23:0]               pf2_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte3                                                =   24'b10000010110011                       ,
        parameter  [23:0]               pf2_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte2                                     =   24'b1000000010000010110010               ,
        parameter  [23:0]               pf2_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte3                                     =   24'b1000000010000010110011               ,
        parameter                       pf2_multi_func                                                                                       =   "true"                                   ,
        parameter                       pf2_no_soft_rst                                                                                      =   "pf2_internally_reset"                   ,
        parameter                       pf2_page_aligned_req                                                                                 =   "true"                                   ,
        parameter                       pf2_pci_msi_64_bit_addr_cap                                                                          =   "true"                                   ,
        parameter  [7:0]                pf2_pci_msi_cap_next_offset                                                                          =   8'b1110000                               ,
        parameter                       pf2_pci_msi_enable                                                                                   =   "false"                                  ,
        parameter                       pf2_pci_msi_multiple_msg_cap                                                                         =   "pf2_msi_vec_32"                         ,
        parameter  [2:0]                pf2_pci_msi_multiple_msg_en                                                                          =   3'b0                                     ,
        parameter  [2:0]                pf2_pci_msix_bir                                                                                     =   3'b0                                     ,
        parameter  [2:0]                pf2_pci_msix_cap_id_next_ctrl_reg_rsvdp_27                                                           =   3'b0                                     ,
        parameter  [2:0]                pf2_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                                     =   3'b0                                     ,
        parameter  [7:0]                pf2_pci_msix_cap_next_offset                                                                         =   8'b0                                     ,
        parameter                       pf2_pci_msix_enable                                                                                  =   "false"                                  ,
        parameter                       pf2_pci_msix_enable_vfcomm_cs2                                                                       =   "false"                                  ,
        parameter                       pf2_pci_msix_function_mask                                                                           =   "false"                                  ,
        parameter                       pf2_pci_msix_function_mask_vfcomm_cs2                                                                =   "false"                                  ,
        parameter  [2:0]                pf2_pci_msix_pba                                                                                     =   3'b0                                     ,
        parameter  [28:0]               pf2_pci_msix_pba_offset                                                                              =   29'b0                                    ,
        parameter  [28:0]               pf2_pci_msix_table_offset                                                                            =   29'b0                                    ,
        parameter  [10:0]               pf2_pci_msix_table_size                                                                              =   11'b11111111                             ,
        parameter  [10:0]               pf2_pci_msix_table_size_vfcomm_cs2                                                                   =   11'b0                                    ,
        parameter                       pf2_pci_type0_bar0_enabled                                                                           =   "enable"                                 ,
        parameter  [6:0]                pf2_pci_type0_bar1_dummy_mask_7_1                                                                    =   7'b1111111                               ,
        parameter                       pf2_pci_type0_bar1_enabled                                                                           =   "enable"                                 ,
        parameter                       pf2_pci_type0_bar2_enabled                                                                           =   "enable"                                 ,
        parameter  [6:0]                pf2_pci_type0_bar3_dummy_mask_7_1                                                                    =   7'b1111111                               ,
        parameter                       pf2_pci_type0_bar3_enabled                                                                           =   "enable"                                 ,
        parameter                       pf2_pci_type0_bar4_enabled                                                                           =   "enable"                                 ,
        parameter  [6:0]                pf2_pci_type0_bar5_dummy_mask_7_1                                                                    =   7'b1111111                               ,
        parameter                       pf2_pci_type0_bar5_enabled                                                                           =   "enable"                                 ,
        parameter  [15:0]               pf2_pci_type0_device_id                                                                              =   16'b1010101111001101                     ,
        parameter  [15:0]               pf2_pci_type0_vendor_id                                                                              =   16'b1011011000011                        ,
        parameter                       pf2_pcie_cap_active_state_link_pm_control                                                            =   "pf2_aspm_dis"                           ,
        parameter                       pf2_pcie_cap_active_state_link_pm_support                                                            =   "pf2_no_aspm"                            ,
        parameter                       pf2_pcie_cap_aspm_opt_compliance                                                                     =   "true"                                   ,
        parameter                       pf2_pcie_cap_aux_power_pm_en                                                                         =   "false"                                  ,
        parameter                       pf2_pcie_cap_clock_power_man                                                                         =   "pf2_refclk_remove_not_ok"               ,
        parameter                       pf2_pcie_cap_common_clk_config                                                                       =   "false"                                  ,
        parameter  [23:0]               pf2_pcie_cap_device_capabilities_reg_addr_byte0                                                      =   24'b10000001110100                       ,
        parameter  [23:0]               pf2_pcie_cap_device_capabilities_reg_addr_byte1                                                      =   24'b10000001110101                       ,
        parameter  [23:0]               pf2_pcie_cap_device_capabilities_reg_addr_byte3                                                      =   24'b10000001110110                       ,
        parameter  [23:0]               pf2_pcie_cap_device_control_device_status_addr_byte1                                                 =   24'b10000001111001                       ,
        parameter                       pf2_pcie_cap_dll_active                                                                              =   "false"                                  ,
        parameter                       pf2_pcie_cap_dll_active_rep_cap                                                                      =   "false"                                  ,
        parameter                       pf2_pcie_cap_en_clk_power_man                                                                        =   "pf2_clkreq_dis"                         ,
        parameter                       pf2_pcie_cap_en_no_snoop                                                                             =   "false"                                  ,
        parameter                       pf2_pcie_cap_enter_compliance                                                                        =   "false"                                  ,
        parameter  [2:0]                pf2_pcie_cap_ep_l0s_accpt_latency                                                                    =   3'b0                                     ,
        parameter  [2:0]                pf2_pcie_cap_ep_l1_accpt_latency                                                                     =   3'b0                                     ,
        parameter                       pf2_pcie_cap_ext_tag_en                                                                              =   "false"                                  ,
        parameter                       pf2_pcie_cap_ext_tag_supp                                                                            =   "pf2_supported"                          ,
        parameter                       pf2_pcie_cap_extended_synch                                                                          =   "false"                                  ,
        parameter                       pf2_pcie_cap_flr_cap                                                                                 =   "pf2_capable"                            ,
        parameter                       pf2_pcie_cap_hw_auto_speed_disable                                                                   =   "false"                                  ,
        parameter                       pf2_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvd                                                  =   "false"                                  ,
        parameter                       pf2_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvdp_31                                              =   "false"                                  ,
        parameter                       pf2_pcie_cap_initiate_flr                                                                            =   "false"                                  ,
        parameter  [2:0]                pf2_pcie_cap_l0s_exit_latency_commclk_dis                                                            =   3'b111                                   ,
        parameter  [2:0]                pf2_pcie_cap_l0s_exit_latency_commclk_ena_cs2                                                        =   3'b111                                   ,
        parameter  [2:0]                pf2_pcie_cap_l1_exit_latency_commclk_dis                                                             =   3'b111                                   ,
        parameter  [2:0]                pf2_pcie_cap_l1_exit_latency_commclk_ena_cs2                                                         =   3'b111                                   ,
        parameter                       pf2_pcie_cap_link_auto_bw_int_en                                                                     =   "false"                                  ,
        parameter                       pf2_pcie_cap_link_auto_bw_status                                                                     =   "false"                                  ,
        parameter                       pf2_pcie_cap_link_bw_man_int_en                                                                      =   "false"                                  ,
        parameter                       pf2_pcie_cap_link_bw_man_status                                                                      =   "false"                                  ,
        parameter                       pf2_pcie_cap_link_bw_not_cap                                                                         =   "false"                                  ,
        parameter  [23:0]               pf2_pcie_cap_link_capabilities_reg_addr_byte0                                                        =   24'b10000001111100                       ,
        parameter  [23:0]               pf2_pcie_cap_link_capabilities_reg_addr_byte1                                                        =   24'b10000001111101                       ,
        parameter  [23:0]               pf2_pcie_cap_link_capabilities_reg_addr_byte2                                                        =   24'b10000001111110                       ,
        parameter  [23:0]               pf2_pcie_cap_link_capabilities_reg_addr_byte3                                                        =   24'b10000001111111                       ,
        parameter  [23:0]               pf2_pcie_cap_link_control2_link_status2_reg_addr_byte0                                               =   24'b10000000010000010100000              ,
        parameter  [23:0]               pf2_pcie_cap_link_control_link_status_reg_addr_byte0                                                 =   24'b10000000010000010000000              ,
        parameter  [23:0]               pf2_pcie_cap_link_control_link_status_reg_addr_byte1                                                 =   24'b10000000010000010000001              ,
        parameter  [23:0]               pf2_pcie_cap_link_control_link_status_reg_addr_byte2                                                 =   24'b10000000010000010000010              ,
        parameter                       pf2_pcie_cap_link_disable                                                                            =   "false"                                  ,
        parameter                       pf2_pcie_cap_link_training                                                                           =   "false"                                  ,
        parameter                       pf2_pcie_cap_max_link_speed                                                                          =   "pf2_max_8gts"                           ,
        parameter                       pf2_pcie_cap_max_link_width                                                                          =   "pf2_x16"                                ,
        parameter                       pf2_pcie_cap_max_payload_size                                                                        =   "pf2_payload_1024"                       ,
        parameter  [2:0]                pf2_pcie_cap_max_read_req_size                                                                       =   3'b0                                     ,
        parameter                       pf2_pcie_cap_nego_link_width                                                                         =   "false"                                  ,
        parameter  [7:0]                pf2_pcie_cap_next_ptr                                                                                =   8'b10110000                              ,
        parameter  [23:0]               pf2_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte1                                   =   24'b10000001110001                       ,
        parameter  [23:0]               pf2_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte3                                   =   24'b10000001110011                       ,
        parameter                       pf2_pcie_cap_phantom_func_en                                                                         =   "false"                                  ,
        parameter  [1:0]                pf2_pcie_cap_phantom_func_support                                                                    =   2'b0                                     ,
        parameter  [7:0]                pf2_pcie_cap_port_num                                                                                =   8'b0                                     ,
        parameter                       pf2_pcie_cap_rcb                                                                                     =   "pf2_rcb_64"                             ,
        parameter                       pf2_pcie_cap_retrain_link                                                                            =   "false"                                  ,
        parameter                       pf2_pcie_cap_role_based_err_report                                                                   =   "false"                                  ,
        parameter                       pf2_pcie_cap_sel_deemphasis                                                                          =   "pf2_minus_6db"                          ,
        parameter  [23:0]               pf2_pcie_cap_shadow_link_capabilities_reg_addr_byte0                                                 =   24'b1000000010000001111100               ,
        parameter  [23:0]               pf2_pcie_cap_shadow_link_capabilities_reg_addr_byte1                                                 =   24'b1000000010000001111101               ,
        parameter                       pf2_pcie_cap_slot_clk_config                                                                         =   "false"                                  ,
        parameter                       pf2_pcie_cap_surprise_down_err_rep_cap                                                               =   "false"                                  ,
        parameter                       pf2_pcie_cap_target_link_speed                                                                       =   "pf2_trgt_gen3"                          ,
        parameter                       pf2_pcie_cap_tx_margin                                                                               =   "false"                                  ,
        parameter  [4:0]                pf2_pcie_int_msg_num                                                                                 =   5'b0                                     ,
        parameter                       pf2_pcie_slot_imp                                                                                    =   "pf2_not_implemented"                    ,
        parameter  [23:0]               pf2_pm_cap_cap_id_nxt_ptr_reg_addr_byte1                                                             =   24'b10000001000001                       ,
        parameter  [23:0]               pf2_pm_cap_cap_id_nxt_ptr_reg_addr_byte2                                                             =   24'b10000001000010                       ,
        parameter  [23:0]               pf2_pm_cap_cap_id_nxt_ptr_reg_addr_byte3                                                             =   24'b10000001000011                       ,
        parameter  [23:0]               pf2_pm_cap_con_status_reg_addr_byte0                                                                 =   24'b10000001000100                       ,
        parameter  [7:0]                pf2_pm_next_pointer                                                                                  =   8'b1010000                               ,
        parameter  [2:0]                pf2_pm_spec_ver                                                                                      =   3'b11                                    ,
        parameter                       pf2_pme_clk                                                                                          =   "false"                                  ,
        parameter  [4:0]                pf2_pme_support                                                                                      =   5'b11011                                 ,
        parameter  [1:0]                pf2_power_state                                                                                      =   2'b0                                     ,
        parameter  [7:0]                pf2_program_interface                                                                                =   8'b0                                     ,
        parameter  [23:0]               pf2_reserved_0_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf2_reserved_10_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf2_reserved_11_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf2_reserved_12_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf2_reserved_13_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf2_reserved_14_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf2_reserved_15_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf2_reserved_16_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf2_reserved_17_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf2_reserved_18_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf2_reserved_19_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf2_reserved_1_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf2_reserved_2_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf2_reserved_3_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf2_reserved_4_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf2_reserved_5_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf2_reserved_6_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf2_reserved_7_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf2_reserved_8_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf2_reserved_9_addr                                                                                  =   24'b0                                    ,
        parameter  [7:0]                pf2_revision_id                                                                                      =   8'b1                                     ,
        parameter                       pf2_rom_bar_enable                                                                                   =   "disable"                                ,
        parameter                       pf2_rom_bar_enabled                                                                                  =   "enable"                                 ,
        parameter                       pf2_shadow_link_capabilities_reg_shadow_rsvdp_23                                                     =   "false"                                  ,
        parameter  [1:0]                pf2_shadow_pcie_cap_active_state_link_pm_support                                                     =   2'b0                                     ,
        parameter                       pf2_shadow_pcie_cap_aspm_opt_compliance                                                              =   "false"                                  ,
        parameter                       pf2_shadow_pcie_cap_clock_power_man                                                                  =   "false"                                  ,
        parameter                       pf2_shadow_pcie_cap_dll_active_rep_cap                                                               =   "false"                                  ,
        parameter                       pf2_shadow_pcie_cap_link_bw_not_cap                                                                  =   "false"                                  ,
        parameter  [1:0]                pf2_shadow_pcie_cap_max_link_width                                                                   =   2'b0                                     ,
        parameter                       pf2_shadow_pcie_cap_surprise_down_err_rep_cap                                                        =   "false"                                  ,
        parameter  [15:0]               pf2_shadow_sriov_vf_stride_ari_cs2                                                                   =   16'b10                                   ,
        parameter  [23:0]               pf2_sn_cap_ser_num_reg_dw_1_addr_byte0                                                               =   24'b10000101101100                       ,
        parameter  [23:0]               pf2_sn_cap_ser_num_reg_dw_1_addr_byte1                                                               =   24'b10000101101101                       ,
        parameter  [23:0]               pf2_sn_cap_ser_num_reg_dw_1_addr_byte2                                                               =   24'b10000101101110                       ,
        parameter  [23:0]               pf2_sn_cap_ser_num_reg_dw_1_addr_byte3                                                               =   24'b10000101101111                       ,
        parameter  [23:0]               pf2_sn_cap_ser_num_reg_dw_2_addr_byte0                                                               =   24'b10000101110000                       ,
        parameter  [23:0]               pf2_sn_cap_ser_num_reg_dw_2_addr_byte1                                                               =   24'b10000101110001                       ,
        parameter  [23:0]               pf2_sn_cap_ser_num_reg_dw_2_addr_byte2                                                               =   24'b10000101110010                       ,
        parameter  [23:0]               pf2_sn_cap_ser_num_reg_dw_2_addr_byte3                                                               =   24'b10000101110011                       ,
        parameter  [23:0]               pf2_sn_cap_sn_base_addr_byte2                                                                        =   24'b10000101101010                       ,
        parameter  [23:0]               pf2_sn_cap_sn_base_addr_byte3                                                                        =   24'b10000101101011                       ,
        parameter  [3:0]                pf2_sn_cap_version                                                                                   =   4'b1                                     ,
        parameter  [11:0]               pf2_sn_next_offset                                                                                   =   12'b101111000                            ,
        parameter  [31:0]               pf2_sn_ser_num_reg_1_dw                                                                              =   32'b0                                    ,
        parameter  [31:0]               pf2_sn_ser_num_reg_2_dw                                                                              =   32'b0                                    ,
        parameter  [23:0]               pf2_sriov_cap_shadow_sriov_initial_vfs_addr_byte0                                                    =   24'b1000000010000111000100               ,
        parameter  [23:0]               pf2_sriov_cap_shadow_sriov_initial_vfs_addr_byte1                                                    =   24'b1000000010000111000101               ,
        parameter  [23:0]               pf2_sriov_cap_shadow_sriov_vf_offset_position_addr_byte0                                             =   24'b1000000010000111001100               ,
        parameter  [23:0]               pf2_sriov_cap_shadow_sriov_vf_offset_position_addr_byte1                                             =   24'b1000000010000111001101               ,
        parameter  [23:0]               pf2_sriov_cap_shadow_sriov_vf_offset_position_addr_byte2                                             =   24'b1000000010000111001110               ,
        parameter  [23:0]               pf2_sriov_cap_shadow_sriov_vf_offset_position_addr_byte3                                             =   24'b1000000010000111001111               ,
        parameter  [23:0]               pf2_sriov_cap_shadow_vf_bar0_reg_addr_byte0                                                          =   24'b1000000010000111011100               ,
        parameter  [23:0]               pf2_sriov_cap_shadow_vf_bar0_reg_addr_byte1                                                          =   24'b1000000010000111011101               ,
        parameter  [23:0]               pf2_sriov_cap_shadow_vf_bar0_reg_addr_byte2                                                          =   24'b1000000010000111011110               ,
        parameter  [23:0]               pf2_sriov_cap_shadow_vf_bar0_reg_addr_byte3                                                          =   24'b1000000010000111011111               ,
        parameter  [23:0]               pf2_sriov_cap_shadow_vf_bar1_reg_addr_byte0                                                          =   24'b1000000010000111100000               ,
        parameter  [23:0]               pf2_sriov_cap_shadow_vf_bar1_reg_addr_byte1                                                          =   24'b1000000010000111100001               ,
        parameter  [23:0]               pf2_sriov_cap_shadow_vf_bar1_reg_addr_byte2                                                          =   24'b1000000010000111100010               ,
        parameter  [23:0]               pf2_sriov_cap_shadow_vf_bar1_reg_addr_byte3                                                          =   24'b1000000010000111100011               ,
        parameter  [23:0]               pf2_sriov_cap_shadow_vf_bar2_reg_addr_byte0                                                          =   24'b1000000010000111100100               ,
        parameter  [23:0]               pf2_sriov_cap_shadow_vf_bar2_reg_addr_byte1                                                          =   24'b1000000010000111100101               ,
        parameter  [23:0]               pf2_sriov_cap_shadow_vf_bar2_reg_addr_byte2                                                          =   24'b1000000010000111100110               ,
        parameter  [23:0]               pf2_sriov_cap_shadow_vf_bar2_reg_addr_byte3                                                          =   24'b1000000010000111100111               ,
        parameter  [23:0]               pf2_sriov_cap_shadow_vf_bar3_reg_addr_byte0                                                          =   24'b1000000010000111101000               ,
        parameter  [23:0]               pf2_sriov_cap_shadow_vf_bar3_reg_addr_byte1                                                          =   24'b1000000010000111101001               ,
        parameter  [23:0]               pf2_sriov_cap_shadow_vf_bar3_reg_addr_byte2                                                          =   24'b1000000010000111101010               ,
        parameter  [23:0]               pf2_sriov_cap_shadow_vf_bar3_reg_addr_byte3                                                          =   24'b1000000010000111101011               ,
        parameter  [23:0]               pf2_sriov_cap_shadow_vf_bar4_reg_addr_byte0                                                          =   24'b1000000010000111101100               ,
        parameter  [23:0]               pf2_sriov_cap_shadow_vf_bar4_reg_addr_byte1                                                          =   24'b1000000010000111101101               ,
        parameter  [23:0]               pf2_sriov_cap_shadow_vf_bar4_reg_addr_byte2                                                          =   24'b1000000010000111101110               ,
        parameter  [23:0]               pf2_sriov_cap_shadow_vf_bar4_reg_addr_byte3                                                          =   24'b1000000010000111101111               ,
        parameter  [23:0]               pf2_sriov_cap_shadow_vf_bar5_reg_addr_byte0                                                          =   24'b1000000010000111110000               ,
        parameter  [23:0]               pf2_sriov_cap_shadow_vf_bar5_reg_addr_byte1                                                          =   24'b1000000010000111110001               ,
        parameter  [23:0]               pf2_sriov_cap_shadow_vf_bar5_reg_addr_byte2                                                          =   24'b1000000010000111110010               ,
        parameter  [23:0]               pf2_sriov_cap_shadow_vf_bar5_reg_addr_byte3                                                          =   24'b1000000010000111110011               ,
        parameter  [23:0]               pf2_sriov_cap_sriov_bar1_enable_reg_addr_byte0                                                       =   24'b1000000010000111100000               ,
        parameter  [23:0]               pf2_sriov_cap_sriov_bar3_enable_reg_addr_byte0                                                       =   24'b1000000010000111101000               ,
        parameter  [23:0]               pf2_sriov_cap_sriov_bar5_enable_reg_addr_byte0                                                       =   24'b1000000010000111110000               ,
        parameter  [23:0]               pf2_sriov_cap_sriov_base_reg_addr_byte2                                                              =   24'b10000110111010                       ,
        parameter  [23:0]               pf2_sriov_cap_sriov_base_reg_addr_byte3                                                              =   24'b10000110111011                       ,
        parameter  [23:0]               pf2_sriov_cap_sriov_initial_vfs_addr_byte0                                                           =   24'b10000111000100                       ,
        parameter  [23:0]               pf2_sriov_cap_sriov_initial_vfs_addr_byte1                                                           =   24'b10000111000101                       ,
        parameter  [23:0]               pf2_sriov_cap_sriov_vf_offset_position_addr_byte0                                                    =   24'b10000111001100                       ,
        parameter  [23:0]               pf2_sriov_cap_sriov_vf_offset_position_addr_byte1                                                    =   24'b10000111001101                       ,
        parameter  [23:0]               pf2_sriov_cap_sriov_vf_offset_position_addr_byte2                                                    =   24'b10000111001110                       ,
        parameter  [23:0]               pf2_sriov_cap_sriov_vf_offset_position_addr_byte3                                                    =   24'b10000111001111                       ,
        parameter  [23:0]               pf2_sriov_cap_sup_page_sizes_reg_addr_byte0                                                          =   24'b10000111010100                       ,
        parameter  [23:0]               pf2_sriov_cap_sup_page_sizes_reg_addr_byte1                                                          =   24'b10000111010101                       ,
        parameter  [23:0]               pf2_sriov_cap_sup_page_sizes_reg_addr_byte2                                                          =   24'b10000111010110                       ,
        parameter  [23:0]               pf2_sriov_cap_sup_page_sizes_reg_addr_byte3                                                          =   24'b10000111010111                       ,
        parameter  [3:0]                pf2_sriov_cap_version                                                                                =   4'b1                                     ,
        parameter  [23:0]               pf2_sriov_cap_vf_bar0_reg_addr_byte0                                                                 =   24'b10000111011100                       ,
        parameter  [23:0]               pf2_sriov_cap_vf_bar1_reg_addr_byte0                                                                 =   24'b10000111100000                       ,
        parameter  [23:0]               pf2_sriov_cap_vf_bar2_reg_addr_byte0                                                                 =   24'b10000111100100                       ,
        parameter  [23:0]               pf2_sriov_cap_vf_bar3_reg_addr_byte0                                                                 =   24'b10000111101000                       ,
        parameter  [23:0]               pf2_sriov_cap_vf_bar4_reg_addr_byte0                                                                 =   24'b10000111101100                       ,
        parameter  [23:0]               pf2_sriov_cap_vf_bar5_reg_addr_byte0                                                                 =   24'b10000111110000                       ,
        parameter  [23:0]               pf2_sriov_cap_vf_device_id_reg_addr_byte2                                                            =   24'b10000111010010                       ,
        parameter  [23:0]               pf2_sriov_cap_vf_device_id_reg_addr_byte3                                                            =   24'b10000111010011                       ,
        parameter  [15:0]               pf2_sriov_initial_vfs_ari_cs2                                                                        =   16'b1000000                              ,
        parameter  [15:0]               pf2_sriov_initial_vfs_nonari                                                                         =   16'b1000000                              ,
        parameter  [11:0]               pf2_sriov_next_offset                                                                                =   12'b1001111000                           ,
        parameter  [31:0]               pf2_sriov_sup_page_size                                                                              =   32'b10101010011                          ,
        parameter                       pf2_sriov_vf_bar0_prefetch                                                                           =   "false"                                  ,
        parameter  [3:0]                pf2_sriov_vf_bar0_start                                                                              =   4'b0                                     ,
        parameter                       pf2_sriov_vf_bar0_type                                                                               =   "pf2_sriov_vf_bar0_mem32"                ,
        parameter  [6:0]                pf2_sriov_vf_bar1_dummy_mask_7_1                                                                     =   7'b1111111                               ,
        parameter                       pf2_sriov_vf_bar1_enabled                                                                            =   "enable"                                 ,
        parameter                       pf2_sriov_vf_bar1_prefetch                                                                           =   "false"                                  ,
        parameter  [3:0]                pf2_sriov_vf_bar1_start                                                                              =   4'b0                                     ,
        parameter                       pf2_sriov_vf_bar1_type                                                                               =   "pf2_sriov_vf_bar1_mem32"                ,
        parameter                       pf2_sriov_vf_bar2_prefetch                                                                           =   "false"                                  ,
        parameter  [3:0]                pf2_sriov_vf_bar2_start                                                                              =   4'b0                                     ,
        parameter                       pf2_sriov_vf_bar2_type                                                                               =   "pf2_sriov_vf_bar2_mem32"                ,
        parameter  [6:0]                pf2_sriov_vf_bar3_dummy_mask_7_1                                                                     =   7'b1111111                               ,
        parameter                       pf2_sriov_vf_bar3_enabled                                                                            =   "enable"                                 ,
        parameter                       pf2_sriov_vf_bar3_prefetch                                                                           =   "false"                                  ,
        parameter  [3:0]                pf2_sriov_vf_bar3_start                                                                              =   4'b0                                     ,
        parameter                       pf2_sriov_vf_bar3_type                                                                               =   "pf2_sriov_vf_bar3_mem32"                ,
        parameter                       pf2_sriov_vf_bar4_prefetch                                                                           =   "false"                                  ,
        parameter  [3:0]                pf2_sriov_vf_bar4_start                                                                              =   4'b0                                     ,
        parameter                       pf2_sriov_vf_bar4_type                                                                               =   "pf2_sriov_vf_bar4_mem32"                ,
        parameter  [6:0]                pf2_sriov_vf_bar5_dummy_mask_7_1                                                                     =   7'b1111111                               ,
        parameter                       pf2_sriov_vf_bar5_enabled                                                                            =   "enable"                                 ,
        parameter                       pf2_sriov_vf_bar5_prefetch                                                                           =   "false"                                  ,
        parameter  [3:0]                pf2_sriov_vf_bar5_start                                                                              =   4'b0                                     ,
        parameter                       pf2_sriov_vf_bar5_type                                                                               =   "pf2_sriov_vf_bar5_mem32"                ,
        parameter  [15:0]               pf2_sriov_vf_device_id                                                                               =   16'b1010101111001101                     ,
        parameter  [15:0]               pf2_sriov_vf_offset_ari_cs2                                                                          =   16'b10                                   ,
        parameter  [15:0]               pf2_sriov_vf_offset_position_nonari                                                                  =   16'b100000000                            ,
        parameter  [15:0]               pf2_sriov_vf_stride_nonari                                                                           =   16'b100000000                            ,
        parameter                       pf2_sriov_vf_bar0_address_width_hwtcl                                                                =   0                                        ,
        parameter                       pf2_sriov_vf_bar1_address_width_hwtcl                                                                =   0                                        ,
        parameter                       pf2_sriov_vf_bar2_address_width_hwtcl                                                                =   0                                        ,
        parameter                       pf2_sriov_vf_bar3_address_width_hwtcl                                                                =   0                                        ,
        parameter                       pf2_sriov_vf_bar4_address_width_hwtcl                                                                =   0                                        ,
        parameter                       pf2_sriov_vf_bar5_address_width_hwtcl                                                                =   0                                        ,
        parameter  [7:0]                pf2_subclass_code                                                                                    =   8'b0                                     ,
        parameter  [15:0]               pf2_subsys_dev_id                                                                                    =   16'b0                                    ,
        parameter  [15:0]               pf2_subsys_vendor_id                                                                                 =   16'b0                                    ,
        parameter  [23:0]               pf2_tph_cap_tph_ext_cap_hdr_reg_addr_byte2                                                           =   24'b10000111111010                       ,
        parameter  [23:0]               pf2_tph_cap_tph_ext_cap_hdr_reg_addr_byte3                                                           =   24'b10000111111011                       ,
        parameter  [23:0]               pf2_tph_cap_tph_req_cap_reg_addr_byte0                                                               =   24'b10000111111100                       ,
        parameter  [23:0]               pf2_tph_cap_tph_req_cap_reg_addr_byte1                                                               =   24'b10000111111101                       ,
        parameter  [23:0]               pf2_tph_cap_tph_req_cap_reg_addr_byte2                                                               =   24'b10000111111110                       ,
        parameter  [23:0]               pf2_tph_cap_tph_req_cap_reg_addr_byte3                                                               =   24'b10000111111111                       ,
        parameter  [23:0]               pf2_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte0                                                    =   24'b1000000010000111111100               ,
        parameter  [23:0]               pf2_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte1                                                    =   24'b1000000010000111111101               ,
        parameter  [23:0]               pf2_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte2                                                    =   24'b1000000010000111111110               ,
        parameter  [23:0]               pf2_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte3                                                    =   24'b1000000010000111111111               ,
        parameter                       pf2_tph_req_cap_int_vec                                                                              =   "disable"                                ,
        parameter                       pf2_tph_req_cap_int_vec_vfcomm_cs2                                                                   =   "disable"                                ,
        parameter  [4:0]                pf2_tph_req_cap_reg_rsvdp_11                                                                         =   5'b0                                     ,
        parameter  [4:0]                pf2_tph_req_cap_reg_rsvdp_27                                                                         =   5'b0                                     ,
        parameter  [4:0]                pf2_tph_req_cap_reg_rsvdp_3                                                                          =   5'b0                                     ,
        parameter  [4:0]                pf2_tph_req_cap_reg_vfcomm_cs2_rsvdp_11_vfcomm_cs2                                                   =   5'b0                                     ,
        parameter  [4:0]                pf2_tph_req_cap_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                                                   =   5'b0                                     ,
        parameter  [4:0]                pf2_tph_req_cap_reg_vfcomm_cs2_rsvdp_3_vfcomm_cs2                                                    =   5'b0                                     ,
        parameter                       pf2_tph_req_cap_st_table_loc_0                                                                       =   "pf2_in_tph_struct"                      ,
        parameter                       pf2_tph_req_cap_st_table_loc_0_vfcomm_cs2                                                            =   "pf2_in_tph_struct_vf"                   ,
        parameter                       pf2_tph_req_cap_st_table_loc_1                                                                       =   "pf2_not_in_msix_table"                  ,
        parameter                       pf2_tph_req_cap_st_table_loc_1_vfcomm_cs2                                                            =   "pf2_not_in_msix_table_vf"               ,
        parameter  [10:0]               pf2_tph_req_cap_st_table_size                                                                        =   11'b1                                    ,
        parameter  [10:0]               pf2_tph_req_cap_st_table_size_vfcomm_cs2                                                             =   11'b1                                    ,
        parameter  [3:0]                pf2_tph_req_cap_ver                                                                                  =   4'b1                                     ,
        parameter                       pf2_tph_req_device_spec                                                                              =   "disable"                                ,
        parameter                       pf2_tph_req_device_spec_vfcomm_cs2                                                                   =   "disable"                                ,
        parameter                       pf2_tph_req_extended_tph                                                                             =   "disable"                                ,
        parameter                       pf2_tph_req_extended_tph_vfcomm_cs2                                                                  =   "disable"                                ,
        parameter  [11:0]               pf2_tph_req_next_ptr                                                                                 =   12'b1011011000                           ,
        parameter                       pf2_tph_req_no_st_mode                                                                               =   "false"                                  ,
        parameter                       pf2_tph_req_no_st_mode_vfcomm_cs2                                                                    =   "false"                                  ,
        parameter  [23:0]               pf2_type0_hdr_bar0_mask_reg_addr_byte0                                                               =   24'b1000000010000000010000               ,
        parameter  [23:0]               pf2_type0_hdr_bar0_mask_reg_addr_byte1                                                               =   24'b1000000010000000010001               ,
        parameter  [23:0]               pf2_type0_hdr_bar0_mask_reg_addr_byte2                                                               =   24'b1000000010000000010010               ,
        parameter  [23:0]               pf2_type0_hdr_bar0_mask_reg_addr_byte3                                                               =   24'b1000000010000000010011               ,
        parameter  [23:0]               pf2_type0_hdr_bar0_reg_addr_byte0                                                                    =   24'b10000000010000                       ,
        parameter  [23:0]               pf2_type0_hdr_bar1_enable_reg_addr_byte0                                                             =   24'b1000000010000000010100               ,
        parameter  [23:0]               pf2_type0_hdr_bar1_mask_reg_addr_byte0                                                               =   24'b1000000001000000010100               ,
        parameter  [23:0]               pf2_type0_hdr_bar1_mask_reg_addr_byte1                                                               =   24'b1000000010000000010101               ,
        parameter  [23:0]               pf2_type0_hdr_bar1_mask_reg_addr_byte2                                                               =   24'b1000000010000000010110               ,
        parameter  [23:0]               pf2_type0_hdr_bar1_mask_reg_addr_byte3                                                               =   24'b1000000010000000010111               ,
        parameter  [23:0]               pf2_type0_hdr_bar1_reg_addr_byte0                                                                    =   24'b10000000010100                       ,
        parameter  [23:0]               pf2_type0_hdr_bar2_mask_reg_addr_byte0                                                               =   24'b1000000010000000011000               ,
        parameter  [23:0]               pf2_type0_hdr_bar2_mask_reg_addr_byte1                                                               =   24'b1000000010000000011001               ,
        parameter  [23:0]               pf2_type0_hdr_bar2_mask_reg_addr_byte2                                                               =   24'b1000000010000000011010               ,
        parameter  [23:0]               pf2_type0_hdr_bar2_mask_reg_addr_byte3                                                               =   24'b1000000010000000011011               ,
        parameter  [23:0]               pf2_type0_hdr_bar2_reg_addr_byte0                                                                    =   24'b10000000011000                       ,
        parameter  [23:0]               pf2_type0_hdr_bar3_enable_reg_addr_byte0                                                             =   24'b1000000010000000011100               ,
        parameter  [23:0]               pf2_type0_hdr_bar3_mask_reg_addr_byte0                                                               =   24'b1000000001000000011100               ,
        parameter  [23:0]               pf2_type0_hdr_bar3_mask_reg_addr_byte1                                                               =   24'b1000000010000000011101               ,
        parameter  [23:0]               pf2_type0_hdr_bar3_mask_reg_addr_byte2                                                               =   24'b1000000010000000011110               ,
        parameter  [23:0]               pf2_type0_hdr_bar3_mask_reg_addr_byte3                                                               =   24'b1000000010000000011111               ,
        parameter  [23:0]               pf2_type0_hdr_bar3_reg_addr_byte0                                                                    =   24'b10000000011100                       ,
        parameter  [23:0]               pf2_type0_hdr_bar4_mask_reg_addr_byte0                                                               =   24'b1000000001000000100000               ,
        parameter  [23:0]               pf2_type0_hdr_bar4_mask_reg_addr_byte1                                                               =   24'b1000000010000000100001               ,
        parameter  [23:0]               pf2_type0_hdr_bar4_mask_reg_addr_byte2                                                               =   24'b1000000010000000100010               ,
        parameter  [23:0]               pf2_type0_hdr_bar4_mask_reg_addr_byte3                                                               =   24'b1000000010000000100011               ,
        parameter  [23:0]               pf2_type0_hdr_bar4_reg_addr_byte0                                                                    =   24'b10000000100000                       ,
        parameter  [23:0]               pf2_type0_hdr_bar5_enable_reg_addr_byte0                                                             =   24'b1000000010000000100100               ,
        parameter  [23:0]               pf2_type0_hdr_bar5_mask_reg_addr_byte0                                                               =   24'b1000000010000000100100               ,
        parameter  [23:0]               pf2_type0_hdr_bar5_mask_reg_addr_byte1                                                               =   24'b1000000010000000100101               ,
        parameter  [23:0]               pf2_type0_hdr_bar5_mask_reg_addr_byte2                                                               =   24'b1000000010000000100110               ,
        parameter  [23:0]               pf2_type0_hdr_bar5_mask_reg_addr_byte3                                                               =   24'b1000000010000000100111               ,
        parameter  [23:0]               pf2_type0_hdr_bar5_reg_addr_byte0                                                                    =   24'b10000000100100                       ,
        parameter  [23:0]               pf2_type0_hdr_bist_header_type_latency_cache_line_size_reg_addr_byte2                                =   24'b10000000001110                       ,
        parameter  [23:0]               pf2_type0_hdr_cardbus_cis_ptr_reg_addr_byte0                                                         =   24'b10000000101000                       ,
        parameter  [23:0]               pf2_type0_hdr_cardbus_cis_ptr_reg_addr_byte1                                                         =   24'b10000000101001                       ,
        parameter  [23:0]               pf2_type0_hdr_cardbus_cis_ptr_reg_addr_byte2                                                         =   24'b10000000101010                       ,
        parameter  [23:0]               pf2_type0_hdr_cardbus_cis_ptr_reg_addr_byte3                                                         =   24'b10000000101011                       ,
        parameter  [23:0]               pf2_type0_hdr_class_code_revision_id_addr_byte0                                                      =   24'b1000000001000                        ,
        parameter  [23:0]               pf2_type0_hdr_class_code_revision_id_addr_byte1                                                      =   24'b10000000001001                       ,
        parameter  [23:0]               pf2_type0_hdr_class_code_revision_id_addr_byte2                                                      =   24'b10000000001010                       ,
        parameter  [23:0]               pf2_type0_hdr_class_code_revision_id_addr_byte3                                                      =   24'b10000000001011                       ,
        parameter  [23:0]               pf2_type0_hdr_device_id_vendor_id_reg_addr_byte0                                                     =   24'b10000000000000                       ,
        parameter  [23:0]               pf2_type0_hdr_device_id_vendor_id_reg_addr_byte1                                                     =   24'b10000000000001                       ,
        parameter  [23:0]               pf2_type0_hdr_device_id_vendor_id_reg_addr_byte2                                                     =   24'b10000000000010                       ,
        parameter  [23:0]               pf2_type0_hdr_device_id_vendor_id_reg_addr_byte3                                                     =   24'b10000000000011                       ,
        parameter  [23:0]               pf2_type0_hdr_exp_rom_bar_mask_reg_addr_byte0                                                        =   24'b1000000010000000110000               ,
        parameter  [23:0]               pf2_type0_hdr_exp_rom_bar_mask_reg_addr_byte1                                                        =   24'b1000000010000000110001               ,
        parameter  [23:0]               pf2_type0_hdr_exp_rom_bar_mask_reg_addr_byte2                                                        =   24'b1000000010000000110010               ,
        parameter  [23:0]               pf2_type0_hdr_exp_rom_bar_mask_reg_addr_byte3                                                        =   24'b1000000010000000110011               ,
        parameter  [23:0]               pf2_type0_hdr_exp_rom_base_addr_reg_addr_byte0                                                       =   24'b10000000110000                       ,
        parameter  [23:0]               pf2_type0_hdr_max_latency_min_grant_interrupt_pin_interrupt_line_reg_addr_byte1                      =   24'b10000000111101                       ,
        parameter  [23:0]               pf2_type0_hdr_pci_cap_ptr_reg_addr_byte0                                                             =   24'b10000000110100                       ,
        parameter  [23:0]               pf2_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte0                                        =   24'b10000000101100                       ,
        parameter  [23:0]               pf2_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte1                                        =   24'b10000000101101                       ,
        parameter  [23:0]               pf2_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte2                                        =   24'b10000000101110                       ,
        parameter  [23:0]               pf2_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte3                                        =   24'b10000000101111                       ,
        parameter                       pf2_vf_bar0_reg_rsvdp_0                                                                              =   "false"                                  ,
        parameter                       pf2_vf_bar1_reg_rsvdp_0                                                                              =   "false"                                  ,
        parameter                       pf2_vf_bar2_reg_rsvdp_0                                                                              =   "false"                                  ,
        parameter                       pf2_vf_bar3_reg_rsvdp_0                                                                              =   "false"                                  ,
        parameter                       pf2_vf_bar4_reg_rsvdp_0                                                                              =   "false"                                  ,
        parameter                       pf2_vf_bar5_reg_rsvdp_0                                                                              =   "false"                                  ,
        parameter  [23:0]               pf3_aer_cap_aer_ext_cap_hdr_off_addr_byte2                                                           =   24'b11000100000010                       ,
        parameter  [23:0]               pf3_aer_cap_aer_ext_cap_hdr_off_addr_byte3                                                           =   24'b11000100000011                       ,
        parameter  [3:0]                pf3_aer_cap_version                                                                                  =   4'b10                                    ,
        parameter  [11:0]               pf3_aer_next_offset                                                                                  =   12'b101001000                            ,
        parameter  [23:0]               pf3_ari_cap_ari_base_addr_byte2                                                                      =   24'b11000101111010                       ,
        parameter  [23:0]               pf3_ari_cap_ari_base_addr_byte3                                                                      =   24'b11000101111011                       ,
        parameter  [3:0]                pf3_ari_cap_version                                                                                  =   4'b1                                     ,
        parameter  [11:0]               pf3_ari_next_offset                                                                                  =   12'b110011000                            ,
        parameter  [23:0]               pf3_ats_cap_ats_cap_hdr_reg_addr_byte2                                                               =   24'b11001010000110                       ,
        parameter  [23:0]               pf3_ats_cap_ats_cap_hdr_reg_addr_byte3                                                               =   24'b11001010000111                       ,
        parameter  [23:0]               pf3_ats_cap_ats_capabilities_ctrl_reg_addr_byte0                                                     =   24'b11001010001000                       ,
        parameter  [3:0]                pf3_ats_cap_version                                                                                  =   4'b1                                     ,
        parameter                       pf3_ats_capabilities_ctrl_reg_rsvdp_7                                                                =   "false"                                  ,
        parameter  [11:0]               pf3_ats_next_offset                                                                                  =   12'b0                                    ,
        parameter  [2:0]                pf3_aux_curr                                                                                         =   3'b111                                   ,
        parameter                       pf3_bar0_address_width_hwtcl                                                                     =   0                                        ,
        parameter                       pf3_bar0_mem_io                                                                                      =   "pf3_bar0_mem"                           ,
        parameter                       pf3_bar0_prefetch                                                                                    =   "false"                                  ,
        parameter  [3:0]                pf3_bar0_start                                                                                       =   4'b0                                     ,
        parameter                       pf3_bar0_type                                                                                        =   "pf3_bar0_mem32"                         ,
        parameter                       pf3_bar1_address_width_hwtcl                                                                     =   0                                        ,
        parameter                       pf3_bar1_mem_io                                                                                      =   "pf3_bar1_mem"                           ,
        parameter                       pf3_bar1_prefetch                                                                                    =   "false"                                  ,
        parameter  [3:0]                pf3_bar1_start                                                                                       =   4'b0                                     ,
        parameter                       pf3_bar1_type                                                                                        =   "pf3_bar1_mem32"                         ,
        parameter                       pf3_bar2_address_width_hwtcl                                                                     =   0                                        ,
        parameter                       pf3_bar2_mem_io                                                                                      =   "pf3_bar2_mem"                           ,
        parameter                       pf3_bar2_prefetch                                                                                    =   "false"                                  ,
        parameter  [3:0]                pf3_bar2_start                                                                                       =   4'b0                                     ,
        parameter                       pf3_bar2_type                                                                                        =   "pf3_bar2_mem32"                         ,
        parameter                       pf3_bar3_address_width_hwtcl                                                                     =   0                                        ,
        parameter                       pf3_bar3_mem_io                                                                                      =   "pf3_bar3_mem"                           ,
        parameter                       pf3_bar3_prefetch                                                                                    =   "false"                                  ,
        parameter  [3:0]                pf3_bar3_start                                                                                       =   4'b0                                     ,
        parameter                       pf3_bar3_type                                                                                        =   "pf3_bar3_mem32"                         ,
        parameter                       pf3_bar4_address_width_hwtcl                                                                     =   0                                        ,
        parameter                       pf3_bar4_mem_io                                                                                      =   "pf3_bar4_mem"                           ,
        parameter                       pf3_bar4_prefetch                                                                                    =   "false"                                  ,
        parameter  [3:0]                pf3_bar4_start                                                                                       =   4'b0                                     ,
        parameter                       pf3_bar4_type                                                                                        =   "pf3_bar4_mem32"                         ,
        parameter                       pf3_bar5_address_width_hwtcl                                                                     =   0                                        ,
        parameter                       pf3_bar5_mem_io                                                                                      =   "pf3_bar5_mem"                           ,
        parameter                       pf3_bar5_prefetch                                                                                    =   "false"                                  ,
        parameter  [3:0]                pf3_bar5_start                                                                                       =   4'b0                                     ,
        parameter                       pf3_bar5_type                                                                                        =   "pf3_bar5_mem32"                         ,
        parameter  [7:0]                pf3_base_class_code                                                                                  =   8'b0                                     ,
        parameter                       pf3_cap_id_nxt_ptr_reg_rsvdp_20                                                                      =   "false"                                  ,
        parameter  [7:0]                pf3_cap_pointer                                                                                      =   8'b1000000                               ,
        parameter  [31:0]               pf3_cardbus_cis_pointer                                                                              =   32'b0                                    ,
        parameter                       pf3_con_status_reg_rsvdp_2                                                                           =   "false"                                  ,
        parameter  [3:0]                pf3_con_status_reg_rsvdp_4                                                                           =   4'b0                                     ,
        parameter                       pf3_d1_support                                                                                       =   "pf3_d1_not_supported"                   ,
        parameter                       pf3_d2_support                                                                                       =   "pf3_d2_not_supported"                   ,
        parameter  [7:0]                pf3_dbi_reserved_0                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf3_dbi_reserved_1                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf3_dbi_reserved_10                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf3_dbi_reserved_11                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf3_dbi_reserved_12                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf3_dbi_reserved_13                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf3_dbi_reserved_14                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf3_dbi_reserved_15                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf3_dbi_reserved_16                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf3_dbi_reserved_17                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf3_dbi_reserved_18                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf3_dbi_reserved_19                                                                                  =   8'b0                                     ,
        parameter  [7:0]                pf3_dbi_reserved_2                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf3_dbi_reserved_3                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf3_dbi_reserved_4                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf3_dbi_reserved_5                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf3_dbi_reserved_6                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf3_dbi_reserved_7                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf3_dbi_reserved_8                                                                                   =   8'b0                                     ,
        parameter  [7:0]                pf3_dbi_reserved_9                                                                                   =   8'b0                                     ,
        parameter  [2:0]                pf3_device_capabilities_reg_rsvdp_12                                                                 =   3'b0                                     ,
        parameter  [3:0]                pf3_device_capabilities_reg_rsvdp_16                                                                 =   4'b0                                     ,
        parameter  [2:0]                pf3_device_capabilities_reg_rsvdp_29                                                                 =   3'b0                                     ,
        parameter                       pf3_dsi                                                                                              =   "pf3_not_required"                       ,
        parameter  [9:0]                pf3_exp_rom_bar_mask_reg_rsvdp_1                                                                     =   10'b0                                    ,
        parameter  [6:0]                pf3_exp_rom_base_addr_reg_rsvdp_1                                                                    =   7'b0                                     ,
        parameter                       pf3_expansion_base_address_register_hwtcl                                                            =   32'h0                                    ,
        parameter                       pf3_forward_user_vsec                                                                                =   "false"                                  ,
        parameter                       pf3_global_inval_spprtd                                                                              =   "false"                                  ,
        parameter  [6:0]                pf3_header_type                                                                                      =   7'b0                                     ,
        parameter                       pf3_int_pin                                                                                          =   "pf3_inta"                               ,
        parameter  [4:0]                pf3_invalidate_q_depth                                                                               =   5'b0                                     ,
        parameter                       pf3_link_capabilities_reg_rsvdp_23                                                                   =   "false"                                  ,
        parameter  [3:0]                pf3_link_control_link_status_reg_rsvdp_12                                                            =   4'b0                                     ,
        parameter                       pf3_link_control_link_status_reg_rsvdp_2                                                             =   "false"                                  ,
        parameter  [1:0]                pf3_link_control_link_status_reg_rsvdp_25                                                            =   2'b0                                     ,
        parameter                       pf3_link_control_link_status_reg_rsvdp_9                                                             =   "false"                                  ,
        parameter  [23:0]               pf3_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte1                                                  =   24'b11000001010001                       ,
        parameter  [23:0]               pf3_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte2                                                  =   24'b11000001010010                       ,
        parameter  [23:0]               pf3_msix_cap_msix_pba_offset_reg_addr_byte0                                                          =   24'b11000010111000                       ,
        parameter  [23:0]               pf3_msix_cap_msix_pba_offset_reg_addr_byte1                                                          =   24'b11000010111001                       ,
        parameter  [23:0]               pf3_msix_cap_msix_pba_offset_reg_addr_byte2                                                          =   24'b11000010111010                       ,
        parameter  [23:0]               pf3_msix_cap_msix_pba_offset_reg_addr_byte3                                                          =   24'b11000010111011                       ,
        parameter  [23:0]               pf3_msix_cap_msix_table_offset_reg_addr_byte0                                                        =   24'b11000010110100                       ,
        parameter  [23:0]               pf3_msix_cap_msix_table_offset_reg_addr_byte1                                                        =   24'b11000010110101                       ,
        parameter  [23:0]               pf3_msix_cap_msix_table_offset_reg_addr_byte2                                                        =   24'b11000010110110                       ,
        parameter  [23:0]               pf3_msix_cap_msix_table_offset_reg_addr_byte3                                                        =   24'b11000010110111                       ,
        parameter  [23:0]               pf3_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte1                                                =   24'b1000010110001                        ,
        parameter  [23:0]               pf3_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte2                                                =   24'b11000010110010                       ,
        parameter  [23:0]               pf3_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte3                                                =   24'b11000010110011                       ,
        parameter  [23:0]               pf3_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte2                                     =   24'b1000000011000010110010               ,
        parameter  [23:0]               pf3_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte3                                     =   24'b1000000011000010110011               ,
        parameter                       pf3_multi_func                                                                                       =   "true"                                   ,
        parameter                       pf3_no_soft_rst                                                                                      =   "pf3_internally_reset"                   ,
        parameter                       pf3_page_aligned_req                                                                                 =   "true"                                   ,
        parameter                       pf3_pci_msi_64_bit_addr_cap                                                                          =   "true"                                   ,
        parameter  [7:0]                pf3_pci_msi_cap_next_offset                                                                          =   8'b1110000                               ,
        parameter                       pf3_pci_msi_enable                                                                                   =   "false"                                  ,
        parameter                       pf3_pci_msi_multiple_msg_cap                                                                         =   "pf3_msi_vec_32"                         ,
        parameter  [2:0]                pf3_pci_msi_multiple_msg_en                                                                          =   3'b0                                     ,
        parameter  [2:0]                pf3_pci_msix_bir                                                                                     =   3'b0                                     ,
        parameter  [2:0]                pf3_pci_msix_cap_id_next_ctrl_reg_rsvdp_27                                                           =   3'b0                                     ,
        parameter  [2:0]                pf3_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                                     =   3'b0                                     ,
        parameter  [7:0]                pf3_pci_msix_cap_next_offset                                                                         =   8'b0                                     ,
        parameter                       pf3_pci_msix_enable                                                                                  =   "false"                                  ,
        parameter                       pf3_pci_msix_enable_vfcomm_cs2                                                                       =   "false"                                  ,
        parameter                       pf3_pci_msix_function_mask                                                                           =   "false"                                  ,
        parameter                       pf3_pci_msix_function_mask_vfcomm_cs2                                                                =   "false"                                  ,
        parameter  [2:0]                pf3_pci_msix_pba                                                                                     =   3'b0                                     ,
        parameter  [28:0]               pf3_pci_msix_pba_offset                                                                              =   29'b0                                    ,
        parameter  [28:0]               pf3_pci_msix_table_offset                                                                            =   29'b0                                    ,
        parameter  [10:0]               pf3_pci_msix_table_size                                                                              =   11'b11111111                             ,
        parameter  [10:0]               pf3_pci_msix_table_size_vfcomm_cs2                                                                   =   11'b0                                    ,
        parameter                       pf3_pci_type0_bar0_enabled                                                                           =   "enable"                                 ,
        parameter  [6:0]                pf3_pci_type0_bar1_dummy_mask_7_1                                                                    =   7'b1111111                               ,
        parameter                       pf3_pci_type0_bar1_enabled                                                                           =   "enable"                                 ,
        parameter                       pf3_pci_type0_bar2_enabled                                                                           =   "enable"                                 ,
        parameter  [6:0]                pf3_pci_type0_bar3_dummy_mask_7_1                                                                    =   7'b1111111                               ,
        parameter                       pf3_pci_type0_bar3_enabled                                                                           =   "enable"                                 ,
        parameter                       pf3_pci_type0_bar4_enabled                                                                           =   "enable"                                 ,
        parameter  [6:0]                pf3_pci_type0_bar5_dummy_mask_7_1                                                                    =   7'b1111111                               ,
        parameter                       pf3_pci_type0_bar5_enabled                                                                           =   "enable"                                 ,
        parameter  [15:0]               pf3_pci_type0_device_id                                                                              =   16'b1010101111001101                     ,
        parameter  [15:0]               pf3_pci_type0_vendor_id                                                                              =   16'b1011011000011                        ,
        parameter                       pf3_pcie_cap_active_state_link_pm_control                                                            =   "pf3_aspm_dis"                           ,
        parameter                       pf3_pcie_cap_active_state_link_pm_support                                                            =   "pf3_no_aspm"                            ,
        parameter                       pf3_pcie_cap_aspm_opt_compliance                                                                     =   "true"                                   ,
        parameter                       pf3_pcie_cap_aux_power_pm_en                                                                         =   "false"                                  ,
        parameter                       pf3_pcie_cap_clock_power_man                                                                         =   "pf3_refclk_remove_not_ok"               ,
        parameter                       pf3_pcie_cap_common_clk_config                                                                       =   "false"                                  ,
        parameter  [23:0]               pf3_pcie_cap_device_capabilities_reg_addr_byte0                                                      =   24'b11000001110100                       ,
        parameter  [23:0]               pf3_pcie_cap_device_capabilities_reg_addr_byte1                                                      =   24'b11000001110101                       ,
        parameter  [23:0]               pf3_pcie_cap_device_capabilities_reg_addr_byte3                                                      =   24'b11000001110110                       ,
        parameter  [23:0]               pf3_pcie_cap_device_control_device_status_addr_byte1                                                 =   24'b11000001111001                       ,
        parameter                       pf3_pcie_cap_dll_active                                                                              =   "false"                                  ,
        parameter                       pf3_pcie_cap_dll_active_rep_cap                                                                      =   "false"                                  ,
        parameter                       pf3_pcie_cap_en_clk_power_man                                                                        =   "pf3_clkreq_dis"                         ,
        parameter                       pf3_pcie_cap_en_no_snoop                                                                             =   "false"                                  ,
        parameter                       pf3_pcie_cap_enter_compliance                                                                        =   "false"                                  ,
        parameter  [2:0]                pf3_pcie_cap_ep_l0s_accpt_latency                                                                    =   3'b0                                     ,
        parameter  [2:0]                pf3_pcie_cap_ep_l1_accpt_latency                                                                     =   3'b0                                     ,
        parameter                       pf3_pcie_cap_ext_tag_en                                                                              =   "false"                                  ,
        parameter                       pf3_pcie_cap_ext_tag_supp                                                                            =   "pf3_supported"                          ,
        parameter                       pf3_pcie_cap_extended_synch                                                                          =   "false"                                  ,
        parameter                       pf3_pcie_cap_flr_cap                                                                                 =   "pf3_capable"                            ,
        parameter                       pf3_pcie_cap_hw_auto_speed_disable                                                                   =   "false"                                  ,
        parameter                       pf3_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvd                                                  =   "false"                                  ,
        parameter                       pf3_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvdp_31                                              =   "false"                                  ,
        parameter                       pf3_pcie_cap_initiate_flr                                                                            =   "false"                                  ,
        parameter  [2:0]                pf3_pcie_cap_l0s_exit_latency_commclk_dis                                                            =   3'b111                                   ,
        parameter  [2:0]                pf3_pcie_cap_l0s_exit_latency_commclk_ena_cs2                                                        =   3'b111                                   ,
        parameter  [2:0]                pf3_pcie_cap_l1_exit_latency_commclk_dis                                                             =   3'b111                                   ,
        parameter  [2:0]                pf3_pcie_cap_l1_exit_latency_commclk_ena_cs2                                                         =   3'b111                                   ,
        parameter                       pf3_pcie_cap_link_auto_bw_int_en                                                                     =   "false"                                  ,
        parameter                       pf3_pcie_cap_link_auto_bw_status                                                                     =   "false"                                  ,
        parameter                       pf3_pcie_cap_link_bw_man_int_en                                                                      =   "false"                                  ,
        parameter                       pf3_pcie_cap_link_bw_man_status                                                                      =   "false"                                  ,
        parameter                       pf3_pcie_cap_link_bw_not_cap                                                                         =   "false"                                  ,
        parameter  [23:0]               pf3_pcie_cap_link_capabilities_reg_addr_byte0                                                        =   24'b11000001111100                       ,
        parameter  [23:0]               pf3_pcie_cap_link_capabilities_reg_addr_byte1                                                        =   24'b11000001111101                       ,
        parameter  [23:0]               pf3_pcie_cap_link_capabilities_reg_addr_byte2                                                        =   24'b11000001111110                       ,
        parameter  [23:0]               pf3_pcie_cap_link_capabilities_reg_addr_byte3                                                        =   24'b11000001111111                       ,
        parameter  [23:0]               pf3_pcie_cap_link_control2_link_status2_reg_addr_byte0                                               =   24'b10000000011000010100000              ,
        parameter  [23:0]               pf3_pcie_cap_link_control_link_status_reg_addr_byte0                                                 =   24'b10000000011000010000000              ,
        parameter  [23:0]               pf3_pcie_cap_link_control_link_status_reg_addr_byte1                                                 =   24'b10000000011000010000001              ,
        parameter  [23:0]               pf3_pcie_cap_link_control_link_status_reg_addr_byte2                                                 =   24'b10000000011000010000010              ,
        parameter                       pf3_pcie_cap_link_disable                                                                            =   "false"                                  ,
        parameter                       pf3_pcie_cap_link_training                                                                           =   "false"                                  ,
        parameter                       pf3_pcie_cap_max_link_speed                                                                          =   "pf3_max_8gts"                           ,
        parameter                       pf3_pcie_cap_max_link_width                                                                          =   "pf3_x16"                                ,
        parameter                       pf3_pcie_cap_max_payload_size                                                                        =   "pf3_payload_1024"                       ,
        parameter  [2:0]                pf3_pcie_cap_max_read_req_size                                                                       =   3'b0                                     ,
        parameter                       pf3_pcie_cap_nego_link_width                                                                         =   "false"                                  ,
        parameter  [7:0]                pf3_pcie_cap_next_ptr                                                                                =   8'b10110000                              ,
        parameter  [23:0]               pf3_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte1                                   =   24'b11000001110001                       ,
        parameter  [23:0]               pf3_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte3                                   =   24'b11000001110011                       ,
        parameter                       pf3_pcie_cap_phantom_func_en                                                                         =   "false"                                  ,
        parameter  [1:0]                pf3_pcie_cap_phantom_func_support                                                                    =   2'b0                                     ,
        parameter  [7:0]                pf3_pcie_cap_port_num                                                                                =   8'b0                                     ,
        parameter                       pf3_pcie_cap_rcb                                                                                     =   "pf3_rcb_64"                             ,
        parameter                       pf3_pcie_cap_retrain_link                                                                            =   "false"                                  ,
        parameter                       pf3_pcie_cap_role_based_err_report                                                                   =   "false"                                  ,
        parameter                       pf3_pcie_cap_sel_deemphasis                                                                          =   "pf3_minus_6db"                          ,
        parameter  [23:0]               pf3_pcie_cap_shadow_link_capabilities_reg_addr_byte0                                                 =   24'b1000000011000001111100               ,
        parameter  [23:0]               pf3_pcie_cap_shadow_link_capabilities_reg_addr_byte1                                                 =   24'b1000000011000001111101               ,
        parameter                       pf3_pcie_cap_slot_clk_config                                                                         =   "false"                                  ,
        parameter                       pf3_pcie_cap_surprise_down_err_rep_cap                                                               =   "false"                                  ,
        parameter                       pf3_pcie_cap_target_link_speed                                                                       =   "pf3_trgt_gen3"                          ,
        parameter                       pf3_pcie_cap_tx_margin                                                                               =   "false"                                  ,
        parameter  [4:0]                pf3_pcie_int_msg_num                                                                                 =   5'b0                                     ,
        parameter                       pf3_pcie_slot_imp                                                                                    =   "pf3_not_implemented"                    ,
        parameter  [23:0]               pf3_pm_cap_cap_id_nxt_ptr_reg_addr_byte1                                                             =   24'b11000001000001                       ,
        parameter  [23:0]               pf3_pm_cap_cap_id_nxt_ptr_reg_addr_byte2                                                             =   24'b11000001000010                       ,
        parameter  [23:0]               pf3_pm_cap_cap_id_nxt_ptr_reg_addr_byte3                                                             =   24'b11000001000011                       ,
        parameter  [23:0]               pf3_pm_cap_con_status_reg_addr_byte0                                                                 =   24'b11000001000100                       ,
        parameter  [7:0]                pf3_pm_next_pointer                                                                                  =   8'b1010000                               ,
        parameter  [2:0]                pf3_pm_spec_ver                                                                                      =   3'b11                                    ,
        parameter                       pf3_pme_clk                                                                                          =   "false"                                  ,
        parameter  [4:0]                pf3_pme_support                                                                                      =   5'b11011                                 ,
        parameter  [1:0]                pf3_power_state                                                                                      =   2'b0                                     ,
        parameter  [7:0]                pf3_program_interface                                                                                =   8'b0                                     ,
        parameter  [23:0]               pf3_reserved_0_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf3_reserved_10_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf3_reserved_11_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf3_reserved_12_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf3_reserved_13_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf3_reserved_14_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf3_reserved_15_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf3_reserved_16_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf3_reserved_17_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf3_reserved_18_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf3_reserved_19_addr                                                                                 =   24'b0                                    ,
        parameter  [23:0]               pf3_reserved_1_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf3_reserved_2_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf3_reserved_3_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf3_reserved_4_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf3_reserved_5_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf3_reserved_6_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf3_reserved_7_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf3_reserved_8_addr                                                                                  =   24'b0                                    ,
        parameter  [23:0]               pf3_reserved_9_addr                                                                                  =   24'b0                                    ,
        parameter  [7:0]                pf3_revision_id                                                                                      =   8'b1                                     ,
        parameter                       pf3_rom_bar_enable                                                                                   =   "disable"                                ,
        parameter                       pf3_rom_bar_enabled                                                                                  =   "enable"                                 ,
        parameter                       pf3_shadow_link_capabilities_reg_shadow_rsvdp_23                                                     =   "false"                                  ,
        parameter  [1:0]                pf3_shadow_pcie_cap_active_state_link_pm_support                                                     =   2'b0                                     ,
        parameter                       pf3_shadow_pcie_cap_aspm_opt_compliance                                                              =   "false"                                  ,
        parameter                       pf3_shadow_pcie_cap_clock_power_man                                                                  =   "false"                                  ,
        parameter                       pf3_shadow_pcie_cap_dll_active_rep_cap                                                               =   "false"                                  ,
        parameter                       pf3_shadow_pcie_cap_link_bw_not_cap                                                                  =   "false"                                  ,
        parameter  [1:0]                pf3_shadow_pcie_cap_max_link_width                                                                   =   2'b0                                     ,
        parameter                       pf3_shadow_pcie_cap_surprise_down_err_rep_cap                                                        =   "false"                                  ,
        parameter  [15:0]               pf3_shadow_sriov_vf_stride_ari_cs2                                                                   =   16'b10                                   ,
        parameter  [23:0]               pf3_sn_cap_ser_num_reg_dw_1_addr_byte0                                                               =   24'b11000101101100                       ,
        parameter  [23:0]               pf3_sn_cap_ser_num_reg_dw_1_addr_byte1                                                               =   24'b11000101101101                       ,
        parameter  [23:0]               pf3_sn_cap_ser_num_reg_dw_1_addr_byte2                                                               =   24'b11000101101110                       ,
        parameter  [23:0]               pf3_sn_cap_ser_num_reg_dw_1_addr_byte3                                                               =   24'b11000101101111                       ,
        parameter  [23:0]               pf3_sn_cap_ser_num_reg_dw_2_addr_byte0                                                               =   24'b11000101110000                       ,
        parameter  [23:0]               pf3_sn_cap_ser_num_reg_dw_2_addr_byte1                                                               =   24'b11000101110001                       ,
        parameter  [23:0]               pf3_sn_cap_ser_num_reg_dw_2_addr_byte2                                                               =   24'b11000101110010                       ,
        parameter  [23:0]               pf3_sn_cap_ser_num_reg_dw_2_addr_byte3                                                               =   24'b11000101110011                       ,
        parameter  [23:0]               pf3_sn_cap_sn_base_addr_byte2                                                                        =   24'b11000101101010                       ,
        parameter  [23:0]               pf3_sn_cap_sn_base_addr_byte3                                                                        =   24'b11000101101011                       ,
        parameter  [3:0]                pf3_sn_cap_version                                                                                   =   4'b1                                     ,
        parameter  [11:0]               pf3_sn_next_offset                                                                                   =   12'b101111000                            ,
        parameter  [31:0]               pf3_sn_ser_num_reg_1_dw                                                                              =   32'b0                                    ,
        parameter  [31:0]               pf3_sn_ser_num_reg_2_dw                                                                              =   32'b0                                    ,
        parameter  [23:0]               pf3_sriov_cap_shadow_sriov_initial_vfs_addr_byte0                                                    =   24'b1000000011000111000100               ,
        parameter  [23:0]               pf3_sriov_cap_shadow_sriov_initial_vfs_addr_byte1                                                    =   24'b1000000011000111000101               ,
        parameter  [23:0]               pf3_sriov_cap_shadow_sriov_vf_offset_position_addr_byte0                                             =   24'b1000000011000111001100               ,
        parameter  [23:0]               pf3_sriov_cap_shadow_sriov_vf_offset_position_addr_byte1                                             =   24'b1000000011000111001101               ,
        parameter  [23:0]               pf3_sriov_cap_shadow_sriov_vf_offset_position_addr_byte2                                             =   24'b1000000011000111001110               ,
        parameter  [23:0]               pf3_sriov_cap_shadow_sriov_vf_offset_position_addr_byte3                                             =   24'b1000000011000111001111               ,
        parameter  [23:0]               pf3_sriov_cap_shadow_vf_bar0_reg_addr_byte0                                                          =   24'b1000000011000111011100               ,
        parameter  [23:0]               pf3_sriov_cap_shadow_vf_bar0_reg_addr_byte1                                                          =   24'b1000000011000111011101               ,
        parameter  [23:0]               pf3_sriov_cap_shadow_vf_bar0_reg_addr_byte2                                                          =   24'b1000000011000111011110               ,
        parameter  [23:0]               pf3_sriov_cap_shadow_vf_bar0_reg_addr_byte3                                                          =   24'b1000000011000111011111               ,
        parameter  [23:0]               pf3_sriov_cap_shadow_vf_bar1_reg_addr_byte0                                                          =   24'b1000000011000111100000               ,
        parameter  [23:0]               pf3_sriov_cap_shadow_vf_bar1_reg_addr_byte1                                                          =   24'b1000000011000111100001               ,
        parameter  [23:0]               pf3_sriov_cap_shadow_vf_bar1_reg_addr_byte2                                                          =   24'b1000000011000111100010               ,
        parameter  [23:0]               pf3_sriov_cap_shadow_vf_bar1_reg_addr_byte3                                                          =   24'b1000000011000111100011               ,
        parameter  [23:0]               pf3_sriov_cap_shadow_vf_bar2_reg_addr_byte0                                                          =   24'b1000000011000111100100               ,
        parameter  [23:0]               pf3_sriov_cap_shadow_vf_bar2_reg_addr_byte1                                                          =   24'b1000000011000111100101               ,
        parameter  [23:0]               pf3_sriov_cap_shadow_vf_bar2_reg_addr_byte2                                                          =   24'b1000000011000111100110               ,
        parameter  [23:0]               pf3_sriov_cap_shadow_vf_bar2_reg_addr_byte3                                                          =   24'b1000000011000111100111               ,
        parameter  [23:0]               pf3_sriov_cap_shadow_vf_bar3_reg_addr_byte0                                                          =   24'b1000000011000111101000               ,
        parameter  [23:0]               pf3_sriov_cap_shadow_vf_bar3_reg_addr_byte1                                                          =   24'b1000000011000111101001               ,
        parameter  [23:0]               pf3_sriov_cap_shadow_vf_bar3_reg_addr_byte2                                                          =   24'b1000000011000111101010               ,
        parameter  [23:0]               pf3_sriov_cap_shadow_vf_bar3_reg_addr_byte3                                                          =   24'b1000000011000111101011               ,
        parameter  [23:0]               pf3_sriov_cap_shadow_vf_bar4_reg_addr_byte0                                                          =   24'b1000000011000111101100               ,
        parameter  [23:0]               pf3_sriov_cap_shadow_vf_bar4_reg_addr_byte1                                                          =   24'b1000000011000111101101               ,
        parameter  [23:0]               pf3_sriov_cap_shadow_vf_bar4_reg_addr_byte2                                                          =   24'b1000000011000111101110               ,
        parameter  [23:0]               pf3_sriov_cap_shadow_vf_bar4_reg_addr_byte3                                                          =   24'b1000000011000111101111               ,
        parameter  [23:0]               pf3_sriov_cap_shadow_vf_bar5_reg_addr_byte0                                                          =   24'b1000000011000111110000               ,
        parameter  [23:0]               pf3_sriov_cap_shadow_vf_bar5_reg_addr_byte1                                                          =   24'b1000000011000111110001               ,
        parameter  [23:0]               pf3_sriov_cap_shadow_vf_bar5_reg_addr_byte2                                                          =   24'b1000000011000111110010               ,
        parameter  [23:0]               pf3_sriov_cap_shadow_vf_bar5_reg_addr_byte3                                                          =   24'b1000000011000111110011               ,
        parameter  [23:0]               pf3_sriov_cap_sriov_bar1_enable_reg_addr_byte0                                                       =   24'b1000000011000111100000               ,
        parameter  [23:0]               pf3_sriov_cap_sriov_bar3_enable_reg_addr_byte0                                                       =   24'b1000000011000111101000               ,
        parameter  [23:0]               pf3_sriov_cap_sriov_bar5_enable_reg_addr_byte0                                                       =   24'b1000000011000111110000               ,
        parameter  [23:0]               pf3_sriov_cap_sriov_base_reg_addr_byte2                                                              =   24'b11000110111010                       ,
        parameter  [23:0]               pf3_sriov_cap_sriov_base_reg_addr_byte3                                                              =   24'b11000110111011                       ,
        parameter  [23:0]               pf3_sriov_cap_sriov_initial_vfs_addr_byte0                                                           =   24'b11000111000100                       ,
        parameter  [23:0]               pf3_sriov_cap_sriov_initial_vfs_addr_byte1                                                           =   24'b11000111000101                       ,
        parameter  [23:0]               pf3_sriov_cap_sriov_vf_offset_position_addr_byte0                                                    =   24'b11000111001100                       ,
        parameter  [23:0]               pf3_sriov_cap_sriov_vf_offset_position_addr_byte1                                                    =   24'b11000111001101                       ,
        parameter  [23:0]               pf3_sriov_cap_sriov_vf_offset_position_addr_byte2                                                    =   24'b11000111001110                       ,
        parameter  [23:0]               pf3_sriov_cap_sriov_vf_offset_position_addr_byte3                                                    =   24'b11000111001111                       ,
        parameter  [23:0]               pf3_sriov_cap_sup_page_sizes_reg_addr_byte0                                                          =   24'b11000111010100                       ,
        parameter  [23:0]               pf3_sriov_cap_sup_page_sizes_reg_addr_byte1                                                          =   24'b11000111010101                       ,
        parameter  [23:0]               pf3_sriov_cap_sup_page_sizes_reg_addr_byte2                                                          =   24'b11000111010110                       ,
        parameter  [23:0]               pf3_sriov_cap_sup_page_sizes_reg_addr_byte3                                                          =   24'b11000111010111                       ,
        parameter  [3:0]                pf3_sriov_cap_version                                                                                =   4'b1                                     ,
        parameter  [23:0]               pf3_sriov_cap_vf_bar0_reg_addr_byte0                                                                 =   24'b11000111011100                       ,
        parameter  [23:0]               pf3_sriov_cap_vf_bar1_reg_addr_byte0                                                                 =   24'b11000111100000                       ,
        parameter  [23:0]               pf3_sriov_cap_vf_bar2_reg_addr_byte0                                                                 =   24'b11000111100100                       ,
        parameter  [23:0]               pf3_sriov_cap_vf_bar3_reg_addr_byte0                                                                 =   24'b11000111101000                       ,
        parameter  [23:0]               pf3_sriov_cap_vf_bar4_reg_addr_byte0                                                                 =   24'b11000111101100                       ,
        parameter  [23:0]               pf3_sriov_cap_vf_bar5_reg_addr_byte0                                                                 =   24'b11000111110000                       ,
        parameter  [23:0]               pf3_sriov_cap_vf_device_id_reg_addr_byte2                                                            =   24'b11000111010010                       ,
        parameter  [23:0]               pf3_sriov_cap_vf_device_id_reg_addr_byte3                                                            =   24'b11000111010011                       ,
        parameter  [15:0]               pf3_sriov_initial_vfs_ari_cs2                                                                        =   16'b1000000                              ,
        parameter  [15:0]               pf3_sriov_initial_vfs_nonari                                                                         =   16'b1000000                              ,
        parameter  [11:0]               pf3_sriov_next_offset                                                                                =   12'b1001111000                           ,
        parameter  [31:0]               pf3_sriov_sup_page_size                                                                              =   32'b10101010011                          ,
        parameter                       pf3_sriov_vf_bar0_prefetch                                                                           =   "false"                                  ,
        parameter  [3:0]                pf3_sriov_vf_bar0_start                                                                              =   4'b0                                     ,
        parameter                       pf3_sriov_vf_bar0_type                                                                               =   "pf3_sriov_vf_bar0_mem32"                ,
        parameter  [6:0]                pf3_sriov_vf_bar1_dummy_mask_7_1                                                                     =   7'b1111111                               ,
        parameter                       pf3_sriov_vf_bar1_enabled                                                                            =   "enable"                                 ,
        parameter                       pf3_sriov_vf_bar1_prefetch                                                                           =   "false"                                  ,
        parameter  [3:0]                pf3_sriov_vf_bar1_start                                                                              =   4'b0                                     ,
        parameter                       pf3_sriov_vf_bar1_type                                                                               =   "pf3_sriov_vf_bar1_mem32"                ,
        parameter                       pf3_sriov_vf_bar2_prefetch                                                                           =   "false"                                  ,
        parameter  [3:0]                pf3_sriov_vf_bar2_start                                                                              =   4'b0                                     ,
        parameter                       pf3_sriov_vf_bar2_type                                                                               =   "pf3_sriov_vf_bar2_mem32"                ,
        parameter  [6:0]                pf3_sriov_vf_bar3_dummy_mask_7_1                                                                     =   7'b1111111                               ,
        parameter                       pf3_sriov_vf_bar3_enabled                                                                            =   "enable"                                 ,
        parameter                       pf3_sriov_vf_bar3_prefetch                                                                           =   "false"                                  ,
        parameter  [3:0]                pf3_sriov_vf_bar3_start                                                                              =   4'b0                                     ,
        parameter                       pf3_sriov_vf_bar3_type                                                                               =   "pf3_sriov_vf_bar3_mem32"                ,
        parameter                       pf3_sriov_vf_bar4_prefetch                                                                           =   "false"                                  ,
        parameter  [3:0]                pf3_sriov_vf_bar4_start                                                                              =   4'b0                                     ,
        parameter                       pf3_sriov_vf_bar4_type                                                                               =   "pf3_sriov_vf_bar4_mem32"                ,
        parameter  [6:0]                pf3_sriov_vf_bar5_dummy_mask_7_1                                                                     =   7'b1111111                               ,
        parameter                       pf3_sriov_vf_bar5_enabled                                                                            =   "enable"                                 ,
        parameter                       pf3_sriov_vf_bar5_prefetch                                                                           =   "false"                                  ,
        parameter  [3:0]                pf3_sriov_vf_bar5_start                                                                              =   4'b0                                     ,
        parameter                       pf3_sriov_vf_bar5_type                                                                               =   "pf3_sriov_vf_bar5_mem32"                ,
        parameter  [15:0]               pf3_sriov_vf_device_id                                                                               =   16'b1010101111001101                     ,
        parameter  [15:0]               pf3_sriov_vf_offset_ari_cs2                                                                          =   16'b10                                   ,
        parameter  [15:0]               pf3_sriov_vf_offset_position_nonari                                                                  =   16'b100000000                            ,
        parameter  [15:0]               pf3_sriov_vf_stride_nonari                                                                           =   16'b100000000                            ,
        parameter                       pf3_sriov_vf_bar0_address_width_hwtcl                                                                =   0                                        ,
        parameter                       pf3_sriov_vf_bar1_address_width_hwtcl                                                                =   0                                        ,
        parameter                       pf3_sriov_vf_bar2_address_width_hwtcl                                                                =   0                                        ,
        parameter                       pf3_sriov_vf_bar3_address_width_hwtcl                                                                =   0                                        ,
        parameter                       pf3_sriov_vf_bar4_address_width_hwtcl                                                                =   0                                        ,
        parameter                       pf3_sriov_vf_bar5_address_width_hwtcl                                                                =   0                                        ,
        parameter  [7:0]                pf3_subclass_code                                                                                    =   8'b0                                     ,
        parameter  [15:0]               pf3_subsys_dev_id                                                                                    =   16'b0                                    ,
        parameter  [15:0]               pf3_subsys_vendor_id                                                                                 =   16'b0                                    ,
        parameter  [23:0]               pf3_tph_cap_tph_ext_cap_hdr_reg_addr_byte2                                                           =   24'b11000111111010                       ,
        parameter  [23:0]               pf3_tph_cap_tph_ext_cap_hdr_reg_addr_byte3                                                           =   24'b11000111111011                       ,
        parameter  [23:0]               pf3_tph_cap_tph_req_cap_reg_addr_byte0                                                               =   24'b11000111111100                       ,
        parameter  [23:0]               pf3_tph_cap_tph_req_cap_reg_addr_byte1                                                               =   24'b11000111111101                       ,
        parameter  [23:0]               pf3_tph_cap_tph_req_cap_reg_addr_byte2                                                               =   24'b11000111111110                       ,
        parameter  [23:0]               pf3_tph_cap_tph_req_cap_reg_addr_byte3                                                               =   24'b11000111111111                       ,
        parameter  [23:0]               pf3_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte0                                                    =   24'b1000000011000111111100               ,
        parameter  [23:0]               pf3_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte1                                                    =   24'b1000000011000111111101               ,
        parameter  [23:0]               pf3_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte2                                                    =   24'b1000000011000111111110               ,
        parameter  [23:0]               pf3_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte3                                                    =   24'b1000000011000111111111               ,
        parameter                       pf3_tph_req_cap_int_vec                                                                              =   "disable"                                ,
        parameter                       pf3_tph_req_cap_int_vec_vfcomm_cs2                                                                   =   "disable"                                ,
        parameter  [4:0]                pf3_tph_req_cap_reg_rsvdp_11                                                                         =   5'b0                                     ,
        parameter  [4:0]                pf3_tph_req_cap_reg_rsvdp_27                                                                         =   5'b0                                     ,
        parameter  [4:0]                pf3_tph_req_cap_reg_rsvdp_3                                                                          =   5'b0                                     ,
        parameter  [4:0]                pf3_tph_req_cap_reg_vfcomm_cs2_rsvdp_11_vfcomm_cs2                                                   =   5'b0                                     ,
        parameter  [4:0]                pf3_tph_req_cap_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                                                   =   5'b0                                     ,
        parameter  [4:0]                pf3_tph_req_cap_reg_vfcomm_cs2_rsvdp_3_vfcomm_cs2                                                    =   5'b0                                     ,
        parameter                       pf3_tph_req_cap_st_table_loc_0                                                                       =   "pf3_in_tph_struct"                      ,
        parameter                       pf3_tph_req_cap_st_table_loc_0_vfcomm_cs2                                                            =   "pf3_in_tph_struct_vf"                   ,
        parameter                       pf3_tph_req_cap_st_table_loc_1                                                                       =   "pf3_not_in_msix_table"                  ,
        parameter                       pf3_tph_req_cap_st_table_loc_1_vfcomm_cs2                                                            =   "pf3_not_in_msix_table_vf"               ,
        parameter  [10:0]               pf3_tph_req_cap_st_table_size                                                                        =   11'b1                                    ,
        parameter  [10:0]               pf3_tph_req_cap_st_table_size_vfcomm_cs2                                                             =   11'b1                                    ,
        parameter  [3:0]                pf3_tph_req_cap_ver                                                                                  =   4'b1                                     ,
        parameter                       pf3_tph_req_device_spec                                                                              =   "disable"                                ,
        parameter                       pf3_tph_req_device_spec_vfcomm_cs2                                                                   =   "disable"                                ,
        parameter                       pf3_tph_req_extended_tph                                                                             =   "disable"                                ,
        parameter                       pf3_tph_req_extended_tph_vfcomm_cs2                                                                  =   "disable"                                ,
        parameter  [11:0]               pf3_tph_req_next_ptr                                                                                 =   12'b1011011000                           ,
        parameter                       pf3_tph_req_no_st_mode                                                                               =   "false"                                  ,
        parameter                       pf3_tph_req_no_st_mode_vfcomm_cs2                                                                    =   "false"                                  ,
        parameter  [23:0]               pf3_type0_hdr_bar0_mask_reg_addr_byte0                                                               =   24'b1000000011000000010000               ,
        parameter  [23:0]               pf3_type0_hdr_bar0_mask_reg_addr_byte1                                                               =   24'b1000000011000000010001               ,
        parameter  [23:0]               pf3_type0_hdr_bar0_mask_reg_addr_byte2                                                               =   24'b1000000011000000010010               ,
        parameter  [23:0]               pf3_type0_hdr_bar0_mask_reg_addr_byte3                                                               =   24'b1000000011000000010011               ,
        parameter  [23:0]               pf3_type0_hdr_bar0_reg_addr_byte0                                                                    =   24'b11000000010000                       ,
        parameter  [23:0]               pf3_type0_hdr_bar1_enable_reg_addr_byte0                                                             =   24'b1000000011000000010100               ,
        parameter  [23:0]               pf3_type0_hdr_bar1_mask_reg_addr_byte0                                                               =   24'b1000000011000000010100               ,
        parameter  [23:0]               pf3_type0_hdr_bar1_mask_reg_addr_byte1                                                               =   24'b1000000011000000010101               ,
        parameter  [23:0]               pf3_type0_hdr_bar1_mask_reg_addr_byte2                                                               =   24'b1000000011000000010110               ,
        parameter  [23:0]               pf3_type0_hdr_bar1_mask_reg_addr_byte3                                                               =   24'b1000000011000000010111               ,
        parameter  [23:0]               pf3_type0_hdr_bar1_reg_addr_byte0                                                                    =   24'b11000000010100                       ,
        parameter  [23:0]               pf3_type0_hdr_bar2_mask_reg_addr_byte0                                                               =   24'b1000000011000000011000               ,
        parameter  [23:0]               pf3_type0_hdr_bar2_mask_reg_addr_byte1                                                               =   24'b1000000011000000011001               ,
        parameter  [23:0]               pf3_type0_hdr_bar2_mask_reg_addr_byte2                                                               =   24'b1000000011000000011010               ,
        parameter  [23:0]               pf3_type0_hdr_bar2_mask_reg_addr_byte3                                                               =   24'b1000000011000000011011               ,
        parameter  [23:0]               pf3_type0_hdr_bar2_reg_addr_byte0                                                                    =   24'b11000000011000                       ,
        parameter  [23:0]               pf3_type0_hdr_bar3_enable_reg_addr_byte0                                                             =   24'b1000000011000000011100               ,
        parameter  [23:0]               pf3_type0_hdr_bar3_mask_reg_addr_byte0                                                               =   24'b1000000011000000011100               ,
        parameter  [23:0]               pf3_type0_hdr_bar3_mask_reg_addr_byte1                                                               =   24'b1000000011000000011101               ,
        parameter  [23:0]               pf3_type0_hdr_bar3_mask_reg_addr_byte2                                                               =   24'b1000000011000000011110               ,
        parameter  [23:0]               pf3_type0_hdr_bar3_mask_reg_addr_byte3                                                               =   24'b1000000011000000011111               ,
        parameter  [23:0]               pf3_type0_hdr_bar3_reg_addr_byte0                                                                    =   24'b11000000011100                       ,
        parameter  [23:0]               pf3_type0_hdr_bar4_mask_reg_addr_byte0                                                               =   24'b1000000011000000100000               ,
        parameter  [23:0]               pf3_type0_hdr_bar4_mask_reg_addr_byte1                                                               =   24'b1000000011000000100001               ,
        parameter  [23:0]               pf3_type0_hdr_bar4_mask_reg_addr_byte2                                                               =   24'b1000000011000000100010               ,
        parameter  [23:0]               pf3_type0_hdr_bar4_mask_reg_addr_byte3                                                               =   24'b1000000011000000100011               ,
        parameter  [23:0]               pf3_type0_hdr_bar4_reg_addr_byte0                                                                    =   24'b11000000100000                       ,
        parameter  [23:0]               pf3_type0_hdr_bar5_enable_reg_addr_byte0                                                             =   24'b1000000011000000100100               ,
        parameter  [23:0]               pf3_type0_hdr_bar5_mask_reg_addr_byte0                                                               =   24'b1000000011000000100100               ,
        parameter  [23:0]               pf3_type0_hdr_bar5_mask_reg_addr_byte1                                                               =   24'b1000000011000000100101               ,
        parameter  [23:0]               pf3_type0_hdr_bar5_mask_reg_addr_byte2                                                               =   24'b1000000011000000100110               ,
        parameter  [23:0]               pf3_type0_hdr_bar5_mask_reg_addr_byte3                                                               =   24'b1000000011000000100111               ,
        parameter  [23:0]               pf3_type0_hdr_bar5_reg_addr_byte0                                                                    =   24'b11000000100100                       ,
        parameter  [23:0]               pf3_type0_hdr_bist_header_type_latency_cache_line_size_reg_addr_byte2                                =   24'b11000000001110                       ,
        parameter  [23:0]               pf3_type0_hdr_cardbus_cis_ptr_reg_addr_byte0                                                         =   24'b11000000101000                       ,
        parameter  [23:0]               pf3_type0_hdr_cardbus_cis_ptr_reg_addr_byte1                                                         =   24'b11000000101001                       ,
        parameter  [23:0]               pf3_type0_hdr_cardbus_cis_ptr_reg_addr_byte2                                                         =   24'b11000000101010                       ,
        parameter  [23:0]               pf3_type0_hdr_cardbus_cis_ptr_reg_addr_byte3                                                         =   24'b11000000101011                       ,
        parameter  [23:0]               pf3_type0_hdr_class_code_revision_id_addr_byte0                                                      =   24'b11000000001000                       ,
        parameter  [23:0]               pf3_type0_hdr_class_code_revision_id_addr_byte1                                                      =   24'b11000000001001                       ,
        parameter  [23:0]               pf3_type0_hdr_class_code_revision_id_addr_byte2                                                      =   24'b11000000001010                       ,
        parameter  [23:0]               pf3_type0_hdr_class_code_revision_id_addr_byte3                                                      =   24'b11000000001011                       ,
        parameter  [23:0]               pf3_type0_hdr_device_id_vendor_id_reg_addr_byte0                                                     =   24'b11000000000000                       ,
        parameter  [23:0]               pf3_type0_hdr_device_id_vendor_id_reg_addr_byte1                                                     =   24'b11000000000001                       ,
        parameter  [23:0]               pf3_type0_hdr_device_id_vendor_id_reg_addr_byte2                                                     =   24'b11000000000010                       ,
        parameter  [23:0]               pf3_type0_hdr_device_id_vendor_id_reg_addr_byte3                                                     =   24'b11000000000011                       ,
        parameter  [23:0]               pf3_type0_hdr_exp_rom_bar_mask_reg_addr_byte0                                                        =   24'b1000000011000000110000               ,
        parameter  [23:0]               pf3_type0_hdr_exp_rom_bar_mask_reg_addr_byte1                                                        =   24'b1000000011000000110001               ,
        parameter  [23:0]               pf3_type0_hdr_exp_rom_bar_mask_reg_addr_byte2                                                        =   24'b1000000011000000110010               ,
        parameter  [23:0]               pf3_type0_hdr_exp_rom_bar_mask_reg_addr_byte3                                                        =   24'b1000000011000000110011               ,
        parameter  [23:0]               pf3_type0_hdr_exp_rom_base_addr_reg_addr_byte0                                                       =   24'b11000000110000                       ,
        parameter  [23:0]               pf3_type0_hdr_max_latency_min_grant_interrupt_pin_interrupt_line_reg_addr_byte1                      =   24'b11000000111101                       ,
        parameter  [23:0]               pf3_type0_hdr_pci_cap_ptr_reg_addr_byte0                                                             =   24'b11000000110100                       ,
        parameter  [23:0]               pf3_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte0                                        =   24'b11000000101100                       ,
        parameter  [23:0]               pf3_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte1                                        =   24'b11000000101101                       ,
        parameter  [23:0]               pf3_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte2                                        =   24'b11000000101110                       ,
        parameter  [23:0]               pf3_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte3                                        =   24'b11000000101111                       ,
        parameter                       pf3_vf_bar0_reg_rsvdp_0                                                                              =   "false"                                  ,
        parameter                       pf3_vf_bar1_reg_rsvdp_0                                                                              =   "false"                                  ,
        parameter                       pf3_vf_bar2_reg_rsvdp_0                                                                              =   "false"                                  ,
        parameter                       pf3_vf_bar3_reg_rsvdp_0                                                                              =   "false"                                  ,
        parameter                       pf3_vf_bar4_reg_rsvdp_0                                                                              =   "false"                                  ,
        parameter                       pf3_vf_bar5_reg_rsvdp_0                                                                              =   "false"                                  ,
        parameter  [25:0]               pipe_ctrl                                                                                            =   26'b10000000010101000101010              ,
        parameter                       pld_aib_loopback_en                                                                                  =   "false"                                  ,
        parameter                       pld_aux_gate_en                                                                                      =   "true"                                   ,
        parameter                       pld_aux_prog_en                                                                                      =   "true"                                   ,
        parameter                       pld_crs_en                                                                                           =   "false"                                  ,
        parameter                       pld_rx_cpl_bufflimit_bypass                                                                          =   "false"                                  ,
        parameter                       pld_rx_np_bufflimit_bypass                                                                           =   "false"                                  ,
        parameter                       pld_rx_parity_ena                                                                                    =   "enable"                                 ,
        parameter                       pld_rx_posted_bufflimit_bypass                                                                       =   "false"                                  ,
        parameter                       pld_tx_fifo_dyn_empty_dis                                                                            =   "false"                                  ,
        parameter  [3:0]                pld_tx_fifo_empty_threshold_1                                                                        =   4'b11                                    ,
        parameter  [3:0]                pld_tx_fifo_empty_threshold_2                                                                        =   4'b1100                                  ,
        parameter  [4:0]                pld_tx_fifo_empty_threshold_3                                                                        =   5'b1111                                  ,
        parameter  [5:0]                pld_tx_fifo_full_threshold                                                                           =   6'b101000                                ,
        parameter                       pld_tx_parity_ena                                                                                    =   "enable"                                 ,
        parameter                       powerdown_mode                                                                                       =   "powerup"                                ,
        parameter                       rx_lane_flip_en                                                                                      =   "false"                                  ,
        parameter                       sim_mode                                                                                             =   "enable"                                 ,
        parameter                       ssm_aux_prog_en                                                                                      =   "false"                                  ,
        parameter                       sup_mode                                                                                             =   "user_mode"                              ,
        parameter  [31:0]               test_in_hi                                                                                           =   32'b0                                    ,
        parameter  [31:0]               test_in_lo                                                                                           =   32'b0                                    ,
        parameter                       test_in_override                                                                                     =   "false"                                  ,
        parameter                       tx_avst_dsk_en                                                                                       =   "disable"                                ,
        parameter                       tx_lane_flip_en                                                                                      =   "false"                                  ,
        parameter  [4:0]                user_mode_del_count                                                                                  =   5'b101                                   ,
        parameter                       valid_ecc_err_rpt_en                                                                                 =   "true"                                   ,
        parameter                       virtual_drop_vendor0_msg                                                                             =   "false"                                  ,
        parameter                       virtual_drop_vendor1_msg                                                                             =   "false"                                  ,
        parameter                       virtual_ep_native                                                                                    =   "native"                                 ,
        parameter                       virtual_gen2_pma_pll_usage                                                                           =   "not_applicable"                         ,
        parameter                       virtual_hrdrstctrl_en                                                                                =   "enable"                                 ,
        parameter                       virtual_link_rate                                                                                    =   "gen3"                                   ,
        parameter                       virtual_link_width                                                                                   =   "x16"                                    ,
        parameter                       virtual_maxpayload_size                                                                              =   "max_payload_1024"                       ,
        parameter                       virtual_pf0_ats_cap_enable                                                                           =   "disable"                                ,
        parameter                       virtual_pf0_io_decode                                                                                =   "io32"                                   ,
        parameter                       virtual_pf0_msi_enable                                                                               =   "disable"                                ,
        parameter                       virtual_pf0_msix_enable                                                                              =   "disable"                                ,
        parameter                       virtual_pf0_pb_cap_enable                                                                            =   "disable"                                ,
        parameter                       virtual_pf0_prefetch_decode                                                                          =   "pref64"                                  ,
        parameter                       virtual_pf0_sn_cap_enable                                                                            =   "disable"                                ,
        parameter                       virtual_pf0_sriov_enable                                                                             =   "disable"                                ,
        parameter  [15:0]               virtual_pf0_sriov_num_vf_ari                                                                         =   16'b0                                    ,
        parameter  [15:0]               virtual_pf0_sriov_num_vf_non_ari                                                                     =   16'b0                                    ,
        parameter                       virtual_pf0_sriov_vf_bar0_enabled                                                                    =   "disable"                                ,
        parameter                       virtual_pf0_sriov_vf_bar1_enabled                                                                    =   "disable"                                ,
        parameter                       virtual_pf0_sriov_vf_bar2_enabled                                                                    =   "disable"                                ,
        parameter                       virtual_pf0_sriov_vf_bar3_enabled                                                                    =   "disable"                                ,
        parameter                       virtual_pf0_sriov_vf_bar4_enabled                                                                    =   "disable"                                ,
        parameter                       virtual_pf0_sriov_vf_bar5_enabled                                                                    =   "disable"                                ,
        parameter                       virtual_pf0_tph_cap_enable                                                                           =   "disable"                                ,
        parameter                       virtual_pf0_user_vsec_cap_enable                                                                     =   "disable"                                ,
        parameter                       virtual_pf1_ats_cap_enable                                                                           =   "disable"                                ,
        parameter                       virtual_pf1_enable                                                                                   =   "disable"                                ,
        parameter                       virtual_pf1_msi_enable                                                                               =   "disable"                                ,
        parameter                       virtual_pf1_msix_enable                                                                              =   "disable"                                ,
        parameter                       virtual_pf1_pb_cap_enable                                                                            =   "disable"                                ,
        parameter                       virtual_pf1_sn_cap_enable                                                                            =   "disable"                                ,
        parameter                       virtual_pf1_sriov_enable                                                                             =   "disable"                                ,
        parameter  [15:0]               virtual_pf1_sriov_num_vf_ari                                                                         =   16'b0                                    ,
        parameter  [15:0]               virtual_pf1_sriov_num_vf_non_ari                                                                     =   16'b0                                    ,
        parameter                       virtual_pf1_sriov_vf_bar0_enabled                                                                    =   "disable"                                ,
        parameter                       virtual_pf1_sriov_vf_bar1_enabled                                                                    =   "disable"                                ,
        parameter                       virtual_pf1_sriov_vf_bar2_enabled                                                                    =   "disable"                                ,
        parameter                       virtual_pf1_sriov_vf_bar3_enabled                                                                    =   "disable"                                ,
        parameter                       virtual_pf1_sriov_vf_bar4_enabled                                                                    =   "disable"                                ,
        parameter                       virtual_pf1_sriov_vf_bar5_enabled                                                                    =   "disable"                                ,
        parameter                       virtual_pf1_tph_cap_enable                                                                           =   "disable"                                ,
        parameter                       virtual_pf1_user_vsec_cap_enable                                                                     =   "disable"                                ,
        parameter                       virtual_pf2_ats_cap_enable                                                                           =   "disable"                                ,
        parameter                       virtual_pf2_enable                                                                                   =   "disable"                                ,
        parameter                       virtual_pf2_msi_enable                                                                               =   "disable"                                ,
        parameter                       virtual_pf2_msix_enable                                                                              =   "disable"                                ,
        parameter                       virtual_pf2_pb_cap_enable                                                                            =   "disable"                                ,
        parameter                       virtual_pf2_sn_cap_enable                                                                            =   "disable"                                ,
        parameter                       virtual_pf2_sriov_enable                                                                             =   "disable"                                ,
        parameter  [15:0]               virtual_pf2_sriov_num_vf_ari                                                                         =   16'b0                                    ,
        parameter  [15:0]               virtual_pf2_sriov_num_vf_non_ari                                                                     =   16'b0                                    ,
        parameter                       virtual_pf2_sriov_vf_bar0_enabled                                                                    =   "disable"                                ,
        parameter                       virtual_pf2_sriov_vf_bar1_enabled                                                                    =   "disable"                                ,
        parameter                       virtual_pf2_sriov_vf_bar2_enabled                                                                    =   "disable"                                ,
        parameter                       virtual_pf2_sriov_vf_bar3_enabled                                                                    =   "disable"                                ,
        parameter                       virtual_pf2_sriov_vf_bar4_enabled                                                                    =   "disable"                                ,
        parameter                       virtual_pf2_sriov_vf_bar5_enabled                                                                    =   "disable"                                ,
        parameter                       virtual_pf2_tph_cap_enable                                                                           =   "disable"                                ,
        parameter                       virtual_pf2_user_vsec_cap_enable                                                                     =   "disable"                                ,
        parameter                       virtual_pf3_ats_cap_enable                                                                           =   "disable"                                ,
        parameter                       virtual_pf3_enable                                                                                   =   "disable"                                ,
        parameter                       virtual_pf3_msi_enable                                                                               =   "disable"                                ,
        parameter                       virtual_pf3_msix_enable                                                                              =   "disable"                                ,
        parameter                       virtual_pf3_pb_cap_enable                                                                            =   "disable"                                ,
        parameter                       virtual_pf3_sn_cap_enable                                                                            =   "disable"                                ,
        parameter                       virtual_pf3_sriov_enable                                                                             =   "disable"                                ,
        parameter  [15:0]               virtual_pf3_sriov_num_vf_ari                                                                         =   16'b0                                    ,
        parameter  [15:0]               virtual_pf3_sriov_num_vf_non_ari                                                                     =   16'b0                                    ,
        parameter                       virtual_pf3_sriov_vf_bar0_enabled                                                                    =   "disable"                                ,
        parameter                       virtual_pf3_sriov_vf_bar1_enabled                                                                    =   "disable"                                ,
        parameter                       virtual_pf3_sriov_vf_bar2_enabled                                                                    =   "disable"                                ,
        parameter                       virtual_pf3_sriov_vf_bar3_enabled                                                                    =   "disable"                                ,
        parameter                       virtual_pf3_sriov_vf_bar4_enabled                                                                    =   "disable"                                ,
        parameter                       virtual_pf3_sriov_vf_bar5_enabled                                                                    =   "disable"                                ,
        parameter                       virtual_pf3_tph_cap_enable                                                                           =   "disable"                                ,
        parameter                       virtual_pf3_user_vsec_cap_enable                                                                     =   "disable"                                ,
        parameter                       virtual_phase23_txpreset                                                                             =   "preset7"                                ,
        parameter                       virtual_rp_ep_mode                                                                                   =   "ep"                                     ,
        parameter                       virtual_txeq_mode                                                                                    =   "eq_disable"                             ,
        parameter                       virtual_uc_calibration_en                                                                            =   "enable"                                 ,
        parameter                       vsec_legacy_interr_mask_en                                                                           =   "false"                                  ,
        parameter  [11:0]               vsec_next_offset                                                                                     =   12'b0                                    ,
        parameter                       silicon_rev                                                                                          =   "14nm5"                                  ,

      // Non-atom parameters
        parameter                       enable_sriov_hwtcl                                                                                   =    0                                       ,
        parameter                       total_pf_count_hwtcl                                                                                 =    1                                       ,
        parameter                       total_pf_count_width_hwtcl                                                                           =    1                                       ,
        parameter                       total_vf_count_hwtcl                                                                                 =    0                                       ,
        parameter                       total_vf_count_width_hwtcl                                                                           =    0                                       ,
        parameter                       pf0_vf_ats_cap_enable_hwtcl                                                                          =    0                                       ,
        parameter                       pf1_vf_ats_cap_enable_hwtcl                                                                          =    0                                       ,
        parameter                       pf2_vf_ats_cap_enable_hwtcl                                                                          =    0                                       ,
        parameter                       pf3_vf_ats_cap_enable_hwtcl                                                                          =    0                                       ,
        parameter                       pf0_vf_tph_cap_enable_hwtcl                                                                          =    0                                       ,
        parameter                       pf1_vf_tph_cap_enable_hwtcl                                                                          =    0                                       ,
        parameter                       pf2_vf_tph_cap_enable_hwtcl                                                                          =    0                                       ,
        parameter                       pf3_vf_tph_cap_enable_hwtcl                                                                          =    0                                       ,


        parameter                       enable_rx_buffer_limit_ports_hwtcl                                                                   =    0                                       ,  // Exports RX Buffer Limits ports to toplevel
        parameter                       xcvr_adme_hwtcl                                                                                      =    0                                       ,
        parameter                       enable_512adapter_hwtcl                                                                              =    0                                       ,
        parameter                       enable_test_out_hwtcl                                                                                =    0                                       ,
        parameter                       pcie_link_inspector_hwtcl                                                                            =    0                                       ,
        parameter                       pcie_link_inspector_avmm_hwtcl                                                                       =    0                                       ,
        parameter                       hip_reconfig_hwtcl                                                                                   =    0                                       ,
        parameter                       xcvr_reconfig_hwtcl                                                                                  =    0                                       ,
        parameter                       eios_workaround_enable_hwtcl                                                                         =    0                                       ,
        parameter                       enable_pcie_cv_fix                                                                                   =    0

) (

//Clk and reset
    input                refclk                                           ,
    output               coreclkout_hip                                   , //pld_clk_out
    input                npor                                             ,
    input                pin_perst                                        ,
    output               reset_status                                     , //hip_ready_n
    output               clr_st                                           , // reset_status
    input                pld_warm_rst_rdy                                 ,
    output               link_req_rst_n                                   ,

//AVST Signals
//RX Data Path
    input                                                  rx_st_ready ,
    output [enable_512adapter_hwtcl? 1:0 :0]               rx_st_sop ,
    output [enable_512adapter_hwtcl? 1:0 :0]               rx_st_eop ,
    output [enable_512adapter_hwtcl? 511:255 :0]           rx_st_data ,
    output [enable_512adapter_hwtcl? 63:31 :0]             rx_st_parity ,
    output [enable_512adapter_hwtcl? 1:0 :0 ]              rx_st_valid ,
    output [enable_512adapter_hwtcl? 5:2 :0 ]              rx_st_bar_range ,
    output [enable_512adapter_hwtcl? 5:2 :0 ]              rx_st_empty ,
    output [enable_512adapter_hwtcl? 1:0 :0 ]              rx_st_vf_active ,
    output [enable_512adapter_hwtcl? 3:1 :0 ]              rx_st_func_num ,
    output [enable_512adapter_hwtcl? 21:10 :0 ]            rx_st_vf_num ,

//TX Data Path
    input [enable_512adapter_hwtcl? 1:0 :0  ]          tx_st_sop ,
    input [enable_512adapter_hwtcl? 1:0 :0  ]          tx_st_eop ,
    input [enable_512adapter_hwtcl? 511:255 :0]        tx_st_data ,
    input [enable_512adapter_hwtcl? 63:31 :0]          tx_st_parity ,
    input [enable_512adapter_hwtcl? 1:0 :0 ]           tx_st_valid ,
    input [enable_512adapter_hwtcl? 1:0 :0 ]           tx_st_vf_active ,
    input [enable_512adapter_hwtcl? 1:0 :0 ]           tx_st_err ,
    output                                             tx_st_ready ,

//TX Credit Interface
    output [enable_512adapter_hwtcl? 3:1 :0  ]         tx_cdts_type           ,
    output [enable_512adapter_hwtcl? 1:0 :0  ]         tx_data_cdts_consumed  ,
    output [enable_512adapter_hwtcl? 1:0 :0  ]         tx_hdr_cdts_consumed   ,
    output [enable_512adapter_hwtcl? 1:0 :0  ]         tx_cdts_data_value     ,
    output    [11:0]    tx_pd_cdts                                        ,
    output    [7:0]     tx_ph_cdts                                        ,
    output    [7:0]     tx_nph_cdts                                       ,
    output    [7:0]     tx_cplh_cdts                                      ,

//AVMM DPRIO Interface
    input               hip_reconfig_rst_n                                ,
    output              hip_reconfig_waitrequest                          ,
    input               hip_reconfig_read                                 ,
    input    [20:0]     hip_reconfig_address                              ,
    input               hip_reconfig_write                                ,
    input    [7:0]      hip_reconfig_writedata                            ,
    input               hip_reconfig_clk                                  ,
    output              hip_reconfig_readdatavalid                        ,
    output    [7:0]     hip_reconfig_readdata                             ,


//MSI and legacy Interrupt
    input               app_msi_req                                       ,
    output              app_msi_ack                                       ,
    input    [2 : 0]    app_msi_tc                                        ,
    input    [4 : 0]    app_msi_num                                       ,
    input    [1 : 0]    app_msi_func_num                                  ,
    input    [3 : 0]    app_int_sts                                       ,
    output   [10: 0]    int_status                                        ,


//Error & cfg_tl Interface
//cfg_tl
    output    [1:0]     tl_cfg_func                                       ,
    output    [3:0]     tl_cfg_add                                        ,
    output    [31:0]    tl_cfg_ctl                                        ,

//Error
    output              serr_out                                          ,
    input               app_err_valid                                     ,
    input    [31:0]     app_err_hdr                                       ,
    input    [10:0]     app_err_info                                      ,
    input    [1:0]      app_err_func_num                                  ,

    output              rx_par_err                                        ,
    output              tx_par_err                                        ,


//Status & Link Training Interface
    output              serdes_pll_locked                                 , // from phy
    input               pld_core_ready                                    ,
    output              pld_clk_inuse                                     ,
    output              link_up                                           ,
    output    [5:0]     ltssmstate                                        ,
    output    [1:0]     currentspeed                                      ,
    output    [4:0]     lane_act                                          ,

//CEB Interface
    output              ceb_req                                           ,
    input               ceb_ack                                           ,
    output    [11:0]    ceb_addr                                          ,
    input     [31:0]    ceb_din                                           ,
    output    [31:0]    ceb_dout                                          ,
    output    [3:0]     ceb_wr                                            ,
    input     [31:0]    ceb_cdm_convert_data                              ,
    output    [1:0]     ceb_func_num                                      ,
    output    [10:0]    ceb_vf_num                                        ,
    output              ceb_vf_active                                     ,



// Control Shadow Interface
    output              ctl_shdw_update                                   ,
    output    [1:0]     ctl_shdw_pf_num                                   ,
    output    [10:0]    ctl_shdw_vf_num                                   ,
    output    [6:0] 		ctl_shdw_cfg                                      ,
    output              ctl_shdw_vf_active                                ,
    input               ctl_shdw_req_all                                  ,

// Application-side FLR Interface
    output    [total_pf_count_hwtcl-1:0]          flr_pf_active           ,
    output                                        flr_rcvd_vf             ,
    output    [total_pf_count_width_hwtcl-1:0]    flr_rcvd_pf_num         ,
    output    [total_vf_count_width_hwtcl-1:0]    flr_rcvd_vf_num         ,
    input                                         flr_completed_vf        ,
    input     [total_pf_count_width_hwtcl-1:0]    flr_completed_pf_num    ,
    input     [total_vf_count_width_hwtcl-1:0]    flr_completed_vf_num    ,
    input     [total_pf_count_hwtcl-1:0]          flr_pf_done             ,

//PM signals
    output              pm_linkst_in_l1                                   ,
    output              pm_linkst_in_l0s                                  ,
    output    [2:0]     pm_state                                          ,
    output    [2:0]     pm_dstate                                         ,
    input               apps_pm_xmt_pme                                   ,
    input               apps_ready_entr_l23                               ,
    input               apps_pm_xmt_turnoff                               ,
    input               app_init_rst                                      ,
    input               app_xfer_pending                                  ,


    // PIPE Interface Signals
    input               simu_mode_pipe                                    ,
    input               sim_pipe_pclk_in                                  ,
    output              sim_pipe_pclk_out                                 ,
    output    [1:0]     sim_pipe_rate                                     ,
    output    [5:0]     sim_ltssmstate                                    ,

    //OUTPUT PIPE Interface Signals
    output  [31:0]      txdata0                                           ,
    output  [31:0]      txdata1                                           ,
    output  [31:0]      txdata2                                           ,
    output  [31:0]      txdata3                                           ,
    output  [31:0]      txdata4                                           ,
    output  [31:0]      txdata5                                           ,
    output  [31:0]      txdata6                                           ,
    output  [31:0]      txdata7                                           ,
    output  [31:0]      txdata8                                           ,
    output  [31:0]      txdata9                                           ,
    output  [31:0]      txdata10                                          ,
    output  [31:0]      txdata11                                          ,
    output  [31:0]      txdata12                                          ,
    output  [31:0]      txdata13                                          ,
    output  [31:0]      txdata14                                          ,
    output  [31:0]      txdata15                                          ,

    output  [3:0]       txdatak0                                          ,
    output  [3:0]       txdatak1                                          ,
    output  [3:0]       txdatak2                                          ,
    output  [3:0]       txdatak3                                          ,
    output  [3:0]       txdatak4                                          ,
    output  [3:0]       txdatak5                                          ,
    output  [3:0]       txdatak6                                          ,
    output  [3:0]       txdatak7                                          ,
    output  [3:0]       txdatak8                                          ,
    output  [3:0]       txdatak9                                          ,
    output  [3:0]       txdatak10                                         ,
    output  [3:0]       txdatak11                                         ,
    output  [3:0]       txdatak12                                         ,
    output  [3:0]       txdatak13                                         ,
    output  [3:0]       txdatak14                                         ,
    output  [3:0]       txdatak15                                         ,

    output              txcompl0                                          ,
    output              txcompl1                                          ,
    output              txcompl2                                          ,
    output              txcompl3                                          ,
    output              txcompl4                                          ,
    output              txcompl5                                          ,
    output              txcompl6                                          ,
    output              txcompl7                                          ,
    output              txcompl8                                          ,
    output              txcompl9                                          ,
    output              txcompl10                                         ,
    output              txcompl11                                         ,
    output              txcompl12                                         ,
    output              txcompl13                                         ,
    output              txcompl14                                         ,
    output              txcompl15                                         ,

    output              txelecidle0                                       ,
    output              txelecidle1                                       ,
    output              txelecidle2                                       ,
    output              txelecidle3                                       ,
    output              txelecidle4                                       ,
    output              txelecidle5                                       ,
    output              txelecidle6                                       ,
    output              txelecidle7                                       ,
    output              txelecidle8                                       ,
    output              txelecidle9                                       ,
    output              txelecidle10                                      ,
    output              txelecidle11                                      ,
    output              txelecidle12                                      ,
    output              txelecidle13                                      ,
    output              txelecidle14                                      ,
    output              txelecidle15                                      ,

    output              txdetectrx0                                       ,
    output              txdetectrx1                                       ,
    output              txdetectrx2                                       ,
    output              txdetectrx3                                       ,
    output              txdetectrx4                                       ,
    output              txdetectrx5                                       ,
    output              txdetectrx6                                       ,
    output              txdetectrx7                                       ,
    output              txdetectrx8                                       ,
    output              txdetectrx9                                       ,
    output              txdetectrx10                                      ,
    output              txdetectrx11                                      ,
    output              txdetectrx12                                      ,
    output              txdetectrx13                                      ,
    output              txdetectrx14                                      ,
    output              txdetectrx15                                      ,

    output  [1:0]       powerdown0                                        ,
    output  [1:0]       powerdown1                                        ,
    output  [1:0]       powerdown2                                        ,
    output  [1:0]       powerdown3                                        ,
    output  [1:0]       powerdown4                                        ,
    output  [1:0]       powerdown5                                        ,
    output  [1:0]       powerdown6                                        ,
    output  [1:0]       powerdown7                                        ,
    output  [1:0]       powerdown8                                        ,
    output  [1:0]       powerdown9                                        ,
    output  [1:0]       powerdown10                                       ,
    output  [1:0]       powerdown11                                       ,
    output  [1:0]       powerdown12                                       ,
    output  [1:0]       powerdown13                                       ,
    output  [1:0]       powerdown14                                       ,
    output  [1:0]       powerdown15                                       ,

    output  [2:0]       txmargin0                                         ,
    output  [2:0]       txmargin1                                         ,
    output  [2:0]       txmargin2                                         ,
    output  [2:0]       txmargin3                                         ,
    output  [2:0]       txmargin4                                         ,
    output  [2:0]       txmargin5                                         ,
    output  [2:0]       txmargin6                                         ,
    output  [2:0]       txmargin7                                         ,
    output  [2:0]       txmargin8                                         ,
    output  [2:0]       txmargin9                                         ,
    output  [2:0]       txmargin10                                        ,
    output  [2:0]       txmargin11                                        ,
    output  [2:0]       txmargin12                                        ,
    output  [2:0]       txmargin13                                        ,
    output  [2:0]       txmargin14                                        ,
    output  [2:0]       txmargin15                                        ,

    output              txdeemph0                                         ,
    output              txdeemph1                                         ,
    output              txdeemph2                                         ,
    output              txdeemph3                                         ,
    output              txdeemph4                                         ,
    output              txdeemph5                                         ,
    output              txdeemph6                                         ,
    output              txdeemph7                                         ,
    output              txdeemph8                                         ,
    output              txdeemph9                                         ,
    output              txdeemph10                                        ,
    output              txdeemph11                                        ,
    output              txdeemph12                                        ,
    output              txdeemph13                                        ,
    output              txdeemph14                                        ,
    output              txdeemph15                                        ,

    output              txswing0                                          ,
    output              txswing1                                          ,
    output              txswing2                                          ,
    output              txswing3                                          ,
    output              txswing4                                          ,
    output              txswing5                                          ,
    output              txswing6                                          ,
    output              txswing7                                          ,
    output              txswing8                                          ,
    output              txswing9                                          ,
    output              txswing10                                         ,
    output              txswing11                                         ,
    output              txswing12                                         ,
    output              txswing13                                         ,
    output              txswing14                                         ,
    output              txswing15                                         ,

    output  [1:0]       txsynchd0                                         ,
    output  [1:0]       txsynchd1                                         ,
    output  [1:0]       txsynchd2                                         ,
    output  [1:0]       txsynchd3                                         ,
    output  [1:0]       txsynchd4                                         ,
    output  [1:0]       txsynchd5                                         ,
    output  [1:0]       txsynchd6                                         ,
    output  [1:0]       txsynchd7                                         ,
    output  [1:0]       txsynchd8                                         ,
    output  [1:0]       txsynchd9                                         ,
    output  [1:0]       txsynchd10                                        ,
    output  [1:0]       txsynchd11                                        ,
    output  [1:0]       txsynchd12                                        ,
    output  [1:0]       txsynchd13                                        ,
    output  [1:0]       txsynchd14                                        ,
    output  [1:0]       txsynchd15                                        ,

    output              txblkst0                                          ,
    output              txblkst1                                          ,
    output              txblkst2                                          ,
    output              txblkst3                                          ,
    output              txblkst4                                          ,
    output              txblkst5                                          ,
    output              txblkst6                                          ,
    output              txblkst7                                          ,
    output              txblkst8                                          ,
    output              txblkst9                                          ,
    output              txblkst10                                         ,
    output              txblkst11                                         ,
    output              txblkst12                                         ,
    output              txblkst13                                         ,
    output              txblkst14                                         ,
    output              txblkst15                                         ,

    output              txdataskip0                                       ,
    output              txdataskip1                                       ,
    output              txdataskip2                                       ,
    output              txdataskip3                                       ,
    output              txdataskip4                                       ,
    output              txdataskip5                                       ,
    output              txdataskip6                                       ,
    output              txdataskip7                                       ,
    output              txdataskip8                                       ,
    output              txdataskip9                                       ,
    output              txdataskip10                                      ,
    output              txdataskip11                                      ,
    output              txdataskip12                                      ,
    output              txdataskip13                                      ,
    output              txdataskip14                                      ,
    output              txdataskip15                                      ,

    output  [1:0]       rate0                                             ,
    output  [1:0]       rate1                                             ,
    output  [1:0]       rate2                                             ,
    output  [1:0]       rate3                                             ,
    output  [1:0]       rate4                                             ,
    output  [1:0]       rate5                                             ,
    output  [1:0]       rate6                                             ,
    output  [1:0]       rate7                                             ,
    output  [1:0]       rate8                                             ,
    output  [1:0]       rate9                                             ,
    output  [1:0]       rate10                                            ,
    output  [1:0]       rate11                                            ,
    output  [1:0]       rate12                                            ,
    output  [1:0]       rate13                                            ,
    output  [1:0]       rate14                                            ,
    output  [1:0]       rate15                                            ,

    output              rxpolarity0                                       ,
    output              rxpolarity1                                       ,
    output              rxpolarity2                                       ,
    output              rxpolarity3                                       ,
    output              rxpolarity4                                       ,
    output              rxpolarity5                                       ,
    output              rxpolarity6                                       ,
    output              rxpolarity7                                       ,
    output              rxpolarity8                                       ,
    output              rxpolarity9                                       ,
    output              rxpolarity10                                      ,
    output              rxpolarity11                                      ,
    output              rxpolarity12                                      ,
    output              rxpolarity13                                      ,
    output              rxpolarity14                                      ,
    output              rxpolarity15                                      ,

    output  [2:0]       currentrxpreset0                                  ,
    output  [2:0]       currentrxpreset1                                  ,
    output  [2:0]       currentrxpreset2                                  ,
    output  [2:0]       currentrxpreset3                                  ,
    output  [2:0]       currentrxpreset4                                  ,
    output  [2:0]       currentrxpreset5                                  ,
    output  [2:0]       currentrxpreset6                                  ,
    output  [2:0]       currentrxpreset7                                  ,
    output  [2:0]       currentrxpreset8                                  ,
    output  [2:0]       currentrxpreset9                                  ,
    output  [2:0]       currentrxpreset10                                 ,
    output  [2:0]       currentrxpreset11                                 ,
    output  [2:0]       currentrxpreset12                                 ,
    output  [2:0]       currentrxpreset13                                 ,
    output  [2:0]       currentrxpreset14                                 ,
    output  [2:0]       currentrxpreset15                                 ,

    output [17:0]       currentcoeff0                                     ,
    output [17:0]       currentcoeff1                                     ,
    output [17:0]       currentcoeff2                                     ,
    output [17:0]       currentcoeff3                                     ,
    output [17:0]       currentcoeff4                                     ,
    output [17:0]       currentcoeff5                                     ,
    output [17:0]       currentcoeff6                                     ,
    output [17:0]       currentcoeff7                                     ,
    output [17:0]       currentcoeff8                                     ,
    output [17:0]       currentcoeff9                                     ,
    output [17:0]       currentcoeff10                                    ,
    output [17:0]       currentcoeff11                                    ,
    output [17:0]       currentcoeff12                                    ,
    output [17:0]       currentcoeff13                                    ,
    output [17:0]       currentcoeff14                                    ,
    output [17:0]       currentcoeff15                                    ,

    output              rxeqeval0                                         ,
    output              rxeqeval1                                         ,
    output              rxeqeval2                                         ,
    output              rxeqeval3                                         ,
    output              rxeqeval4                                         ,
    output              rxeqeval5                                         ,
    output              rxeqeval6                                         ,
    output              rxeqeval7                                         ,
    output              rxeqeval8                                         ,
    output              rxeqeval9                                         ,
    output              rxeqeval10                                        ,
    output              rxeqeval11                                        ,
    output              rxeqeval12                                        ,
    output              rxeqeval13                                        ,
    output              rxeqeval14                                        ,
    output              rxeqeval15                                        ,

    output              rxeqinprogress0                                   ,
    output              rxeqinprogress1                                   ,
    output              rxeqinprogress2                                   ,
    output              rxeqinprogress3                                   ,
    output              rxeqinprogress4                                   ,
    output              rxeqinprogress5                                   ,
    output              rxeqinprogress6                                   ,
    output              rxeqinprogress7                                   ,
    output              rxeqinprogress8                                   ,
    output              rxeqinprogress9                                   ,
    output              rxeqinprogress10                                  ,
    output              rxeqinprogress11                                  ,
    output              rxeqinprogress12                                  ,
    output              rxeqinprogress13                                  ,
    output              rxeqinprogress14                                  ,
    output              rxeqinprogress15                                  ,

    output              invalidreq0                                       ,
    output              invalidreq1                                       ,
    output              invalidreq2                                       ,
    output              invalidreq3                                       ,
    output              invalidreq4                                       ,
    output              invalidreq5                                       ,
    output              invalidreq6                                       ,
    output              invalidreq7                                       ,
    output              invalidreq8                                       ,
    output              invalidreq9                                       ,
    output              invalidreq10                                      ,
    output              invalidreq11                                      ,
    output              invalidreq12                                      ,
    output              invalidreq13                                      ,
    output              invalidreq14                                      ,
    output              invalidreq15                                      ,

    //INPUT PIPE Interfae Signals
    input  [31:0]       rxdata0                                           ,
    input  [31:0]       rxdata1                                           ,
    input  [31:0]       rxdata2                                           ,
    input  [31:0]       rxdata3                                           ,
    input  [31:0]       rxdata4                                           ,
    input  [31:0]       rxdata5                                           ,
    input  [31:0]       rxdata6                                           ,
    input  [31:0]       rxdata7                                           ,
    input  [31:0]       rxdata8                                           ,
    input  [31:0]       rxdata9                                           ,
    input  [31:0]       rxdata10                                          ,
    input  [31:0]       rxdata11                                          ,
    input  [31:0]       rxdata12                                          ,
    input  [31:0]       rxdata13                                          ,
    input  [31:0]       rxdata14                                          ,
    input  [31:0]       rxdata15                                          ,

    input  [3:0]        rxdatak0                                          ,
    input  [3:0]        rxdatak1                                          ,
    input  [3:0]        rxdatak2                                          ,
    input  [3:0]        rxdatak3                                          ,
    input  [3:0]        rxdatak4                                          ,
    input  [3:0]        rxdatak5                                          ,
    input  [3:0]        rxdatak6                                          ,
    input  [3:0]        rxdatak7                                          ,
    input  [3:0]        rxdatak8                                          ,
    input  [3:0]        rxdatak9                                          ,
    input  [3:0]        rxdatak10                                         ,
    input  [3:0]        rxdatak11                                         ,
    input  [3:0]        rxdatak12                                         ,
    input  [3:0]        rxdatak13                                         ,
    input  [3:0]        rxdatak14                                         ,
    input  [3:0]        rxdatak15                                         ,

    input               phystatus0                                        ,
    input               phystatus1                                        ,
    input               phystatus2                                        ,
    input               phystatus3                                        ,
    input               phystatus4                                        ,
    input               phystatus5                                        ,
    input               phystatus6                                        ,
    input               phystatus7                                        ,
    input               phystatus8                                        ,
    input               phystatus9                                        ,
    input               phystatus10                                       ,
    input               phystatus11                                       ,
    input               phystatus12                                       ,
    input               phystatus13                                       ,
    input               phystatus14                                       ,
    input               phystatus15                                       ,

    input               rxvalid0                                          ,
    input               rxvalid1                                          ,
    input               rxvalid2                                          ,
    input               rxvalid3                                          ,
    input               rxvalid4                                          ,
    input               rxvalid5                                          ,
    input               rxvalid6                                          ,
    input               rxvalid7                                          ,
    input               rxvalid8                                          ,
    input               rxvalid9                                          ,
    input               rxvalid10                                         ,
    input               rxvalid11                                         ,
    input               rxvalid12                                         ,
    input               rxvalid13                                         ,
    input               rxvalid14                                         ,
    input               rxvalid15                                         ,

    input  [2:0]        rxstatus0                                         ,
    input  [2:0]        rxstatus1                                         ,
    input  [2:0]        rxstatus2                                         ,
    input  [2:0]        rxstatus3                                         ,
    input  [2:0]        rxstatus4                                         ,
    input  [2:0]        rxstatus5                                         ,
    input  [2:0]        rxstatus6                                         ,
    input  [2:0]        rxstatus7                                         ,
    input  [2:0]        rxstatus8                                         ,
    input  [2:0]        rxstatus9                                         ,
    input  [2:0]        rxstatus10                                        ,
    input  [2:0]        rxstatus11                                        ,
    input  [2:0]        rxstatus12                                        ,
    input  [2:0]        rxstatus13                                        ,
    input  [2:0]        rxstatus14                                        ,
    input  [2:0]        rxstatus15                                        ,

    input               rxelecidle0                                       ,
    input               rxelecidle1                                       ,
    input               rxelecidle2                                       ,
    input               rxelecidle3                                       ,
    input               rxelecidle4                                       ,
    input               rxelecidle5                                       ,
    input               rxelecidle6                                       ,
    input               rxelecidle7                                       ,
    input               rxelecidle8                                       ,
    input               rxelecidle9                                       ,
    input               rxelecidle10                                      ,
    input               rxelecidle11                                      ,
    input               rxelecidle12                                      ,
    input               rxelecidle13                                      ,
    input               rxelecidle14                                      ,
    input               rxelecidle15                                      ,

    input  [1:0]        rxsynchd0                                         ,
    input  [1:0]        rxsynchd1                                         ,
    input  [1:0]        rxsynchd2                                         ,
    input  [1:0]        rxsynchd3                                         ,
    input  [1:0]        rxsynchd4                                         ,
    input  [1:0]        rxsynchd5                                         ,
    input  [1:0]        rxsynchd6                                         ,
    input  [1:0]        rxsynchd7                                         ,
    input  [1:0]        rxsynchd8                                         ,
    input  [1:0]        rxsynchd9                                         ,
    input  [1:0]        rxsynchd10                                        ,
    input  [1:0]        rxsynchd11                                        ,
    input  [1:0]        rxsynchd12                                        ,
    input  [1:0]        rxsynchd13                                        ,
    input  [1:0]        rxsynchd14                                        ,
    input  [1:0]        rxsynchd15                                        ,

    input               rxblkst0                                          ,
    input               rxblkst1                                          ,
    input               rxblkst2                                          ,
    input               rxblkst3                                          ,
    input               rxblkst4                                          ,
    input               rxblkst5                                          ,
    input               rxblkst6                                          ,
    input               rxblkst7                                          ,
    input               rxblkst8                                          ,
    input               rxblkst9                                          ,
    input               rxblkst10                                         ,
    input               rxblkst11                                         ,
    input               rxblkst12                                         ,
    input               rxblkst13                                         ,
    input               rxblkst14                                         ,
    input               rxblkst15                                         ,

    input               rxdataskip0                                      ,
    input               rxdataskip1                                      ,
    input               rxdataskip2                                      ,
    input               rxdataskip3                                      ,
    input               rxdataskip4                                      ,
    input               rxdataskip5                                      ,
    input               rxdataskip6                                      ,
    input               rxdataskip7                                      ,
    input               rxdataskip8                                      ,
    input               rxdataskip9                                      ,
    input               rxdataskip10                                     ,
    input               rxdataskip11                                     ,
    input               rxdataskip12                                     ,
    input               rxdataskip13                                     ,
    input               rxdataskip14                                     ,
    input               rxdataskip15                                     ,

    input  [5:0]        dirfeedback0                                      ,
    input  [5:0]        dirfeedback1                                      ,
    input  [5:0]        dirfeedback2                                      ,
    input  [5:0]        dirfeedback3                                      ,
    input  [5:0]        dirfeedback4                                      ,
    input  [5:0]        dirfeedback5                                      ,
    input  [5:0]        dirfeedback6                                      ,
    input  [5:0]        dirfeedback7                                      ,
    input  [5:0]        dirfeedback8                                      ,
    input  [5:0]        dirfeedback9                                      ,
    input  [5:0]        dirfeedback10                                     ,
    input  [5:0]        dirfeedback11                                     ,
    input  [5:0]        dirfeedback12                                     ,
    input  [5:0]        dirfeedback13                                     ,
    input  [5:0]        dirfeedback14                                     ,
    input  [5:0]        dirfeedback15                                     ,


    //Serial Interface Sgnals
    output              tx_out0                                           ,
    output              tx_out1                                           ,
    output              tx_out2                                           ,
    output              tx_out3                                           ,
    output              tx_out4                                           ,
    output              tx_out5                                           ,
    output              tx_out6                                           ,
    output              tx_out7                                           ,
    output              tx_out8                                           ,
    output              tx_out9                                           ,
    output              tx_out10                                          ,
    output              tx_out11                                          ,
    output              tx_out12                                          ,
    output              tx_out13                                          ,
    output              tx_out14                                          ,
    output              tx_out15                                          ,

    input               rx_in0                                            ,
    input               rx_in1                                            ,
    input               rx_in2                                            ,
    input               rx_in3                                            ,
    input               rx_in4                                            ,
    input               rx_in5                                            ,
    input               rx_in6                                            ,
    input               rx_in7                                            ,
    input               rx_in8                                            ,
    input               rx_in9                                            ,
    input               rx_in10                                           ,
    input               rx_in11                                           ,
    input               rx_in12                                           ,
    input               rx_in13                                           ,
    input               rx_in14                                           ,
    input               rx_in15                                           ,


//Test Signals
    input    [66:0]     test_in                                           ,
    output   [6:0]      aux_test_out                                      ,
    output   [255:0]    test_out                                          ,
    output              testin_zero                                       ,

//Used only in BFM PIPE Simulations
    input               sim_pipe_mask_tx_pll_lock                         ,

  //Reconfig Interface
   input             xcvr_reconfig_clk                                    ,
   input             xcvr_reconfig_reset                                  ,
   input             xcvr_reconfig_write                                  ,
   input             xcvr_reconfig_read                                   ,
   input   [14:0]    xcvr_reconfig_address                                ,
   input   [31:0]    xcvr_reconfig_writedata                              ,
   output  [31:0]    xcvr_reconfig_readdata                               ,
   output            xcvr_reconfig_waitrequest                            ,

   //FPLL Reconfig Interface
   input             reconfig_pll0_clk                                   ,     //     reconfig_clk.clk
   input             reconfig_pll0_reset                                 ,     //     reconfig_reset.reset
   input             reconfig_pll0_write                                 ,     //     reconfig_avmm.write
   input             reconfig_pll0_read                                  ,     //                 .read
   input   [10:0]    reconfig_pll0_address                               ,     //                 .address
   input   [31:0]    reconfig_pll0_writedata                             ,     //                 .writedata
   output  [31:0]    reconfig_pll0_readdata                              ,     //                 .readdata
   output            reconfig_pll0_waitrequest                           ,     //                 .waitrequest
   //LC PLL Reconfig Interface
   input             reconfig_pll1_clk                                   ,     //     reconfig_clk.clk
   input             reconfig_pll1_reset                                 ,     //     reconfig_reset.reset
   input             reconfig_pll1_write                                 ,     //     reconfig_avmm.write
   input             reconfig_pll1_read                                  ,     //                 .read
   input   [10:0]    reconfig_pll1_address                               ,     //                 .address
   input   [31:0]    reconfig_pll1_writedata                             ,     //                 .writedata
   output  [31:0]    reconfig_pll1_readdata                              ,     //                 .readdata
   output            reconfig_pll1_waitrequest                           ,     //

   //PLI AVMM Interface
   input             pli_avmm_master_clk                                 ,
   input             pli_avmm_master_reset                               ,
   input             pli_avmm_master_write                               ,
   input             pli_avmm_master_read                                ,
   input   [19:0]    pli_avmm_master_address                             ,
   input   [31:0]    pli_avmm_master_writedata                           ,
   output            pli_avmm_master_waitrequest                         ,
   output            pli_avmm_master_readdatavalid                       ,
   output  [31:0]    pli_avmm_master_readdata                            ,
   
   //rx_buffer_limit_signals
   input    [6:0]     rx_np_buffer_limit                                 ,
   input    [6:0]     rx_p_buffer_limit                                  ,
   input    [9:0]     rx_cpl_buffer_limit                                ,

   // Unused ports
   output              derr_cor_ext_rpl                                  , // retry_corr_ecc_err
   output              derr_rpl                                          , // retry_unc_ecc_err
   output              derr_cor_ext_rcv                                  , // rxbuff_corr_ecc_err
   output              derr_uncor_ext_rcv                                , // rxbuff_unc_ecc_err
   output    [2:0]     int_status_common                                 ,
   output    [11:0]    tx_npd_cdts                                       ,
   output    [11:0]    tx_cpld_cdts,

    //device control info pf0
   output  [4:0] pf0_device_number, 
   output  [2:0] pf0_mps, 
   output  [2:0] pf0_mrs, 
   output  pf0_bus_master_en,  

    //device control info pf1
   output  [4:0] pf1_device_number, 
   output  [2:0] pf1_mps, 
   output  [2:0] pf1_mrs, 
   output  pf1_bus_master_en,  

    //device control info pf2
   output  [4:0] pf2_device_number, 
   output  [2:0] pf2_mps, 
   output  [2:0] pf2_mrs, 
   output  pf2_bus_master_en,  

    //device control info pf3
   output  [4:0] pf3_device_number, 
   output  [2:0] pf3_mps, 
   output  [2:0] pf3_mrs, 
   output  pf3_bus_master_en,  
   
   //msi info
   output  [31:0] pf0_msi_lower_address,
   output  [31:0] pf0_msi_upper_address,
   output  [31:0] pf0_msi_mask,
   output  [15:0] pf0_msi_data,
   output  pf0_msi_enable, 
   output  pf0_msix_enable,

   output  [31:0] pf1_msi_lower_address,
   output  [31:0] pf1_msi_upper_address,
   output  [31:0] pf1_msi_mask,
   output  [15:0] pf1_msi_data,
   output  pf1_msi_enable, 
   output  pf1_msix_enable,

   output  [31:0] pf2_msi_lower_address,
   output  [31:0] pf2_msi_upper_address,
   output  [31:0] pf2_msi_mask,
   output  [15:0] pf2_msi_data,
   output  pf2_msi_enable, 
   output  pf2_msix_enable,

   output  [31:0] pf3_msi_lower_address,
   output  [31:0] pf3_msi_upper_address,
   output  [31:0] pf3_msi_mask,
   output  [15:0] pf3_msi_data,
   output  pf3_msi_enable, 
   output  pf3_msix_enable,
   input  ninit_done

  );



    localparam  MAX_CONVERSION_SIZE = 128;
    localparam  MAX_STRING_CHARS    = 64;
    function [MAX_CONVERSION_SIZE-1:0] str_2_bin;
      input [MAX_STRING_CHARS*8-1:0] instring;

      integer this_char;
      integer i;
      begin
        this_char = 0;
        i = 0;
        // Initialize accumulator
        str_2_bin = {MAX_CONVERSION_SIZE{1'b0}};
        for(i=MAX_STRING_CHARS-1;i>=0;i=i-1) begin
          this_char = instring[i*8+:8];
          // Add value of this digit
          if(this_char >= 48 && this_char <= 57)
            str_2_bin = (str_2_bin * 10) + (this_char - 48);
        end
      end
    endfunction

     function [63:0] get_bar_size_mask;
       // Compute bar size mask based on BAR size
       input integer bara_64bit_mem_space ;// Integer 1 or 0
       input integer bara_size            ;// Integer number of bits
       input integer barb_size            ;// Integer number of bits
       reg [63:0] barab_size_mask64;
       reg [31:0] bara_size_mask31_0;
       reg [31:0] barb_size_mask31_0;
       begin
          barab_size_mask64 = ~{64'hffff_ffff_ffff_ffff << (bara_size )   };
          bara_size_mask31_0  = ~{32'hffff_ffff           << (bara_size )};
          barb_size_mask31_0  = ~{32'hffff_ffff           << (barb_size  )};
          get_bar_size_mask = (bara_64bit_mem_space == 1)? barab_size_mask64[63:0]:
                                  {barb_size_mask31_0[31:0]  , bara_size_mask31_0[31:0]};
       end
    endfunction

    function [20:00] get_expansion_base_addr_mask;
       // Compute expansion ROM size mask based on expansion ROM size
       input integer expansion_base_address_size;
       reg [31:0] mask31_0;
       begin
          mask31_0 = ~{32'hffff_ffff << (expansion_base_address_size)};
          get_expansion_base_addr_mask = mask31_0[31:11];
       end
    endfunction

    //synthesis translate_off
    localparam ALTPCIE_S10_HIP_AST_HWTCL_SIM_ONLY  = 1;
    //synthesis translate_on

    //synthesis read_comments_as_HDL on
    //localparam ALTPCIE_S10_HIP_AST_HWTCL_SIM_ONLY  = 0;
    //synthesis read_comments_as_HDL off

    localparam [255:0] ONES                                  = 256'HFFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF;
    localparam [255:0] ZEROS                                 = 256'H0000_0000_0000_0000_0000_0000_0000_0000_0000_0000_0000_0000_0000_0000_0000_0000;
    localparam pll_refclk_freq                               = "100 MHz";

    // PF0
    localparam [63:0] pf0_bar01_size_mask                   =  get_bar_size_mask((pf0_bar0_type=="pf0_bar0_mem64")?1:0,pf0_bar0_address_width_hwtcl, pf0_bar1_address_width_hwtcl)            ;
    localparam [30:0] pf0_pci_type0_bar0_mask_31_1          =  pf0_bar01_size_mask[31:1]                                                                                                      ;
    localparam [30:0] pf0_pci_type0_bar1_mask_31_1          =  pf0_bar01_size_mask[63:33]                                                                                                     ;
    localparam virtual_pf0_bar1_mask_bit0                   = (pf0_bar0_type=="pf0_bar0_mem64")? ((pf0_bar01_size_mask[32]==1'b1) ?"true":"false"):"false"                                    ;
    localparam pf0_pci_type0_bar1_enabled_or_mask64lsb      = (virtual_pf0_bar1_mask_bit0=="true" || pf0_pci_type0_bar1_enabled=="enable") ? "enable" : "disable";


    localparam [63:0] pf0_bar23_size_mask                   =  get_bar_size_mask((pf0_bar2_type=="pf0_bar2_mem64")?1:0,pf0_bar2_address_width_hwtcl, pf0_bar3_address_width_hwtcl)            ;
    localparam [30:0] pf0_pci_type0_bar2_mask_31_1          =  pf0_bar23_size_mask[31:1]                                                                                                      ;
    localparam [30:0] pf0_pci_type0_bar3_mask_31_1          =  pf0_bar23_size_mask[63:33]                                                                                                     ;
    localparam virtual_pf0_bar3_mask_bit0                   = (pf0_bar2_type=="pf0_bar2_mem64")?((pf0_bar23_size_mask[32]==1'b1) ?"true":"false"):"false"                                     ;
    localparam pf0_pci_type0_bar3_enabled_or_mask64lsb      = (virtual_pf0_bar3_mask_bit0=="true" || pf0_pci_type0_bar3_enabled=="enable") ? "enable" : "disable";


    localparam [63:0] pf0_bar45_size_mask                   =  get_bar_size_mask((pf0_bar4_type=="pf0_bar4_mem64")?1:0,pf0_bar4_address_width_hwtcl, pf0_bar5_address_width_hwtcl) ;
    localparam [30:0] pf0_pci_type0_bar4_mask_31_1          =  pf0_bar45_size_mask[31:1]                                                                                                      ;
    localparam [30:0] pf0_pci_type0_bar5_mask_31_1          =  pf0_bar45_size_mask[63:33]                                                                                                     ;
    localparam virtual_pf0_bar5_mask_bit0                   = (pf0_bar4_type=="pf0_bar4_mem64")?((pf0_bar45_size_mask[32]==1'b1) ?"true":"false"):"false"                                     ;
    localparam pf0_pci_type0_bar5_enabled_or_mask64lsb      = (virtual_pf0_bar5_mask_bit0=="true" || pf0_pci_type0_bar5_enabled=="enable") ? "enable" : "disable";


    localparam [20:0] pf0_rom_mask                          = get_expansion_base_addr_mask(pf0_expansion_base_address_register_hwtcl)                                                         ;

    // PF0 VF
    localparam [63:0] pf0_sriov_vf_bar01_size_mask          =  get_bar_size_mask((pf0_sriov_vf_bar0_type=="pf0_sriov_vf_bar0_mem64")?1:0,pf0_sriov_vf_bar0_address_width_hwtcl, pf0_sriov_vf_bar1_address_width_hwtcl)              ;
    localparam [31:0] pf0_sriov_vf_bar0_mask                =  pf0_sriov_vf_bar01_size_mask[31:0]                                                                                                                                   ;
    localparam [31:0] pf0_sriov_vf_bar1_mask                =  pf0_sriov_vf_bar01_size_mask[63:32]                                                                                                                                  ;


    localparam [63:0] pf0_sriov_vf_bar23_size_mask          =  get_bar_size_mask((pf0_sriov_vf_bar2_type=="pf0_sriov_vf_bar2_mem64")?1:0,pf0_sriov_vf_bar2_address_width_hwtcl, pf0_sriov_vf_bar3_address_width_hwtcl)              ;
    localparam [31:0] pf0_sriov_vf_bar2_mask                =  pf0_sriov_vf_bar23_size_mask[31:0]                                                                                                                                   ;
    localparam [31:0] pf0_sriov_vf_bar3_mask                =  pf0_sriov_vf_bar23_size_mask[63:32]                                                                                                                                  ;


    localparam [63:0] pf0_sriov_vf_bar45_size_mask          =  get_bar_size_mask((pf0_sriov_vf_bar4_type=="pf0_sriov_vf_bar4_mem64")?1:0,pf0_sriov_vf_bar4_address_width_hwtcl, pf0_sriov_vf_bar5_address_width_hwtcl)              ;
    localparam [31:0] pf0_sriov_vf_bar4_mask                =  pf0_sriov_vf_bar45_size_mask[31:0]                                                                                                                                   ;
    localparam [31:0] pf0_sriov_vf_bar5_mask                =  pf0_sriov_vf_bar45_size_mask[63:32]                                                                                                                                  ;

    // PF1
    localparam [63:0] pf1_bar01_size_mask                   =  get_bar_size_mask((pf1_bar0_type=="pf1_bar0_mem64")?1:0,pf1_bar0_address_width_hwtcl, pf1_bar1_address_width_hwtcl)    ;
    localparam [30:0] pf1_pci_type0_bar0_mask_31_1          =  pf1_bar01_size_mask[31:1]                                                                                                      ;
    localparam [30:0] pf1_pci_type0_bar1_mask_31_1          =  pf1_bar01_size_mask[63:33]                                                                                                     ;
    localparam virtual_pf1_bar1_mask_bit0                   = (pf1_bar0_type=="pf1_bar0_mem64")?((pf1_bar01_size_mask[32]==1'b1) ?"true":"false"):"false"                                     ;
    localparam pf1_pci_type0_bar1_enabled_or_mask64lsb      = (virtual_pf1_bar1_mask_bit0=="true" || pf1_pci_type0_bar1_enabled=="enable") ? "enable" : "disable";


    localparam [63:0] pf1_bar23_size_mask                   =  get_bar_size_mask((pf1_bar2_type=="pf1_bar2_mem64")?1:0,pf1_bar2_address_width_hwtcl, pf1_bar3_address_width_hwtcl)    ;
    localparam [30:0] pf1_pci_type0_bar2_mask_31_1          =  pf1_bar23_size_mask[31:1]                                                                                                      ;
    localparam [30:0] pf1_pci_type0_bar3_mask_31_1          =  pf1_bar23_size_mask[63:33]                                                                                                     ;
    localparam virtual_pf1_bar3_mask_bit0                   = (pf1_bar2_type=="pf1_bar2_mem64")?((pf1_bar23_size_mask[32]==1'b1) ?"true":"false"):"false"                                     ;
    localparam pf1_pci_type0_bar3_enabled_or_mask64lsb      = (virtual_pf1_bar3_mask_bit0=="true" || pf1_pci_type0_bar3_enabled=="enable") ? "enable" : "disable";


    localparam [63:0] pf1_bar45_size_mask                   =  get_bar_size_mask((pf1_bar4_type=="pf1_bar4_mem64")?1:0,pf1_bar4_address_width_hwtcl, pf1_bar5_address_width_hwtcl)    ;
    localparam [30:0] pf1_pci_type0_bar4_mask_31_1          =  pf1_bar45_size_mask[31:1]                                                                                                      ;
    localparam [30:0] pf1_pci_type0_bar5_mask_31_1          =  pf1_bar45_size_mask[63:33]                                                                                                     ;
    localparam virtual_pf1_bar5_mask_bit0                   = (pf1_bar4_type=="pf1_bar4_mem64")?((pf1_bar45_size_mask[32]==1'b1) ?"true":"false"):"false"                                     ;
    localparam pf1_pci_type0_bar5_enabled_or_mask64lsb      = (virtual_pf1_bar5_mask_bit0=="true" || pf1_pci_type0_bar5_enabled=="enable") ? "enable" : "disable";


    localparam [20:0] pf1_rom_mask                          = get_expansion_base_addr_mask(pf1_expansion_base_address_register_hwtcl)                                                         ;

    //PF1 VF

    localparam [63:0] pf1_sriov_vf_bar01_size_mask          =  get_bar_size_mask((pf1_sriov_vf_bar0_type=="pf1_sriov_vf_bar0_mem64")?1:0,pf1_sriov_vf_bar0_address_width_hwtcl, pf1_sriov_vf_bar1_address_width_hwtcl)              ;
    localparam [31:0] pf1_sriov_vf_bar0_mask                =  pf1_sriov_vf_bar01_size_mask[31:0]                                                                                                                                   ;
    localparam [31:0] pf1_sriov_vf_bar1_mask                =  pf1_sriov_vf_bar01_size_mask[63:32]                                                                                                                                  ;


    localparam [63:0] pf1_sriov_vf_bar23_size_mask          =  get_bar_size_mask((pf1_sriov_vf_bar2_type=="pf1_sriov_vf_bar2_mem64")?1:0,pf1_sriov_vf_bar2_address_width_hwtcl, pf1_sriov_vf_bar3_address_width_hwtcl)              ;
    localparam [31:0] pf1_sriov_vf_bar2_mask                =  pf1_sriov_vf_bar23_size_mask[31:0]                                                                                                                                   ;
    localparam [31:0] pf1_sriov_vf_bar3_mask                =  pf1_sriov_vf_bar23_size_mask[63:32]                                                                                                                                  ;


    localparam [63:0] pf1_sriov_vf_bar45_size_mask          =  get_bar_size_mask((pf1_sriov_vf_bar4_type=="pf1_sriov_vf_bar4_mem64")?1:0,pf1_sriov_vf_bar4_address_width_hwtcl, pf1_sriov_vf_bar5_address_width_hwtcl)              ;
    localparam [31:0] pf1_sriov_vf_bar4_mask                =  pf1_sriov_vf_bar45_size_mask[31:0]                                                                                                                                   ;
    localparam [31:0] pf1_sriov_vf_bar5_mask                =  pf1_sriov_vf_bar45_size_mask[63:32]                                                                                                                                  ;


    // PF2
    localparam [63:0] pf2_bar01_size_mask                   =  get_bar_size_mask((pf2_bar0_type=="pf2_bar0_mem64")?1:0,pf2_bar0_address_width_hwtcl, pf2_bar1_address_width_hwtcl)    ;
    localparam [30:0] pf2_pci_type0_bar0_mask_31_1          =  pf2_bar01_size_mask[31:1]                                                                                                      ;
    localparam [30:0] pf2_pci_type0_bar1_mask_31_1          =  pf2_bar01_size_mask[63:33]                                                                                                     ;
    localparam virtual_pf2_bar1_mask_bit0                   = (pf2_bar0_type=="pf2_bar0_mem64")?((pf2_bar01_size_mask[32]==1'b1) ?"true":"false"):"false"                                     ;
    localparam pf2_pci_type0_bar1_enabled_or_mask64lsb      = (virtual_pf2_bar1_mask_bit0=="true" || pf2_pci_type0_bar1_enabled=="enable") ? "enable" : "disable";


    localparam [63:0] pf2_bar23_size_mask                   =  get_bar_size_mask((pf2_bar2_type=="pf2_bar2_mem64")?1:0,pf2_bar2_address_width_hwtcl, pf2_bar3_address_width_hwtcl)    ;
    localparam [30:0] pf2_pci_type0_bar2_mask_31_1          =  pf2_bar23_size_mask[31:1]                                                                                                      ;
    localparam [30:0] pf2_pci_type0_bar3_mask_31_1          =  pf2_bar23_size_mask[63:33]                                                                                                     ;
    localparam virtual_pf2_bar3_mask_bit0                   = (pf2_bar2_type=="pf2_bar2_mem64")?((pf2_bar23_size_mask[32]==1'b1) ?"true":"false"):"false"                                     ;
    localparam pf2_pci_type0_bar3_enabled_or_mask64lsb      = (virtual_pf2_bar3_mask_bit0=="true" || pf2_pci_type0_bar3_enabled=="enable") ? "enable" : "disable";


    localparam [63:0] pf2_bar45_size_mask                   =  get_bar_size_mask((pf2_bar4_type=="pf2_bar4_mem64")?1:0,pf2_bar4_address_width_hwtcl, pf2_bar5_address_width_hwtcl)    ;
    localparam [30:0] pf2_pci_type0_bar4_mask_31_1          =  pf2_bar45_size_mask[31:1]                                                                                                      ;
    localparam [30:0] pf2_pci_type0_bar5_mask_31_1          =  pf2_bar45_size_mask[63:33]                                                                                                     ;
    localparam virtual_pf2_bar5_mask_bit0                   = (pf2_bar4_type=="pf2_bar4_mem64")?((pf2_bar45_size_mask[32]==1'b1) ?"true":"false"):"false"                                     ;
    localparam pf2_pci_type0_bar5_enabled_or_mask64lsb      = (virtual_pf2_bar5_mask_bit0=="true" || pf2_pci_type0_bar5_enabled=="enable") ? "enable" : "disable";


    localparam [20:0] pf2_rom_mask                          = get_expansion_base_addr_mask(pf2_expansion_base_address_register_hwtcl)                                                         ;

    // PF2 VF
    localparam [63:0] pf2_sriov_vf_bar01_size_mask          =  get_bar_size_mask((pf2_sriov_vf_bar0_type=="pf2_sriov_vf_bar0_mem64")?1:0,pf2_sriov_vf_bar0_address_width_hwtcl, pf2_sriov_vf_bar1_address_width_hwtcl)              ;
    localparam [31:0] pf2_sriov_vf_bar0_mask                =  pf2_sriov_vf_bar01_size_mask[31:0]                                                                                                                                   ;
    localparam [31:0] pf2_sriov_vf_bar1_mask                =  pf2_sriov_vf_bar01_size_mask[63:32]                                                                                                                                  ;


    localparam [63:0] pf2_sriov_vf_bar23_size_mask          =  get_bar_size_mask((pf2_sriov_vf_bar2_type=="pf2_sriov_vf_bar2_mem64")?1:0,pf2_sriov_vf_bar2_address_width_hwtcl, pf2_sriov_vf_bar3_address_width_hwtcl)              ;
    localparam [31:0] pf2_sriov_vf_bar2_mask                =  pf2_sriov_vf_bar23_size_mask[31:0]                                                                                                                                   ;
    localparam [31:0] pf2_sriov_vf_bar3_mask                =  pf2_sriov_vf_bar23_size_mask[63:32]                                                                                                                                  ;


    localparam [63:0] pf2_sriov_vf_bar45_size_mask          =  get_bar_size_mask((pf2_sriov_vf_bar4_type=="pf2_sriov_vf_bar4_mem64")?1:0,pf2_sriov_vf_bar4_address_width_hwtcl, pf2_sriov_vf_bar5_address_width_hwtcl)              ;
    localparam [31:0] pf2_sriov_vf_bar4_mask                =  pf2_sriov_vf_bar45_size_mask[31:0]                                                                                                                                   ;
    localparam [31:0] pf2_sriov_vf_bar5_mask                =  pf2_sriov_vf_bar45_size_mask[63:32]                                                                                                                                  ;

    // PF3
    localparam [63:0] pf3_bar01_size_mask                   =  get_bar_size_mask((pf3_bar0_type=="pf3_bar0_mem64")?1:0,pf3_bar0_address_width_hwtcl, pf3_bar1_address_width_hwtcl)    ;
    localparam [30:0] pf3_pci_type0_bar0_mask_31_1          =  pf3_bar01_size_mask[31:1]                                                                                                      ;
    localparam [30:0] pf3_pci_type0_bar1_mask_31_1          =  pf3_bar01_size_mask[63:33]                                                                                                     ;
    localparam virtual_pf3_bar1_mask_bit0                   = (pf3_bar0_type=="pf3_bar0_mem64")?((pf3_bar01_size_mask[32]==1'b1) ?"true":"false"):"false"                                     ;
    localparam pf3_pci_type0_bar1_enabled_or_mask64lsb      = (virtual_pf3_bar1_mask_bit0=="true" || pf3_pci_type0_bar1_enabled=="enable") ? "enable" : "disable";


    localparam [63:0] pf3_bar23_size_mask                   =  get_bar_size_mask((pf3_bar2_type=="pf3_bar2_mem64")?1:0,pf3_bar2_address_width_hwtcl, pf3_bar3_address_width_hwtcl)    ;
    localparam [30:0] pf3_pci_type0_bar2_mask_31_1          =  pf3_bar23_size_mask[31:1]                                                                                                      ;
    localparam [30:0] pf3_pci_type0_bar3_mask_31_1          =  pf3_bar23_size_mask[63:33]                                                                                                     ;
    localparam virtual_pf3_bar3_mask_bit0                   = (pf3_bar2_type=="pf3_bar2_mem64")?((pf3_bar23_size_mask[32]==1'b1) ?"true":"false"):"false"                                     ;
    localparam pf3_pci_type0_bar3_enabled_or_mask64lsb      = (virtual_pf3_bar3_mask_bit0=="true" || pf3_pci_type0_bar3_enabled=="enable") ? "enable" : "disable";


    localparam [63:0] pf3_bar45_size_mask                   =  get_bar_size_mask((pf3_bar4_type=="pf3_bar4_mem64")?1:0,pf3_bar4_address_width_hwtcl, pf3_bar5_address_width_hwtcl)    ;
    localparam [30:0] pf3_pci_type0_bar4_mask_31_1          =  pf3_bar45_size_mask[31:1]                                                                                                      ;
    localparam [30:0] pf3_pci_type0_bar5_mask_31_1          =  pf3_bar45_size_mask[63:33]                                                                                                     ;
    localparam virtual_pf3_bar5_mask_bit0                   = (pf3_bar4_type=="pf3_bar4_mem64")?((pf3_bar45_size_mask[32]==1'b1) ?"true":"false"):"false"                                     ;
    localparam pf3_pci_type0_bar5_enabled_or_mask64lsb      = (virtual_pf3_bar5_mask_bit0=="true" || pf3_pci_type0_bar5_enabled=="enable") ? "enable" : "disable";


    localparam [20:0] pf3_rom_mask                          = get_expansion_base_addr_mask(pf3_expansion_base_address_register_hwtcl)                                                         ;

    // PF3 VF
    localparam [63:0] pf3_sriov_vf_bar01_size_mask          =  get_bar_size_mask((pf3_sriov_vf_bar0_type=="pf3_sriov_vf_bar0_mem64")?1:0,pf3_sriov_vf_bar0_address_width_hwtcl, pf3_sriov_vf_bar1_address_width_hwtcl)              ;
    localparam [31:0] pf3_sriov_vf_bar0_mask                =  pf3_sriov_vf_bar01_size_mask[31:0]                                                                                                                                   ;
    localparam [31:0] pf3_sriov_vf_bar1_mask                =  pf3_sriov_vf_bar01_size_mask[63:32]                                                                                                                                  ;


    localparam [63:0] pf3_sriov_vf_bar23_size_mask          =  get_bar_size_mask((pf3_sriov_vf_bar2_type=="pf3_sriov_vf_bar2_mem64")?1:0,pf3_sriov_vf_bar2_address_width_hwtcl, pf3_sriov_vf_bar3_address_width_hwtcl)              ;
    localparam [31:0] pf3_sriov_vf_bar2_mask                =  pf3_sriov_vf_bar23_size_mask[31:0]                                                                                                                                   ;
    localparam [31:0] pf3_sriov_vf_bar3_mask                =  pf3_sriov_vf_bar23_size_mask[63:32]                                                                                                                                  ;


    localparam [63:0] pf3_sriov_vf_bar45_size_mask          =  get_bar_size_mask((pf3_sriov_vf_bar4_type=="pf3_sriov_vf_bar4_mem64")?1:0,pf3_sriov_vf_bar4_address_width_hwtcl, pf3_sriov_vf_bar5_address_width_hwtcl)              ;
    localparam [31:0] pf3_sriov_vf_bar4_mask                =  pf3_sriov_vf_bar45_size_mask[31:0]                                                                                                                                   ;
    localparam [31:0] pf3_sriov_vf_bar5_mask                =  pf3_sriov_vf_bar45_size_mask[63:32]                                                                                                                                  ;

    //String to Binary Conversion
    localparam      lcl_int_cvp_jtag0                      =   cvp_jtag0;
    localparam      lcl_int_cvp_jtag1                      =   cvp_jtag1;
    localparam      lcl_int_cvp_jtag2                      =   cvp_jtag2;
    localparam      lcl_int_cvp_jtag3                      =   cvp_jtag3;
    localparam      lcl_int_pf0_cardbus_cis_pointer        =   pf0_cardbus_cis_pointer;
    localparam      lcl_int_pf0_mask_radm_2                =   pf0_mask_radm_2;
    localparam      lcl_int_pf0_sn_ser_num_reg_1_dw        =   pf0_sn_ser_num_reg_1_dw;
    localparam      lcl_int_pf0_sn_ser_num_reg_2_dw        =   pf0_sn_ser_num_reg_2_dw;
    localparam      lcl_int_pf0_sriov_sup_page_size        =   pf0_sriov_sup_page_size;

    localparam      lcl_int_pf1_cardbus_cis_pointer        =   pf1_cardbus_cis_pointer;
    localparam      lcl_int_pf1_sn_ser_num_reg_1_dw        =   pf1_sn_ser_num_reg_1_dw;
    localparam      lcl_int_pf1_sn_ser_num_reg_2_dw        =   pf1_sn_ser_num_reg_2_dw;
    localparam      lcl_int_pf1_sriov_sup_page_size        =   pf1_sriov_sup_page_size;

    localparam      lcl_int_pf2_cardbus_cis_pointer        =   pf2_cardbus_cis_pointer;
    localparam      lcl_int_pf2_sn_ser_num_reg_1_dw        =   pf2_sn_ser_num_reg_1_dw;
    localparam      lcl_int_pf2_sn_ser_num_reg_2_dw        =   pf2_sn_ser_num_reg_2_dw;
    localparam      lcl_int_pf2_sriov_sup_page_size        =   pf2_sriov_sup_page_size;

    localparam      lcl_int_pf3_cardbus_cis_pointer        =   pf3_cardbus_cis_pointer;
    localparam      lcl_int_pf3_sn_ser_num_reg_1_dw        =   pf3_sn_ser_num_reg_1_dw;
    localparam      lcl_int_pf3_sn_ser_num_reg_2_dw        =   pf3_sn_ser_num_reg_2_dw;
    localparam      lcl_int_pf3_sriov_sup_page_size        =   pf3_sriov_sup_page_size;

    localparam      lcl_int_test_in_hi                     =   test_in_hi;
    localparam      lcl_int_test_in_lo                     =   test_in_lo;




//rx_buffer_limit_ports
    wire   [6:0] rx_p_buffer_limit_int  ;
    wire   [6:0] rx_np_buffer_limit_int ;
    wire   [9:0] rx_cpl_buffer_limit_int ;
    generate begin :rx_buffer_limit_ports
        if ( enable_rx_buffer_limit_ports_hwtcl ==1) begin
             assign rx_p_buffer_limit_int = rx_p_buffer_limit;
             assign rx_np_buffer_limit_int = rx_np_buffer_limit;
             assign rx_cpl_buffer_limit_int = rx_cpl_buffer_limit;
        end
            else begin
             assign rx_p_buffer_limit_int = 7'h7e;
             assign rx_np_buffer_limit_int = 7'h7e;
             assign rx_cpl_buffer_limit_int = 10'h3fe;
            end
    end
    endgenerate

    /*AUTOWIRE*/
    // Beginning of automatic wires (for undeclared instantiated-module outputs)
    wire [31:0]         app_err_hdr_o;          // From altera_pcie_s10_gen3x16_adaptor_inst of altera_pcie_s10_gen3x16_adaptor.v
    wire [10:0]         app_err_info_o;         // From altera_pcie_s10_gen3x16_adaptor_inst of altera_pcie_s10_gen3x16_adaptor.v
    wire [1:0]          app_err_func_num_o;     //
    wire                app_err_valid_o;        // From altera_pcie_s10_gen3x16_adaptor_inst of altera_pcie_s10_gen3x16_adaptor.v
    wire                app_init_rst_o;         // From altera_pcie_s10_gen3x16_adaptor_inst of altera_pcie_s10_gen3x16_adaptor.v
    wire [3:0]          app_int_sts_o;          // From altera_pcie_s10_gen3x16_adaptor_inst of altera_pcie_s10_gen3x16_adaptor.v
    wire [4:0]          app_msi_num_o;          // From altera_pcie_s10_gen3x16_adaptor_inst of altera_pcie_s10_gen3x16_adaptor.v
    wire [1:0]          app_msi_func_num_o;
    wire                app_msi_req_o;          // From altera_pcie_s10_gen3x16_adaptor_inst of altera_pcie_s10_gen3x16_adaptor.v
    wire [2:0]          app_msi_tc_o;           // From altera_pcie_s10_gen3x16_adaptor_inst of altera_pcie_s10_gen3x16_adaptor.v
    wire                app_xfer_pending_o;     // From altera_pcie_s10_gen3x16_adaptor_inst of altera_pcie_s10_gen3x16_adaptor.v
    wire                apps_pm_xmt_turnoff_o;  // From altera_pcie_s10_gen3x16_adaptor_inst of altera_pcie_s10_gen3x16_adaptor.v
    wire [31:0]         ceb_din_o;              // From altera_pcie_s10_gen3x16_adaptor_inst of altera_pcie_s10_gen3x16_adaptor.v
    wire                pld_core_ready_o;       // From altera_pcie_s10_gen3x16_adaptor_inst of altera_pcie_s10_gen3x16_adaptor.v
    wire                pld_warm_rst_rdy_o;     // From altera_pcie_s10_gen3x16_adaptor_inst of altera_pcie_s10_gen3x16_adaptor.v
    // wire [5:0]          rx_st_bar_range_int;    // From altera_pcie_s10_gen3x16_adaptor_inst of altera_pcie_s10_gen3x16_adaptor.v
    // wire [511:0]        rx_st_data_int;         // From altera_pcie_s10_gen3x16_adaptor_inst of altera_pcie_s10_gen3x16_adaptor.v
    // wire [5:0]          rx_st_empty_int;        // From altera_pcie_s10_gen3x16_adaptor_inst of altera_pcie_s10_gen3x16_adaptor.v
    // wire [1:0]          rx_st_eop_int;          // From altera_pcie_s10_gen3x16_adaptor_inst of altera_pcie_s10_gen3x16_adaptor.v
    // wire [63:0]         rx_st_parity_int;       // From altera_pcie_s10_gen3x16_adaptor_inst of altera_pcie_s10_gen3x16_adaptor.v
    wire                rx_st_ready_o;          // From altera_pcie_s10_gen3x16_adaptor_inst of altera_pcie_s10_gen3x16_adaptor.v
    wire [255:0]        tx_st_data_o;           // From altera_pcie_s10_gen3x16_adaptor_inst of altera_pcie_s10_gen3x16_adaptor.v
    wire                tx_st_eop_o;            // From altera_pcie_s10_gen3x16_adaptor_inst of altera_pcie_s10_gen3x16_adaptor.v
    wire [31:0]         tx_st_parity_o;         // From altera_pcie_s10_gen3x16_adaptor_inst of altera_pcie_s10_gen3x16_adaptor.v
    wire                tx_st_sop_o;            // From altera_pcie_s10_gen3x16_adaptor_inst of altera_pcie_s10_gen3x16_adaptor.v
    wire                tx_st_valid_o;          // From altera_pcie_s10_gen3x16_adaptor_inst of altera_pcie_s10_gen3x16_adaptor.v
    wire                tx_st_vf_active_o;
    wire                tx_st_err_o;          // From altera_pcie_s10_gen3x16_adaptor_inst of altera_pcie_s10_gen3x16_adaptor.v
    // End of automatics

    // wire                tx_st_ready_i;
    // wire                rx_st_sop_i;
    // wire                rx_st_eop_i;
    // wire [255:0]        rx_st_data_i;
    // wire [31:0]         rx_st_parity_i;
    // wire                rx_st_valid_i;
    // wire [2:0]          rx_st_bar_range_i;
    // wire [2:0]          rx_st_empty_i;

    // wire                serdes_pll_locked_i ; // from phy
    // wire                pld_clk_inuse_i ;
    // wire                link_up_i ;
    // wire [5:0]          ltssmstate_i ;
    // wire [1:0]          currentspeed_i ;
    // wire [4:0]          lane_act_i ;

    // wire                app_msi_ack_i;

    // wire [1:0]          tl_cfg_func_i;
    // wire [3:0]          tl_cfg_add_i;
    // wire [31:0]         tl_cfg_ctl_i;

    // wire                rx_par_err_i;
    // wire                tx_par_err_i;
    // wire                serr_out_i;
    // wire                reset_status_i;

    // wire                pm_linkst_in_l1_i;
    // wire                pm_linkst_in_l0s_i;
    // wire [2:0]          pm_state_i;
    // wire [2:0]          pm_dstate_i;
    // wire [10:0]         int_status_i;

    // wire [1:0]          tx_cdts_type_i;
    // wire                tx_data_cdts_consumed_i;
    // wire                tx_hdr_cdts_consumed_i;
    // wire [1:0]          tx_cdts_data_value_i;
    // wire [11:0]         tx_pd_cdts_i;
    // wire [11:0]         tx_npd_cdts_i;
    // wire [11:0]         tx_cpld_cdts_i;
    // wire [7:0]          tx_ph_cdts_i;
    // wire [7:0]          tx_nph_cdts_i;
    // wire [7:0]          tx_cplh_cdts_i;


    wire                 pld_clk250;
    wire                 iopll_locked;
    wire                 reset_status_o;
    wire                 clr_st_o;

    wire                                                     coreclkout_hip_wire;
    wire  [3:0]                                              reset_status_wire;
    wire                                                     clr_st_wire;
    wire                                                     link_req_rst_n_wire;
    wire                                                     rx_st_sop_wire;
    wire                                                     rx_st_eop_wire;
    wire   [255:0]                                           rx_st_data_wire;
    wire   [31:0]                                            rx_st_parity_wire;
    wire                                                     rx_st_valid_wire;
    wire   [2:0]                                             rx_st_bar_range_wire;
    wire   [2:0]                                             rx_st_empty_wire;
    wire                                                     rx_st_vf_active_wire;
    wire   [1:0]                                             rx_st_func_num_wire;
    wire   [10:0]                                            rx_st_vf_num_wire;
    wire                                                     tx_st_ready_wire;
    wire   [1:0]                                             tx_cdts_type_wire;
    wire                                                     tx_data_cdts_consumed_wire;
    wire                                                     tx_hdr_cdts_consumed_wire;
    wire                                                     tx_cdts_data_value_wire;
    wire   [11:0]                                            tx_pd_cdts_wire;
    // wire   [11:0]                                            tx_npd_cdts_wire;
    // wire   [11:0]                                            tx_cpld_cdts_wire;
    wire   [7:0]                                             tx_ph_cdts_wire;
    wire   [7:0]                                             tx_nph_cdts_wire;
    wire   [7:0]                                             tx_cplh_cdts_wire ;
    wire                                                     app_msi_ack_wire  ;
    wire   [10:0]                                            int_status_wire;
    wire   [1:0]                                             tl_cfg_func_wire;
    wire   [3:0]                                             tl_cfg_add_wire;
    wire   [31:0]                                            tl_cfg_ctl_wire;
    wire                                                     serr_out_wire;
    wire                                                     rx_par_err_wire;
    wire                                                     tx_par_err_wire;
    wire                                                     serdes_pll_locked_wire;
    wire                                                     pld_clk_inuse_wire;
    wire                                                     link_up_wire;
    wire   [5:0]                                             ltssmstate_wire;
    wire   [1:0]                                             currentspeed_wire ;
    wire   [4:0]                                             lane_act_wire    ;
    wire                                                     ceb_req_wire     ;
    wire   [11:0]                                            ceb_addr_wire   ;
    wire   [31:0]                                            ceb_dout_wire  ;
    wire   [3:0]                                             ceb_wr_wire        ;
    wire                                                     ceb_ack_wire   ;
    wire   [31:0]                                            ceb_din_wire   ;
    wire   [31:0]                                            ceb_cdm_convert_data_wire;
    wire   [1:0]                                             ceb_func_num_wire;
    wire                                                     ceb_vf_active_wire;
    wire   [10:0]                                            ceb_vf_num_wire;
    wire                                                     flr_vf_done_wire;
    wire   [3:0]                                             flr_pf_done_wire;
    wire   [total_pf_count_hwtcl-1:0]                        flr_pf_done_app_wire;
    wire   [1:0]                                             flr_vf_done_pf_num_wire;
    wire   [10:0]                                            flr_vf_done_vf_num_wire;
    wire                                                     flr_vf_set_wire;
    wire   [1:0]                                             flr_vf_set_pf_num_wire;
    wire   [10:0]                                            flr_vf_set_vf_num_wire;
    wire                                                     ctl_shdw_update_wire;


    wire                                                     pm_linkst_in_l1_wire  ;
    wire                                                     pm_linkst_in_l0s_wire ;
    wire   [2:0]                                             pm_state_wire         ;
    wire   [11:0]                                             pm_dstate_wire    ;


    wire                                                     link_req_rst_n_o;
    wire   [enable_512adapter_hwtcl? 1:0:0]                                             rx_st_sop_o;
    wire   [enable_512adapter_hwtcl? 1:0:0]                                             rx_st_eop_o;
    wire   [enable_512adapter_hwtcl? 511:255:0]                                           rx_st_data_o;
    wire   [enable_512adapter_hwtcl? 63:31:0]                                            rx_st_parity_o;
    wire   [enable_512adapter_hwtcl? 1:0:0]                                             rx_st_valid_o;
    wire   [enable_512adapter_hwtcl? 1:0:0]                                             rx_st_vf_active_o ;
    wire   [enable_512adapter_hwtcl? 3:1:0]                                             rx_st_func_num_o ;
    wire   [enable_512adapter_hwtcl? 21:10:0]                                            rx_st_vf_num_o ;

    wire   [enable_512adapter_hwtcl? 5:2:0]                                             rx_st_bar_range_o;
    wire   [enable_512adapter_hwtcl? 5:2:0]                                             rx_st_empty_o;
    wire                                                                                tx_st_ready_o;
    wire   [enable_512adapter_hwtcl? 3:1:0]                                             tx_cdts_type_o;
    wire   [enable_512adapter_hwtcl? 1:0:0]                                             tx_data_cdts_consumed_o;
    wire   [enable_512adapter_hwtcl? 1:0:0]                                             tx_hdr_cdts_consumed_o;
    wire   [enable_512adapter_hwtcl? 1:0:0]                                             tx_cdts_data_value_o;
    wire   [11:0]                                            tx_pd_cdts_o;
    // wire   [11:0]                                            tx_npd_cdts_o;
    // wire   [11:0]                                            tx_cpld_cdts_o;
    wire   [7:0]                                             tx_ph_cdts_o;
    wire   [7:0]                                             tx_nph_cdts_o;
    wire   [7:0]                                             tx_cplh_cdts_o ;
    wire                                                     app_msi_ack_o  ;
    wire   [10:0]                                            int_status_o;
    wire   [1:0]                                             tl_cfg_func_o;
    wire   [3:0]                                             tl_cfg_add_o;
    wire   [31:0]                                            tl_cfg_ctl_o;
    wire                                                     serr_out_o;
    wire                                                     rx_par_err_o;
    wire                                                     tx_par_err_o;
    wire                                                     serdes_pll_locked_o;
    wire                                                     pld_clk_inuse_o;
    wire                                                     link_up_o;
    wire   [5:0]                                             ltssmstate_o;
    wire   [1:0]                                             currentspeed_o ;
    wire   [4:0]                                             lane_act_o    ;
    wire                                                     ceb_req_o    ;
    wire                                                     ceb_ack_o   ;
    wire   [11:0]                                            ceb_addr_o   ;
    wire   [31:0]                                            ceb_dout_o  ;
    wire   [3:0]                                             ceb_wr_o        ;
    wire   [31:0]                                            ceb_cdm_convert_data_o;
    wire   [1:0]                                             ceb_func_num_o;
    wire                                                     pm_linkst_in_l1_o  ;
    wire                                                     pm_linkst_in_l0s_o ;
    wire   [2:0]                                             pm_state_o         ;
    wire   [2:0]                                             pm_dstate_o    ;

    wire                                                     cfg_wr_pf_wire   ;
    wire   [1:0]                                             cfg_wr_func_num_wire   ;
    wire   [1:0]                                             cfg_wr_byte_en_wire ;
    wire   [11:0]                                            cfg_wr_addr_wire ;
    wire   [15:0]                                            cfg_wr_data_wire ;
    wire   [1:0]                                             rcvd_cpl_ca_vf_wire          ;
    wire   [1:0]                                             rcvd_cpl_ur_vf_wire          ;
    wire   [1:0]                                             rcvd_cpl_poisoned_vf_wire    ;
    wire   [1:0]                                             rcvd_req_ca_vf_wire          ;
    wire   [1:0]                                             rcvd_req_ur_vf_wire          ;
    wire   [1:0]                                             rcvd_wreq_poisoned_vf_wire   ;
    wire   [21:0]                                            rcvd_err_vfi_wire            ;
    wire   [10:0]                                            xmt_err_vfi_wire             ;
    wire                                                     xmt_wreq_poisoned_vf_wire    ;
    wire                                                     xmt_cpl_ca_vf_wire           ;
    wire   [10:0]                                            cpl_timeout_vfi_wire         ;
    wire                                                     cpl_timeout_vf_wire          ;

    // VF Transaction pending interface
    wire   [10:0]                                            vf_trans_pending_status_vfi_wire;
    wire                                                     vf_trans_pending_status_update_wire;
    wire                                                     vf_trans_pending_status_wire;
    wire                                                     vf_trans_pending_status_update_ack_wire;

    wire                                                      sriov_trans_pending_vf_status_update;
    wire                                                      sriov_trans_pending_vf_status;
    wire   [10:0]                                             sriov_trans_pending_vf_status_vf_num;
    wire                                                      sriov_trans_pending_vf_status_update_ack;

    //FLR Pf interface
    wire [total_pf_count_hwtcl-1:0]                          flr_pf_active_wire;
    assign  testin_zero            =    1'b1;
    assign  tx_npd_cdts            =    12'h0;
    assign  tx_cpld_cdts           =    12'h0;


// SR-IOV Bridge
genvar i;
generate
    if (enable_sriov_hwtcl) begin :sriov
        altera_pcie_s10_sriov_bridge # (
			.DEVICE_FAMILY								(device_family								),
            .CDC_BYPASS                                 (!enable_512adapter_hwtcl                   ),
            .TOTAL_PF_COUNT                             (total_pf_count_hwtcl                       ),
            .TOTAL_PF_COUNT_WIDTH                       (total_pf_count_width_hwtcl                 ),
            .TOTAL_VF_COUNT                             (total_vf_count_hwtcl                       ),
            .TOTAL_VF_COUNT_WIDTH                       (total_vf_count_width_hwtcl                 ),
            .PF0_VF_COUNT                               (virtual_pf0_sriov_num_vf_non_ari           ),
            .PF1_VF_COUNT                               (virtual_pf1_sriov_num_vf_non_ari           ),
            .PF2_VF_COUNT                               (virtual_pf2_sriov_num_vf_non_ari           ),
            .PF3_VF_COUNT                               (virtual_pf3_sriov_num_vf_non_ari           ),
            .PF0_VF_DEVICE_ID                           (pf0_sriov_vf_device_id                     ),
            .PF1_VF_DEVICE_ID                           (pf1_sriov_vf_device_id                     ),
            .PF2_VF_DEVICE_ID                           (pf2_sriov_vf_device_id                     ),
            .PF3_VF_DEVICE_ID                           (pf3_sriov_vf_device_id                     ),
            .SYSTEM_PAGE_SIZES_SUPPORTED                (                                           ), //TODO
            .MSIX_CAP_BASE_ADDR                         (10'h02C                                    ), // Dword addresses
            .PCIE_CAP_BASE_ADDR                         (10'h01C                                    ), // Dword addresses
            .SR_IOV_CAP_BASE_ADDR                       (10'h06E                                    ), // Dword addresses
            .VF_MSIX_SUPPORT                            (1                                          ), // Always enabled; user can set table size to 1 to 'disable'
            .PF0_VF_MSIX_TBL_SIZE                       (pf0_pci_msix_table_size_vfcomm_cs2         ),
            .PF1_VF_MSIX_TBL_SIZE                       (pf1_pci_msix_table_size_vfcomm_cs2         ),
            .PF2_VF_MSIX_TBL_SIZE                       (pf2_pci_msix_table_size_vfcomm_cs2         ),
            .PF3_VF_MSIX_TBL_SIZE                       (pf3_pci_msix_table_size_vfcomm_cs2         ),
            .PF0_VF_MSIX_TBL_OFFSET                     (29'h600                                    ), // QW address!
            .PF1_VF_MSIX_TBL_OFFSET                     (29'h600                                    ), // QW address!
            .PF2_VF_MSIX_TBL_OFFSET                     (29'h600                                    ), // QW address!
            .PF3_VF_MSIX_TBL_OFFSET                     (29'h600                                    ), // QW address!
            .PF0_VF_MSIX_TBL_BIR                        (4                                          ),
            .PF1_VF_MSIX_TBL_BIR                        (4                                          ),
            .PF2_VF_MSIX_TBL_BIR                        (4                                          ),
            .PF3_VF_MSIX_TBL_BIR                        (4                                          ),
            .PF0_VF_MSIX_PBA_OFFSET                     (29'h400                                    ), // QW address!
            .PF1_VF_MSIX_PBA_OFFSET                     (29'h400                                    ), // QW address!
            .PF2_VF_MSIX_PBA_OFFSET                     (29'h400                                    ), // QW address!
            .PF3_VF_MSIX_PBA_OFFSET                     (29'h400                                    ), // QW address!
            .PF0_VF_MSIX_PBA_BIR                        (4                                          ),
            .PF1_VF_MSIX_PBA_BIR                        (4                                          ),
            .PF2_VF_MSIX_PBA_BIR                        (4                                          ),
            .PF3_VF_MSIX_PBA_BIR                        (4                                          ),
            .PF0_VF_TPH_SUPPORT                         (pf0_vf_tph_cap_enable_hwtcl                ),
            .PF1_VF_TPH_SUPPORT                         (pf1_vf_tph_cap_enable_hwtcl                ),
            .PF2_VF_TPH_SUPPORT                         (pf2_vf_tph_cap_enable_hwtcl                ),
            .PF3_VF_TPH_SUPPORT                         (pf3_vf_tph_cap_enable_hwtcl                ),
            .PF0_VF_TPH_INT_MODE_SUPPORT                (pf0_tph_req_cap_int_vec_vfcomm_cs2         == "enable"                 ? 1 : 0),
            .PF1_VF_TPH_INT_MODE_SUPPORT                (pf1_tph_req_cap_int_vec_vfcomm_cs2         == "enable"                 ? 1 : 0),
            .PF2_VF_TPH_INT_MODE_SUPPORT                (pf2_tph_req_cap_int_vec_vfcomm_cs2         == "enable"                 ? 1 : 0),
            .PF3_VF_TPH_INT_MODE_SUPPORT                (pf3_tph_req_cap_int_vec_vfcomm_cs2         == "enable"                 ? 1 : 0),
            .PF0_VF_TPH_DEV_SPECIFIC_MODE_SUPPORT       (pf0_tph_req_device_spec_vfcomm_cs2         == "enable"                 ? 1 : 0),
            .PF1_VF_TPH_DEV_SPECIFIC_MODE_SUPPORT       (pf1_tph_req_device_spec_vfcomm_cs2         == "enable"                 ? 1 : 0),
            .PF2_VF_TPH_DEV_SPECIFIC_MODE_SUPPORT       (pf2_tph_req_device_spec_vfcomm_cs2         == "enable"                 ? 1 : 0),
            .PF3_VF_TPH_DEV_SPECIFIC_MODE_SUPPORT       (pf3_tph_req_device_spec_vfcomm_cs2         == "enable"                 ? 1 : 0),
            .PF0_VF_TPH_ST_TABLE_LOCATION               (pf0_tph_req_cap_st_table_loc_1_vfcomm_cs2  == "pf0_in_msix_table_vf"   ? 1 : 0),
            .PF1_VF_TPH_ST_TABLE_LOCATION               (pf1_tph_req_cap_st_table_loc_1_vfcomm_cs2  == "pf0_in_msix_table_vf"   ? 1 : 0),
            .PF2_VF_TPH_ST_TABLE_LOCATION               (pf2_tph_req_cap_st_table_loc_1_vfcomm_cs2  == "pf0_in_msix_table_vf"   ? 1 : 0),
            .PF3_VF_TPH_ST_TABLE_LOCATION               (pf3_tph_req_cap_st_table_loc_1_vfcomm_cs2  == "pf0_in_msix_table_vf"   ? 1 : 0),
            .PF0_VF_TPH_ST_TABLE_SIZE                   (pf0_tph_req_cap_st_table_size_vfcomm_cs2   ),
            .PF1_VF_TPH_ST_TABLE_SIZE                   (pf1_tph_req_cap_st_table_size_vfcomm_cs2   ),
            .PF2_VF_TPH_ST_TABLE_SIZE                   (pf2_tph_req_cap_st_table_size_vfcomm_cs2   ),
            .PF3_VF_TPH_ST_TABLE_SIZE                   (pf3_tph_req_cap_st_table_size_vfcomm_cs2   ),
            .PF0_VF_ATS_SUPPORT                         (pf0_vf_ats_cap_enable_hwtcl                ),
            .PF1_VF_ATS_SUPPORT                         (pf1_vf_ats_cap_enable_hwtcl                ),
            .PF2_VF_ATS_SUPPORT                         (pf2_vf_ats_cap_enable_hwtcl                ),
            .PF3_VF_ATS_SUPPORT                         (pf3_vf_ats_cap_enable_hwtcl                )
        ) sriov_bridge (
            .clock_250mhz                               (coreclkout_hip                             ),
            .clock_500mhz                               (coreclkout_hip_wire                        ),
            .rstn_250mhz                                (~reset_status                              ),
            .rstn_500mhz                                (~reset_status_wire[1]                      ),
            .power_on_reset_n                           (~reset_status                              ),
            .ceb_req                                    (ceb_req_wire                               ),
            .ceb_ack                                    (ceb_ack_wire                               ), // Output
            .ceb_addr                                   (ceb_addr_wire                              ),
            .ceb_pf_num                                 (ceb_func_num_wire                          ),
            .ceb_vf_num                                 (ceb_vf_num_wire                            ),
            .ceb_vf_active                              (ceb_vf_active_wire                         ),
            .ceb_dout                                   (ceb_dout_wire                              ),
            .ceb_wr                                     (ceb_wr_wire                                ),
            .ceb_din                                    (ceb_din_wire                               ), // Output
            .ceb_convert_pfdata                         (ceb_cdm_convert_data_wire                  ), // Output
            .cfg_wr_pf                                  (cfg_wr_pf_wire                             ),
            .cfg_wr_addr                                (cfg_wr_addr_wire                           ),
            .cfg_wr_data                                (cfg_wr_data_wire                           ),
            .cfg_wr_byte_en                             (cfg_wr_byte_en_wire                        ),
            .cfg_wr_func_num                            (cfg_wr_func_num_wire                       ),
            .flr_rcvd_vf                                (flr_rcvd_vf                                ),
            .flr_rcvd_pf_num                            (flr_rcvd_pf_num                            ),
            .flr_rcvd_vf_num                            (flr_rcvd_vf_num                            ),
            .flr_completed_vf                           (flr_completed_vf                           ),
            .flr_completed_pf_num                       (flr_completed_pf_num                       ),
            .flr_completed_vf_num                       (flr_completed_vf_num                       ),
            .flr_completed_pf                           (flr_pf_done                                ),
            .flr_pf_done_app                            (flr_pf_done_app_wire                       ),
            .flr_vf_set_hip                             (flr_vf_set_wire                            ),
            .flr_vf_set_pf_num_hip                      (flr_vf_set_pf_num_wire                     ),
            .flr_vf_set_vf_num_hip                      (flr_vf_set_vf_num_wire                     ),
            .flr_vf_done_hip                            (flr_vf_done_wire                           ),
            .flr_vf_done_pf_num_hip                     (flr_vf_done_pf_num_wire                    ),
            .flr_vf_done_vf_num_hip                     (flr_vf_done_vf_num_wire                    ),
            .flr_pf_done_hip                            (flr_pf_done_wire                           ),
            .rcvd_wrreq_poisoned_vf                     (rcvd_wreq_poisoned_vf_wire                 ),
            .rcvd_cpl_poisoned_vf                       (rcvd_cpl_poisoned_vf_wire                  ),
            .rcvd_req_ur_vf                             (rcvd_req_ur_vf_wire                        ),
            .rcvd_req_ca_vf                             (rcvd_req_ca_vf_wire                        ),
            .rcvd_cpl_ur_vf                             (rcvd_cpl_ur_vf_wire                        ),
            .rcvd_cpl_ca_vf                             (rcvd_cpl_ca_vf_wire                        ),
            .rcvd_err_vfi                               (rcvd_err_vfi_wire                          ),
            .xmt_cpl_ca_vf                              (xmt_cpl_ca_vf_wire                         ),
            .xmt_wreq_poisoned_vf                       (xmt_wreq_poisoned_vf_wire                  ),
            .xmt_err_vfi                                (xmt_err_vfi_wire                           ),
            .cpl_timeout_vf                             (cpl_timeout_vf_wire                        ),
            .cpl_timeout_vfi                            (cpl_timeout_vfi_wire                       ),
            .vf_trans_pending_status_update             (sriov_trans_pending_vf_status_update        ),
            .vf_trans_pending_status                    (sriov_trans_pending_vf_status               ),
            .vf_trans_pending_status_vfi                (sriov_trans_pending_vf_status_vf_num           ),
            .vf_trans_pending_status_update_ack         (sriov_trans_pending_vf_status_update_ack    ),
            .ctl_shdw_update                            (ctl_shdw_update_wire                       ),
            .ctl_shdw_pf_num                            (ctl_shdw_pf_num                            ),
            .ctl_shdw_vf_num                            (ctl_shdw_vf_num                            ),
            .ctl_shdw_vf_active                         (ctl_shdw_vf_active                         ),
            .ctl_shdw_cfg                               (ctl_shdw_cfg                               ),
            .ctl_shdw_req_all                           (ctl_shdw_req_all                           )
        );
        assign ctl_shdw_update      = ctl_shdw_update_wire & ctl_shdw_vf_active;
	      assign flr_pf_active = flr_pf_active_wire;



/// Instantiate Pending VF status reset interception module
altera_pcie_s10_cfg_vf_pend_reset #
  (
	 .DEVICE_FAMILY(device_family),
     .VF_COUNT_WIDTH(total_vf_count_width_hwtcl),
     .VF_COUNT(total_vf_count_hwtcl),
     .PF_COUNT_WIDTH(2),
     .PF_COUNT(total_pf_count_hwtcl),
     .PF0_VF_COUNT(virtual_pf0_sriov_num_vf_non_ari),
     .PF1_VF_COUNT(virtual_pf1_sriov_num_vf_non_ari),
     .PF2_VF_COUNT(virtual_pf2_sriov_num_vf_non_ari),
     .PF3_VF_COUNT(virtual_pf3_sriov_num_vf_non_ari),
     .CDC_BYPASS(!enable_512adapter_hwtcl)
   )
   sriov_vf_pend_reset
  (
     .Clk_i(coreclkout_hip_wire),
     .Rstn_i(~reset_status_wire[1]),
     .Clk250_i(coreclkout_hip),
     .Rstn250_i(~reset_status),
     .tx_st_valid_i(enable_512adapter_hwtcl? tx_st_valid_o    : tx_st_valid),
     .tx_st_sop_i(enable_512adapter_hwtcl? tx_st_sop_o    : tx_st_sop),
     .tx_st_data_i(enable_512adapter_hwtcl? tx_st_data_o    : tx_st_data),
     .tx_st_vf_active_i(enable_512adapter_hwtcl? tx_st_vf_active_o    : tx_st_vf_active),
     .rx_st_valid_i(rx_st_valid_wire),
     .rx_st_data_i(rx_st_data_wire),
     .rx_st_sop_i(rx_st_sop_wire),
     .rx_st_vf_num_i(rx_st_vf_num_wire),
     .rx_st_pf_num_i(rx_st_func_num_wire),
   	 .hip_trans_pending_vf_status_update_i(vf_trans_pending_status_update_wire),
   	 .hip_trans_pending_vf_status_i(vf_trans_pending_status_wire),
     .hip_trans_pending_vf_status_vf_num_i(vf_trans_pending_status_vfi_wire),
     .hip_trans_pending_vf_status_update_ack_o(vf_trans_pending_status_update_ack_wire),
     .sriov_trans_pending_vf_status_update_o(sriov_trans_pending_vf_status_update),
     .sriov_trans_pending_vf_status_o(sriov_trans_pending_vf_status),
     .sriov_trans_pending_vf_status_vf_num_o(sriov_trans_pending_vf_status_vf_num),
     .sriov_trans_pending_vf_status_update_ack_i(sriov_trans_pending_vf_status_update_ack),
     .compl_timeout_i(cpl_timeout_vf_wire),
     .compl_timeout_vf_index_i(cpl_timeout_vfi_wire),
     /// FLR is from SRIOV Bridge slow clock domain, need to sync when CDC is on
    .flr_rcvd_vf_i(flr_rcvd_vf), 
    .flr_rcvd_pf_num_i(flr_rcvd_pf_num), 
    .flr_rcvd_vf_num_i(flr_rcvd_vf_num), 
    /// pf_flr_active is from fast clock donmain
    .pf_flr_active_i(flr_pf_active_wire) 
  );

    end
    else begin : non_sriov
        assign ctl_shdw_update      = ctl_shdw_vf_active;
        if (enable_512adapter_hwtcl) begin
          for (i=0; i < total_pf_count_hwtcl; i=i+1) begin:pf_act_sync
            altera_std_synchronizer_nocut flr_pf_active_sync (.clk (pld_clk250), .reset_n (clr_st_o), .din (flr_pf_active_wire[i]), .dout (flr_pf_active[i]) );
          end
          for (i=0; i < total_pf_count_hwtcl; i=i+1) begin:pf_done_sync
            altera_std_synchronizer_nocut flr_pf_done_sync (.clk (coreclkout_hip_wire), .reset_n (reset_status_wire[3]), .din (flr_pf_done[i]), .dout (flr_pf_done_wire[i]) );
          end
		  for (i=total_pf_count_hwtcl; i < 4; i=i+1) begin: pf_done_sync_drive_unused_wire
			assign flr_pf_done_wire[i] = 1'b0;
          end		  
        end
        else begin
          assign flr_pf_done_wire = flr_pf_done;
          assign flr_pf_active = flr_pf_active_wire;
        end
    end
endgenerate

generate

  if (enable_512adapter_hwtcl == 1) begin

   wire             npor_sync_clk250;
   wire             reset_status_250;
   wire [1:0]       adap_reset;
   reg [3:0]        reset_status_250_reg = 4'hF /*synthesis preserve*/  /* synthesis dont_merge */;
   reg [1:0]        reset_status_reg = 2'b11 /*synthesis preserve*/  /* synthesis dont_merge */;
   reg              reset_status_adap_reg = 1'b1 /*synthesis preserve*/  /* synthesis dont_merge */;
    altera_pcie_s10_reset_delay_sync #(
      .WIDTH_RST              (1),
      .NODENAME               ("npor_sync_250_altera_pcie_s10_reset_delay_sync")
   ) npor_sync_250_altera_pcie_s10_reset_delay_sync(
         .clk   (pld_clk250),
      .rst_n       (npor),
      .srst_n      (npor_sync_clk250)
    );

   altera_std_synchronizer_nocut #(.rst_value (1)) reset_status_250sync (.clk (pld_clk250), .reset_n (iopll_locked), .din (reset_status_wire[3]), .dout (reset_status_250) );


   always @ (posedge pld_clk250) begin
     if (reset_status_250) begin
       reset_status_250_reg <= 4'hF;
       reset_status_adap_reg <= 1'b1;
       reset_status_reg[1:0] <= 2'b11;       
     end
     else begin
       reset_status_250_reg  <= {reset_status_250_reg[2:0],reset_status_250};
       reset_status_adap_reg <= |adap_reset;
       reset_status_reg[0]      <= |reset_status_250_reg;
       reset_status_reg[1]      <= |reset_status_250_reg;
     end  
   end
   assign adap_reset = reset_status_250_reg[1:0];
   assign reset_status_o = reset_status_reg[0];
   assign clr_st_o = reset_status_reg[1];

    altera_ep_g3x16_avst512_io_pll_s10 altera_avst512_iopll (
		.outclk_0      (pld_clk250),
		.refclk        (coreclkout_hip_wire),
		.rst           (~pin_perst),
        .locked        (iopll_locked),
        .permit_cal    (serdes_pll_locked_wire)
	);
    
    altera_pcie_s10_gen3x16_adapter #(
		.DEVICE_FAMILY		(device_family),
        .pld_tx_parity_ena   (pld_tx_parity_ena),
        .pld_rx_parity_ena   (pld_rx_parity_ena),
        .enable_sriov_hwtcl   (enable_sriov_hwtcl)

    ) altera_pcie_s10_gen3x16_adapter_inst (
                                            // Outputs
        .app_err_hdr_o                                 (app_err_hdr_o),
        .app_err_info_o                                (app_err_info_o),
        .app_err_valid_o                               (app_err_valid_o),
        .app_err_func_num_o                            (app_err_func_num_o),
        .app_init_rst_o                                (app_init_rst_o),
        .app_int_sts_o                                 (app_int_sts_o),
        .app_msi_func_num_o                            (app_msi_func_num_o),
        .app_msi_num_o                                 (app_msi_num_o),
        .app_msi_req_o                                 (app_msi_req_o),
        .app_msi_tc_o                                  (app_msi_tc_o),
        .app_xfer_pending_o                            (app_xfer_pending_o),
        .apps_pm_xmt_turnoff_o                         (apps_pm_xmt_turnoff_o),
        .ceb_ack_o                                     (ceb_ack_o),
        .ceb_addr_o                                    (ceb_addr_o),
        .ceb_din_o                                     (ceb_din_o),
        .ceb_cdm_convert_data_o                        (ceb_cdm_convert_data_o),
        .ceb_dout_o                                    (ceb_dout_o),
        .ceb_req_o                                     (ceb_req_o),
        .ceb_wr_o                                      (ceb_wr_o),
        .currentspeed_o                                (currentspeed_o),
        .int_status_o                                  (int_status_o),
        .lane_act_o                                    (lane_act_o),
        .link_req_rst_n_o                              (link_req_rst_n_o),
        .link_up_o                                     (link_up_o),
        .ltssmstate_o                                  (ltssmstate_o),
        .msi_ack_o                                     (app_msi_ack_o),
        .pld_clk_inuse_o                               (pld_clk_inuse_o),
        .pld_core_ready_o                              (pld_core_ready_o),
        .pld_warm_rst_rdy_o                            (pld_warm_rst_rdy_o),
        .pm_dstate_o                                   (pm_dstate_o),
        .pm_linkst_in_l0s_o                            (pm_linkst_in_l0s_o),
        .pm_linkst_in_l1_o                             (pm_linkst_in_l1_o),
        .pm_state_o                                    (pm_state_o),
        .rx_par_err_o                                  (rx_par_err_o),
        .rx_st_bar_range_o                             (rx_st_bar_range_o),
        .rx_st_data_o                                  (rx_st_data_o),
        .rx_st_empty_o                                 (rx_st_empty_o),
        .rx_st_eop_o                                   (rx_st_eop_o),
        .rx_st_parity_o                                (rx_st_parity_o),
        .rx_st_ready_o                                 (rx_st_ready_o),
        .rx_st_sop_o                                   (rx_st_sop_o),
        .rx_st_valid_o                                 (rx_st_valid_o),
        .rx_st_vf_active_o                             (rx_st_vf_active_o),
        .rx_st_func_num_o                              (rx_st_func_num_o),
        .rx_st_vf_num_o                                (rx_st_vf_num_o),
        .serdes_pll_locked_o                           (serdes_pll_locked_o),
        .serr_out_o                                    (serr_out_o),
        .tl_cfg_add_o                                  (tl_cfg_add_o),
        .tl_cfg_ctl_o                                  (tl_cfg_ctl_o),
        .tl_cfg_func_o                                 (tl_cfg_func_o),
        .tx_cdts_data_value_o                          (tx_cdts_data_value_o),
        .tx_cdts_type_o                                (tx_cdts_type_o),
        .tx_cplh_cdts_o                                (tx_cplh_cdts_o),
        .tx_data_cdts_consumed_o                       (tx_data_cdts_consumed_o),
        .tx_hdr_cdts_consumed_o                        (tx_hdr_cdts_consumed_o),
        .tx_nph_cdts_o                                 (tx_nph_cdts_o),
        .tx_par_err_o                                  (tx_par_err_o),
        .tx_pd_cdts_o                                  (tx_pd_cdts_o),
        .tx_ph_cdts_o                                  (tx_ph_cdts_o),
        .tx_st_data_o                                  (tx_st_data_o),
        .tx_st_eop_o                                   (tx_st_eop_o),
        .tx_st_parity_o                                (tx_st_parity_o),
        .tx_st_ready_o                                 (tx_st_ready_o),
        .tx_st_sop_o                                   (tx_st_sop_o),
        .tx_st_err_o                                   (tx_st_err_o),
        .tx_st_valid_o                                 (tx_st_valid_o),
        .tx_st_vf_active_o                             (tx_st_vf_active_o),
        // Inputs
        .app_err_hdr_i                                 (app_err_hdr),
        .app_err_info_i                                (app_err_info),
        .app_err_valid_i                               (app_err_valid),
        .app_err_func_num_i                            (app_err_func_num),
        .app_init_rst_i                                (app_init_rst),
        .app_int_sts_i                                 (app_int_sts),
        .app_msi_func_num_i                            (app_msi_func_num),
        .app_msi_num_i                                 (app_msi_num),
        .app_msi_req_i                                 (app_msi_req),
        .app_msi_tc_i                                  (app_msi_tc),
        .app_xfer_pending_i                            (app_xfer_pending),
        .apps_pm_xmt_turnoff_i                         (apps_pm_xmt_turnoff),
        .ceb_ack_i                                     (ceb_ack),
        .ceb_addr_i                                    (ceb_addr_wire),
        .ceb_din_i                                     (ceb_din),
        .ceb_cdm_convert_data_i                        (ceb_cdm_convert_data),
        .ceb_dout_i                                    (ceb_dout_wire),
        .ceb_req_i                                     (ceb_req_wire),
        .ceb_wr_i                                      (ceb_wr_wire),
        .clk250                                        (pld_clk250),
        .clk500                                        (coreclkout_hip_wire),
        .currentspeed_i                                (currentspeed_wire),
        .int_status_i                                  (int_status_wire),
        .lane_act_i                                    (lane_act_wire),
        .link_req_rst_n_i                              (link_req_rst_n_wire),
        .link_up_i                                     (link_up_wire),
        .ltssmstate_i                                  (ltssmstate_wire),
        .msi_ack_i                                     (app_msi_ack_wire),
        .pld_clk_inuse_i                               (pld_clk_inuse_wire),
        .pld_core_ready_i                              (pld_core_ready),
        .pld_warm_rst_rdy_i                            (pld_warm_rst_rdy),
        .pm_dstate_i                                   (pm_dstate_wire[2:0]),
        .pm_linkst_in_l0s_i                            (pm_linkst_in_l0s_wire),
        .pm_linkst_in_l1_i                             (pm_linkst_in_l1_wire),
        .pm_state_i                                    (pm_state_wire),
        .reset_status_i                                (reset_status_wire[2:1]),
        .reset_status_i_250                            (reset_status_adap_reg),
        .usr_rst_clk250                                (reset_status_reg[1]),
        .rst_n                                         (pin_perst),
        .rst_n_clk250                                  (iopll_locked),
        .rx_par_err_i                                  (rx_par_err_wire),
        .rx_st_bar_range_i                             (rx_st_bar_range_wire),
        .rx_st_data_i                                  (rx_st_data_wire),
        .rx_st_empty_i                                 (rx_st_empty_wire),
        .rx_st_eop_i                                   (rx_st_eop_wire),
        .rx_st_parity_i                                (rx_st_parity_wire),
        .rx_st_ready_i                                 (rx_st_ready),
        .rx_st_sop_i                                   (rx_st_sop_wire),
        .rx_st_valid_i                                 (rx_st_valid_wire),
        .rx_st_vf_active_i                             (rx_st_vf_active_wire),
        .rx_st_func_num_i                              (rx_st_func_num_wire),
        .rx_st_vf_num_i                                (rx_st_vf_num_wire),
        .serdes_pll_locked_i                           (serdes_pll_locked_wire),
        .serr_out_i                                    (serr_out_wire),
        .tl_cfg_add_i                                  (tl_cfg_add_wire),
        .tl_cfg_ctl_i                                  (tl_cfg_ctl_wire),
        .tl_cfg_func_i                                 (tl_cfg_func_wire),
        .tx_cdts_data_value_i                          (tx_cdts_data_value_wire),
        .tx_cdts_type_i                                (tx_cdts_type_wire),
        .tx_cplh_cdts_i                                (tx_cplh_cdts_wire),
        .tx_data_cdts_consumed_i                       (tx_data_cdts_consumed_wire),
        .tx_hdr_cdts_consumed_i                        (tx_hdr_cdts_consumed_wire),
        .tx_nph_cdts_i                                 (tx_nph_cdts_wire),
        .tx_par_err_i                                  (tx_par_err_wire),
        .tx_pd_cdts_i                                  (tx_pd_cdts_wire),
        .tx_ph_cdts_i                                  (tx_ph_cdts_wire),
        .tx_st_data_i                                  (tx_st_data),
        .tx_st_eop_i                                   (tx_st_eop),
        .tx_st_err_i                                   (tx_st_err),
        .tx_st_parity_i                                (tx_st_parity),
        .tx_st_ready_i                                 (tx_st_ready_wire),
        .tx_st_sop_i                                   (tx_st_sop),
        .tx_st_valid_i                                 (tx_st_valid),
        .tx_st_vf_active_i                             (tx_st_vf_active));

  end
endgenerate

  assign  coreclkout_hip         =    enable_512adapter_hwtcl? pld_clk250                : coreclkout_hip_wire    ;
  assign  reset_status           =    enable_512adapter_hwtcl? reset_status_o            : reset_status_wire[3] ;
  assign  clr_st                 =    enable_512adapter_hwtcl? clr_st_o                  : clr_st_wire ;
  assign  link_req_rst_n         =    enable_512adapter_hwtcl? link_req_rst_n_o          : link_req_rst_n_wire      ;
  assign  rx_st_sop              =    enable_512adapter_hwtcl? rx_st_sop_o               : rx_st_sop_wire                     ;
  assign  rx_st_eop              =    enable_512adapter_hwtcl? rx_st_eop_o               : rx_st_eop_wire                     ;
  assign  rx_st_data             =    enable_512adapter_hwtcl? rx_st_data_o              : rx_st_data_wire                   ;
  assign  rx_st_parity           =    enable_512adapter_hwtcl? rx_st_parity_o            : rx_st_parity_wire                  ;
  assign  rx_st_valid            =    enable_512adapter_hwtcl? rx_st_valid_o             : rx_st_valid_wire                  ;
  assign  rx_st_vf_active        =    enable_512adapter_hwtcl? rx_st_vf_active_o         : rx_st_vf_active_wire                 ;
  assign  rx_st_func_num         =    enable_512adapter_hwtcl? rx_st_func_num_o          : rx_st_func_num_wire                  ;
  assign  rx_st_vf_num           =    enable_512adapter_hwtcl? rx_st_vf_num_o            : rx_st_vf_num_wire                   ;
  assign  rx_st_bar_range        =    enable_512adapter_hwtcl? rx_st_bar_range_o         : rx_st_bar_range_wire               ;
  assign  rx_st_empty            =    enable_512adapter_hwtcl? rx_st_empty_o             : rx_st_empty_wire                  ;
  assign  tx_st_ready            =    enable_512adapter_hwtcl? tx_st_ready_o             : tx_st_ready_wire               ;
  assign  tx_cdts_type           =    enable_512adapter_hwtcl? tx_cdts_type_o            : tx_cdts_type_wire                  ;
  assign  tx_data_cdts_consumed  =    enable_512adapter_hwtcl? tx_data_cdts_consumed_o   : tx_data_cdts_consumed_wire          ;
  assign  tx_hdr_cdts_consumed   =    enable_512adapter_hwtcl? tx_hdr_cdts_consumed_o    : tx_hdr_cdts_consumed_wire          ;
  assign  tx_cdts_data_value     =    enable_512adapter_hwtcl? tx_cdts_data_value_o      : tx_cdts_data_value_wire          ;
  assign  tx_pd_cdts             =    enable_512adapter_hwtcl? tx_pd_cdts_o              : tx_pd_cdts_wire                    ;
  assign  tx_ph_cdts             =    enable_512adapter_hwtcl? tx_ph_cdts_o              : tx_ph_cdts_wire                    ;
  assign  tx_nph_cdts            =    enable_512adapter_hwtcl? tx_nph_cdts_o             : tx_nph_cdts_wire                   ;
  assign  tx_cplh_cdts           =    enable_512adapter_hwtcl? tx_cplh_cdts_o            : tx_cplh_cdts_wire                  ;
  assign  app_msi_ack            =    enable_512adapter_hwtcl? app_msi_ack_o             : app_msi_ack_wire                 ;
  assign  int_status             =    enable_512adapter_hwtcl? int_status_o              : int_status_wire                  ;
  assign  tl_cfg_func            =    enable_512adapter_hwtcl? tl_cfg_func_o             : tl_cfg_func_wire     ;
  assign  tl_cfg_add[3:0]        =    enable_512adapter_hwtcl? tl_cfg_add_o              : tl_cfg_add_wire      ;
  assign  tl_cfg_ctl             =    enable_512adapter_hwtcl? tl_cfg_ctl_o              : tl_cfg_ctl_wire      ;
  assign  serr_out               =    enable_512adapter_hwtcl? serr_out_o                : serr_out_wire           ;
  assign  rx_par_err             =    enable_512adapter_hwtcl? rx_par_err_o              : rx_par_err_wire;
  assign  tx_par_err             =    enable_512adapter_hwtcl? tx_par_err_o              : tx_par_err_wire;
  assign  serdes_pll_locked      =    enable_512adapter_hwtcl? serdes_pll_locked_o       : serdes_pll_locked_wire       ;
  assign  pld_clk_inuse          =    enable_512adapter_hwtcl? pld_clk_inuse_o           : pld_clk_inuse_wire           ;
  assign  link_up                =    enable_512adapter_hwtcl? link_up_o                 : link_up_wire                 ;
  assign  ltssmstate             =    enable_512adapter_hwtcl? ltssmstate_o              : ltssmstate_wire              ;
  assign  currentspeed           =    enable_512adapter_hwtcl? currentspeed_o            : currentspeed_wire            ;
  assign  lane_act               =    enable_512adapter_hwtcl? lane_act_o                : lane_act_wire                ;
  assign  ceb_req                =    enable_512adapter_hwtcl? ceb_req_o                 : ceb_req_wire                        ;
  assign  ceb_addr               =    enable_512adapter_hwtcl? ceb_addr_o                : ceb_addr_wire                      ;
  assign  ceb_dout               =    enable_512adapter_hwtcl? ceb_dout_o                : ceb_dout_wire                      ;
  assign  ceb_wr                 =    enable_512adapter_hwtcl? ceb_wr_o                  : ceb_wr_wire                       ;
  assign  ceb_func_num           =    enable_512adapter_hwtcl? ceb_func_num_o            : ceb_func_num_wire;
  assign  pm_linkst_in_l1        =    enable_512adapter_hwtcl? pm_linkst_in_l1_o         : pm_linkst_in_l1_wire   ;
  assign  pm_linkst_in_l0s       =    enable_512adapter_hwtcl? pm_linkst_in_l0s_o        : pm_linkst_in_l0s_wire   ;
  assign  pm_state               =    enable_512adapter_hwtcl? pm_state_o                : pm_state_wire                   ;
  assign  pm_dstate              =    enable_512adapter_hwtcl? pm_dstate_o               : pm_dstate_wire[2:0]      ;


  assign derr_cor_ext_rpl   = 1'b0;
  assign derr_rpl           = 1'b0;
  assign derr_cor_ext_rcv   = 1'b0;
  assign derr_uncor_ext_rcv = 1'b0;
  assign int_status_common  = 3'b0;
  assign ceb_func_num_o     = 2'h0;

altera_pcie_s10_hip_ast_pipen1b_2020_4sfhkta # (
	   .DEVICE_FAMILY																							(  device_family																						 ),
       .adp_bypass                                                                                              (  adp_bypass                                                                                            ) ,
       .aux_warm_reset_ctl                                                                                      (  aux_warm_reset_ctl                                                                                    ) ,
       .cdts_intf_sel                                                                                           (  cdts_intf_sel                                                                                         ) ,
       .cfg_blk_crs_en                                                                                          (  cfg_blk_crs_en                                                                                        ) ,
       .cfg_dbi_pf0_table_size                                                                                  (  cfg_dbi_pf0_table_size                                                                                ) ,
       .cfg_dbi_pf1_start_addr                                                                                  (  cfg_dbi_pf1_start_addr                                                                                ) ,
       .cfg_dbi_pf1_table_size                                                                                  (  cfg_dbi_pf1_table_size                                                                                ) ,
       .cfg_dbi_pf2_start_addr                                                                                  (  cfg_dbi_pf2_start_addr                                                                                ) ,
       .cfg_dbi_pf2_table_size                                                                                  (  cfg_dbi_pf2_table_size                                                                                ) ,
       .cfg_dbi_pf3_start_addr                                                                                  (  cfg_dbi_pf3_start_addr                                                                                ) ,
       .cfg_dbi_pf3_table_size                                                                                  (  cfg_dbi_pf3_table_size                                                                                ) ,
       .cfg_g3_pset_coeff_0                                                                                     (  cfg_g3_pset_coeff_0                                                                                   ) ,
       .cfg_g3_pset_coeff_1                                                                                     (  cfg_g3_pset_coeff_1                                                                                   ) ,
       .cfg_g3_pset_coeff_10                                                                                    (  cfg_g3_pset_coeff_10                                                                                  ) ,
       .cfg_g3_pset_coeff_2                                                                                     (  cfg_g3_pset_coeff_2                                                                                   ) ,
       .cfg_g3_pset_coeff_3                                                                                     (  cfg_g3_pset_coeff_3                                                                                   ) ,
       .cfg_g3_pset_coeff_4                                                                                     (  cfg_g3_pset_coeff_4                                                                                   ) ,
       .cfg_g3_pset_coeff_5                                                                                     (  cfg_g3_pset_coeff_5                                                                                   ) ,
       .cfg_g3_pset_coeff_6                                                                                     (  cfg_g3_pset_coeff_6                                                                                   ) ,
       .cfg_g3_pset_coeff_7                                                                                     (  cfg_g3_pset_coeff_7                                                                                   ) ,
       .cfg_g3_pset_coeff_8                                                                                     (  cfg_g3_pset_coeff_8                                                                                   ) ,
       .cfg_g3_pset_coeff_9                                                                                     (  cfg_g3_pset_coeff_9                                                                                   ) ,
       .clkmod_gen3_hclk_div_sel                                                                                (  clkmod_gen3_hclk_div_sel                                                                              ) ,
       .clkmod_gen3_hclk_source_sel                                                                             (  clkmod_gen3_hclk_source_sel                                                                           ) ,
       .clkmod_hip_clk_dis                                                                                      (  clkmod_hip_clk_dis                                                                                    ) ,
       .clkmod_pclk_sel                                                                                         (  clkmod_pclk_sel                                                                                       ) ,
       .clkmod_pld_clk_out_sel                                                                                  (  clkmod_pld_clk_out_sel                                                                                ) ,
       .clkmod_pld_clk_out_sel_2x                                                                               (  clkmod_pld_clk_out_sel_2x                                                                             ) ,
       .clock_ctl_rsvd_3                                                                                        (  clock_ctl_rsvd_3                                                                                      ) ,
       .clock_ctl_rsvd_5                                                                                        (  clock_ctl_rsvd_5                                                                                      ) ,
       .clrhip_not_rst_sticky                                                                                   (  clrhip_not_rst_sticky                                                                                 ) ,
       .crs_override                                                                                            (  crs_override                                                                                          ) ,
       .crs_override_value                                                                                      (  crs_override_value                                                                                    ) ,
       .cvp_blocking_dis                                                                                        (  cvp_blocking_dis                                                                                      ) ,
       .cvp_clk_sel                                                                                             (  cvp_clk_sel                                                                                           ) ,
       .cvp_data_compressed                                                                                     (  cvp_data_compressed                                                                                   ) ,
       .cvp_data_encrypted                                                                                      (  cvp_data_encrypted                                                                                    ) ,
       .cvp_extra                                                                                               (  cvp_extra                                                                                             ) ,
       .cvp_hard_reset_bypass                                                                                   (  cvp_hard_reset_bypass                                                                                 ) ,
       .cvp_hip_clk_sel_default                                                                                 (  cvp_hip_clk_sel_default                                                                               ) ,
       .cvp_intf_reset_ctl                                                                                      (  cvp_intf_reset_ctl                                                                                    ) ,
       .cvp_irq_en                                                                                              (  cvp_irq_en                                                                                            ) ,
       .cvp_jtag0                                                                                               (  lcl_int_cvp_jtag0                                                                                     ) ,
       .cvp_jtag1                                                                                               (  lcl_int_cvp_jtag1                                                                                     ) ,
       .cvp_jtag2                                                                                               (  lcl_int_cvp_jtag2                                                                                     ) ,
       .cvp_jtag3                                                                                               (  lcl_int_cvp_jtag3                                                                                     ) ,
       .cvp_mode_default                                                                                        (  cvp_mode_default                                                                                      ) ,
       .cvp_mode_gating_dis                                                                                     (  cvp_mode_gating_dis                                                                                   ) ,
       .cvp_rate_sel                                                                                            (  cvp_rate_sel                                                                                          ) ,
       .cvp_user_id                                                                                             (  cvp_user_id                                                                                           ) ,
       .cvp_vsec_id                                                                                             (  cvp_vsec_id                                                                                           ) ,
       .cvp_vsec_rev                                                                                            (  cvp_vsec_rev                                                                                          ) ,
       .cvp_warm_rst_ready_force_bit0                                                                           (  cvp_warm_rst_ready_force_bit0                                                                         ) ,
       .cvp_warm_rst_ready_force_bit1                                                                           (  cvp_warm_rst_ready_force_bit1                                                                         ) ,
       .cvp_warm_rst_req_ena                                                                                    (  cvp_warm_rst_req_ena                                                                                  ) ,
       .cvp_write_mask_ctl                                                                                      (  cvp_write_mask_ctl                                                                                    ) ,
       .device_type                                                                                             (  device_type                                                                                           ) ,
       .ecc_chk_val                                                                                             (  (ALTPCIE_S10_HIP_AST_HWTCL_SIM_ONLY == 1)? "false" : ecc_chk_val                                      ) ,
       .ecc_gen_val                                                                                             (  ecc_gen_val                                                                                           ) ,
       .eco_flops                                                                                               (  eco_flops                                                                                             ) ,
       .eqctrl_adp_ctle                                                                                         (  eqctrl_adp_ctle                                                                                       ) ,
       .eqctrl_ctle_val                                                                                         (  eqctrl_ctle_val                                                                                       ) ,
       .eqctrl_dir_mode_en                                                                                      (  eqctrl_dir_mode_en                                                                                    ) ,
       .eqctrl_fom_mode_en                                                                                      (  eqctrl_fom_mode_en                                                                                    ) ,
       .eqctrl_legacy_mode_en                                                                                   (  eqctrl_legacy_mode_en                                                                                 ) ,
       .eqctrl_num_fom_cycles                                                                                   (  eqctrl_num_fom_cycles                                                                                 ) ,
       .eqctrl_use_dsp_rxpreset                                                                                 (  eqctrl_use_dsp_rxpreset                                                                               ) ,
       .func_mode                                                                                               (  func_mode                                                                                             ) ,
       .gpio_irq                                                                                                (  gpio_irq                                                                                              ) ,
       .hip_pcs_chnl_en                                                                                         (  hip_pcs_chnl_en                                                                                       ) ,
       .hrc_chnl_cal_done_active                                                                                (  hrc_chnl_cal_done_active                                                                              ) ,
       .hrc_chnl_en                                                                                             (  hrc_chnl_en                                                                                           ) ,
       .hrc_chnl_txpll_master_cgb_rst_en                                                                        (  hrc_chnl_txpll_master_cgb_rst_en                                                                      ) ,
       .hrc_chnl_txpll_rst_en                                                                                   (  hrc_chnl_txpll_rst_en                                                                                 ) ,
       .hrc_en_pcs_fifo_err                                                                                     (  hrc_en_pcs_fifo_err                                                                                   ) ,
       .hrc_force_inactive_rst                                                                                  (  hrc_force_inactive_rst                                                                                ) ,
       .hrc_fref_clk_active                                                                                     (  hrc_fref_clk_active                                                                                   ) ,
       .hrc_mask_tx_pll_lock_active                                                                             (  hrc_mask_tx_pll_lock_active                                                                           ) ,
       .hrc_mcgb_rst_mask                                                                                       (  hrc_mcgb_rst_mask                                                                                     ) ,
       .hrc_pll_cal_done_active                                                                                 (  hrc_pll_cal_done_active                                                                               ) ,
       .hrc_pll_perst_en                                                                                        (  hrc_pll_perst_en                                                                                      ) ,
       .hrc_pma_perst_en                                                                                        (  hrc_pma_perst_en                                                                                      ) ,
       .hrc_pwrup_seq_mask                                                                                      (  hrc_pwrup_seq_mask                                                                                    ) ,
       .hrc_rst_asrt_seq_en                                                                                     (  hrc_rst_asrt_seq_en                                                                                   ) ,
       .hrc_rstctl_1ms                                                                                          (  (ALTPCIE_S10_HIP_AST_HWTCL_SIM_ONLY == 1) ? 20'b0 : hrc_rstctl_1ms                                    ) ,
       .hrc_rstctl_1us                                                                                          (  (ALTPCIE_S10_HIP_AST_HWTCL_SIM_ONLY == 1) ? 20'b0 : hrc_rstctl_1us                                    ) ,
       .hrc_rstctl_timer_type_a                                                                                 (  hrc_rstctl_timer_type_a                                                                               ) ,
       .hrc_rstctl_timer_type_f                                                                                 (  hrc_rstctl_timer_type_f                                                                               ) ,
       .hrc_rstctl_timer_type_g                                                                                 (  (ALTPCIE_S10_HIP_AST_HWTCL_SIM_ONLY == 1) ? "fref_cyc_g" : hrc_rstctl_timer_type_g                    ) ,
       .hrc_rstctl_timer_type_h                                                                                 (  hrc_rstctl_timer_type_h                                                                               ) ,
       .hrc_rstctl_timer_type_i                                                                                 (  hrc_rstctl_timer_type_i                                                                               ) ,
       .hrc_rstctl_timer_type_j                                                                                 (  hrc_rstctl_timer_type_j                                                                               ) ,
       .hrc_rstctl_timer_value_a                                                                                (  hrc_rstctl_timer_value_a                                                                              ) ,
       .hrc_rstctl_timer_value_f                                                                                (  hrc_rstctl_timer_value_f                                                                              ) ,
       .hrc_rstctl_timer_value_g                                                                                (  (ALTPCIE_S10_HIP_AST_HWTCL_SIM_ONLY == 1) ? 8'ha : hrc_rstctl_timer_value_g                           ) ,
       .hrc_rstctl_timer_value_h                                                                                (  hrc_rstctl_timer_value_h                                                                              ) ,
       .hrc_rstctl_timer_value_i                                                                                (  hrc_rstctl_timer_value_i                                                                              ) ,
       .hrc_rstctl_timer_value_j                                                                                (  hrc_rstctl_timer_value_j                                                                              ) ,
       .hrc_rx_pcs_rst_n_active                                                                                 (  hrc_rx_pcs_rst_n_active                                                                               ) ,
       .hrc_rx_pll_lock_active                                                                                  (  hrc_rx_pll_lock_active                                                                                ) ,
       .hrc_rx_pma_rstb_active                                                                                  (  hrc_rx_pma_rstb_active                                                                                ) ,
       .hrc_rx_seq_en                                                                                           (  hrc_rx_seq_en                                                                                         ) ,
       .hrc_rx_seq_sel                                                                                          (  hrc_rx_seq_sel                                                                                        ) ,
       .hrc_soft_rstctrl_clr                                                                                    (  hrc_soft_rstctrl_clr                                                                                  ) ,
       .hrc_soft_rstctrl_en                                                                                     (  hrc_soft_rstctrl_en                                                                                   ) ,
       .hrc_spd_change_value                                                                                    (  hrc_spd_change_value                                                                                  ) ,
       .hrc_tx_lc_pll_rstb_active                                                                               (  hrc_tx_lc_pll_rstb_active                                                                             ) ,
       .hrc_tx_lcff_pll_lock_active                                                                             (  hrc_tx_lcff_pll_lock_active                                                                           ) ,
       .hrc_tx_pcs_rst_n_active                                                                                 (  hrc_tx_pcs_rst_n_active                                                                               ) ,
       .hrc_tx_seq_en                                                                                           (  hrc_tx_seq_en                                                                                         ) ,
       .irq_misc_ctrl                                                                                           (  irq_misc_ctrl                                                                                         ) ,
       .k_phy_misc_ctrl_rsvd_0_5                                                                                (  (ALTPCIE_S10_HIP_AST_HWTCL_SIM_ONLY == 1)? 6'h0 : k_phy_misc_ctrl_rsvd_0_5                            ) ,
       .k_phy_misc_ctrl_rsvd_13_15                                                                              (  k_phy_misc_ctrl_rsvd_13_15                                                                            ) ,
       .pf0_ack_n_fts                                                                                           (  pf0_ack_n_fts                                                                                         ) ,
       .pf0_adv_err_int_msg_num                                                                                 (  pf0_adv_err_int_msg_num                                                                               ) ,
       .pf0_aer_cap_aer_ext_cap_hdr_off_addr_byte2                                                              (  pf0_aer_cap_aer_ext_cap_hdr_off_addr_byte2                                                            ) ,
       .pf0_aer_cap_aer_ext_cap_hdr_off_addr_byte3                                                              (  pf0_aer_cap_aer_ext_cap_hdr_off_addr_byte3                                                            ) ,
       .pf0_aer_cap_root_err_status_off_addr_byte0                                                              (  pf0_aer_cap_root_err_status_off_addr_byte0                                                            ) ,
       .pf0_aer_cap_version                                                                                     (  pf0_aer_cap_version                                                                                   ) ,
       .pf0_aer_next_offset                                                                                     (  pf0_aer_next_offset                                                                                   ) ,
       .pf0_ari_cap_ari_base_addr_byte2                                                                         (  pf0_ari_cap_ari_base_addr_byte2                                                                       ) ,
       .pf0_ari_cap_ari_base_addr_byte3                                                                         (  pf0_ari_cap_ari_base_addr_byte3                                                                       ) ,
       .pf0_ari_cap_version                                                                                     (  pf0_ari_cap_version                                                                                   ) ,
       .pf0_ari_next_offset                                                                                     (  pf0_ari_next_offset                                                                                   ) ,
       .pf0_ats_cap_ats_cap_hdr_reg_addr_byte2                                                                  (  pf0_ats_cap_ats_cap_hdr_reg_addr_byte2                                                                ) ,
       .pf0_ats_cap_ats_cap_hdr_reg_addr_byte3                                                                  (  pf0_ats_cap_ats_cap_hdr_reg_addr_byte3                                                                ) ,
       .pf0_ats_cap_ats_capabilities_ctrl_reg_addr_byte0                                                        (  pf0_ats_cap_ats_capabilities_ctrl_reg_addr_byte0                                                      ) ,
       .pf0_ats_cap_version                                                                                     (  pf0_ats_cap_version                                                                                   ) ,
       .pf0_ats_capabilities_ctrl_reg_rsvdp_7                                                                   (  pf0_ats_capabilities_ctrl_reg_rsvdp_7                                                                 ) ,
       .pf0_ats_next_offset                                                                                     (  pf0_ats_next_offset                                                                                   ) ,
       .pf0_auto_lane_flip_ctrl_en                                                                              (  pf0_auto_lane_flip_ctrl_en                                                                            ) ,
       .pf0_aux_clk_freq                                                                                        (  pf0_aux_clk_freq                                                                                      ) ,
       .pf0_aux_clk_freq_off_rsvdp_10                                                                           (  pf0_aux_clk_freq_off_rsvdp_10                                                                         ) ,
       .pf0_aux_curr                                                                                            (  pf0_aux_curr                                                                                          ) ,
       .pf0_bar0_mem_io                                                                                         (  pf0_bar0_mem_io                                                                                       ) ,
       .pf0_bar0_prefetch                                                                                       (  pf0_bar0_prefetch                                                                                     ) ,
       .pf0_bar0_start                                                                                          (  pf0_bar0_start                                                                                        ) ,
       .pf0_bar0_type                                                                                           (  pf0_bar0_type                                                                                         ) ,
       .pf0_bar1_mem_io                                                                                         (  pf0_bar1_mem_io                                                                                       ) ,
       .pf0_bar1_prefetch                                                                                       (  pf0_bar1_prefetch                                                                                     ) ,
       .pf0_bar1_start                                                                                          (  pf0_bar1_start                                                                                        ) ,
       .pf0_bar1_type                                                                                           (  pf0_bar1_type                                                                                         ) ,
       .pf0_bar2_mem_io                                                                                         (  pf0_bar2_mem_io                                                                                       ) ,
       .pf0_bar2_prefetch                                                                                       (  pf0_bar2_prefetch                                                                                     ) ,
       .pf0_bar2_start                                                                                          (  pf0_bar2_start                                                                                        ) ,
       .pf0_bar2_type                                                                                           (  pf0_bar2_type                                                                                         ) ,
       .pf0_bar3_mem_io                                                                                         (  pf0_bar3_mem_io                                                                                       ) ,
       .pf0_bar3_prefetch                                                                                       (  pf0_bar3_prefetch                                                                                     ) ,
       .pf0_bar3_start                                                                                          (  pf0_bar3_start                                                                                        ) ,
       .pf0_bar3_type                                                                                           (  pf0_bar3_type                                                                                         ) ,
       .pf0_bar4_mem_io                                                                                         (  pf0_bar4_mem_io                                                                                       ) ,
       .pf0_bar4_prefetch                                                                                       (  pf0_bar4_prefetch                                                                                     ) ,
       .pf0_bar4_start                                                                                          (  pf0_bar4_start                                                                                        ) ,
       .pf0_bar4_type                                                                                           (  pf0_bar4_type                                                                                         ) ,
       .pf0_bar5_mem_io                                                                                         (  pf0_bar5_mem_io                                                                                       ) ,
       .pf0_bar5_prefetch                                                                                       (  pf0_bar5_prefetch                                                                                     ) ,
       .pf0_bar5_start                                                                                          (  pf0_bar5_start                                                                                        ) ,
       .pf0_bar5_type                                                                                           (  pf0_bar5_type                                                                                         ) ,
       .pf0_base_class_code                                                                                     (  pf0_base_class_code                                                                                   ) ,
       .pf0_cap_id_nxt_ptr_reg_rsvdp_20                                                                         (  pf0_cap_id_nxt_ptr_reg_rsvdp_20                                                                       ) ,
       .pf0_cap_pointer                                                                                         (  pf0_cap_pointer                                                                                       ) ,
       .pf0_cardbus_cis_pointer                                                                                 (  lcl_int_pf0_cardbus_cis_pointer                                                                       ) ,
       .pf0_common_clk_n_fts                                                                                    (  pf0_common_clk_n_fts                                                                                  ) ,
       .pf0_con_status_reg_rsvdp_2                                                                              (  pf0_con_status_reg_rsvdp_2                                                                            ) ,
       .pf0_con_status_reg_rsvdp_4                                                                              (  pf0_con_status_reg_rsvdp_4                                                                            ) ,
       .pf0_config_phy_tx_change                                                                                (  pf0_config_phy_tx_change                                                                              ) ,
       .pf0_config_tx_comp_rx                                                                                   (  pf0_config_tx_comp_rx                                                                                 ) ,
       .pf0_cross_link_active                                                                                   (  pf0_cross_link_active                                                                                 ) ,
       .pf0_cross_link_en                                                                                       (  pf0_cross_link_en                                                                                     ) ,
       .pf0_d1_support                                                                                          (  pf0_d1_support                                                                                        ) ,
       .pf0_d2_support                                                                                          (  pf0_d2_support                                                                                        ) ,
       .pf0_dbi_reserved_0                                                                                      (  pf0_dbi_reserved_0                                                                                    ) ,
       .pf0_dbi_reserved_1                                                                                      (  pf0_dbi_reserved_1                                                                                    ) ,
       .pf0_dbi_reserved_10                                                                                     (  pf0_dbi_reserved_10                                                                                   ) ,
       .pf0_dbi_reserved_11                                                                                     (  pf0_dbi_reserved_11                                                                                   ) ,
       .pf0_dbi_reserved_12                                                                                     (  pf0_dbi_reserved_12                                                                                   ) ,
       .pf0_dbi_reserved_13                                                                                     (  pf0_dbi_reserved_13                                                                                   ) ,
       .pf0_dbi_reserved_14                                                                                     (  pf0_dbi_reserved_14                                                                                   ) ,
       .pf0_dbi_reserved_15                                                                                     (  pf0_dbi_reserved_15                                                                                   ) ,
       .pf0_dbi_reserved_16                                                                                     (  pf0_dbi_reserved_16                                                                                   ) ,
       .pf0_dbi_reserved_17                                                                                     (  pf0_dbi_reserved_17                                                                                   ) ,
       .pf0_dbi_reserved_18                                                                                     (  pf0_dbi_reserved_18                                                                                   ) ,
       .pf0_dbi_reserved_19                                                                                     (  pf0_dbi_reserved_19                                                                                   ) ,
       .pf0_dbi_reserved_2                                                                                      (  pf0_dbi_reserved_2                                                                                    ) ,
       .pf0_dbi_reserved_20                                                                                     (  pf0_dbi_reserved_20                                                                                   ) ,
       .pf0_dbi_reserved_21                                                                                     (  pf0_dbi_reserved_21                                                                                   ) ,
       .pf0_dbi_reserved_22                                                                                     (  pf0_dbi_reserved_22                                                                                   ) ,
       .pf0_dbi_reserved_23                                                                                     (  pf0_dbi_reserved_23                                                                                   ) ,
       .pf0_dbi_reserved_24                                                                                     (  pf0_dbi_reserved_24                                                                                   ) ,
       .pf0_dbi_reserved_25                                                                                     (  pf0_dbi_reserved_25                                                                                   ) ,
       .pf0_dbi_reserved_26                                                                                     (  pf0_dbi_reserved_26                                                                                   ) ,
       .pf0_dbi_reserved_27                                                                                     (  pf0_dbi_reserved_27                                                                                   ) ,
       .pf0_dbi_reserved_28                                                                                     (  pf0_dbi_reserved_28                                                                                   ) ,
       .pf0_dbi_reserved_29                                                                                     (  pf0_dbi_reserved_29                                                                                   ) ,
       .pf0_dbi_reserved_3                                                                                      (  pf0_dbi_reserved_3                                                                                    ) ,
       .pf0_dbi_reserved_30                                                                                     (  pf0_dbi_reserved_30                                                                                   ) ,
       .pf0_dbi_reserved_31                                                                                     (  pf0_dbi_reserved_31                                                                                   ) ,
       .pf0_dbi_reserved_32                                                                                     (  pf0_dbi_reserved_32                                                                                   ) ,
       .pf0_dbi_reserved_33                                                                                     (  pf0_dbi_reserved_33                                                                                   ) ,
       .pf0_dbi_reserved_34                                                                                     (  pf0_dbi_reserved_34                                                                                   ) ,
       .pf0_dbi_reserved_35                                                                                     (  pf0_dbi_reserved_35                                                                                   ) ,
       .pf0_dbi_reserved_36                                                                                     (  pf0_dbi_reserved_36                                                                                   ) ,
       .pf0_dbi_reserved_37                                                                                     (  pf0_dbi_reserved_37                                                                                   ) ,
       .pf0_dbi_reserved_38                                                                                     (  pf0_dbi_reserved_38                                                                                   ) ,
       .pf0_dbi_reserved_39                                                                                     (  pf0_dbi_reserved_39                                                                                   ) ,
       .pf0_dbi_reserved_4                                                                                      (  pf0_dbi_reserved_4                                                                                    ) ,
       .pf0_dbi_reserved_40                                                                                     (  pf0_dbi_reserved_40                                                                                   ) ,
       .pf0_dbi_reserved_41                                                                                     (  pf0_dbi_reserved_41                                                                                   ) ,
       .pf0_dbi_reserved_42                                                                                     (  pf0_dbi_reserved_42                                                                                   ) ,
       .pf0_dbi_reserved_43                                                                                     (  pf0_dbi_reserved_43                                                                                   ) ,
       .pf0_dbi_reserved_44                                                                                     (  pf0_dbi_reserved_44                                                                                   ) ,
       .pf0_dbi_reserved_45                                                                                     (  pf0_dbi_reserved_45                                                                                   ) ,
       .pf0_dbi_reserved_46                                                                                     (  pf0_dbi_reserved_46                                                                                   ) ,
       .pf0_dbi_reserved_47                                                                                     (  pf0_dbi_reserved_47                                                                                   ) ,
       .pf0_dbi_reserved_48                                                                                     (  pf0_dbi_reserved_48                                                                                   ) ,
       .pf0_dbi_reserved_49                                                                                     (  pf0_dbi_reserved_49                                                                                   ) ,
       .pf0_dbi_reserved_5                                                                                      (  pf0_dbi_reserved_5                                                                                    ) ,
       .pf0_dbi_reserved_50                                                                                     (  pf0_dbi_reserved_50                                                                                   ) ,
       .pf0_dbi_reserved_51                                                                                     (  pf0_dbi_reserved_51                                                                                   ) ,
       .pf0_dbi_reserved_52                                                                                     (  pf0_dbi_reserved_52                                                                                   ) ,
       .pf0_dbi_reserved_53                                                                                     (  pf0_dbi_reserved_53                                                                                   ) ,
       .pf0_dbi_reserved_54                                                                                     (  pf0_dbi_reserved_54                                                                                   ) ,
       .pf0_dbi_reserved_55                                                                                     (  pf0_dbi_reserved_55                                                                                   ) ,
       .pf0_dbi_reserved_56                                                                                     (  pf0_dbi_reserved_56                                                                                   ) ,
       .pf0_dbi_reserved_57                                                                                     (  pf0_dbi_reserved_57                                                                                   ) ,
       .pf0_dbi_reserved_6                                                                                      (  pf0_dbi_reserved_6                                                                                    ) ,
       .pf0_dbi_reserved_7                                                                                      (  pf0_dbi_reserved_7                                                                                    ) ,
       .pf0_dbi_reserved_8                                                                                      (  pf0_dbi_reserved_8                                                                                    ) ,
       .pf0_dbi_reserved_9                                                                                      (  pf0_dbi_reserved_9                                                                                    ) ,
       .pf0_dbi_ro_wr_en                                                                                        (  pf0_dbi_ro_wr_en                                                                                      ) ,
       .pf0_device_capabilities_reg_rsvdp_12                                                                    (  pf0_device_capabilities_reg_rsvdp_12                                                                  ) ,
       .pf0_device_capabilities_reg_rsvdp_16                                                                    (  pf0_device_capabilities_reg_rsvdp_16                                                                  ) ,
       .pf0_device_capabilities_reg_rsvdp_29                                                                    (  pf0_device_capabilities_reg_rsvdp_29                                                                  ) ,
       .pf0_direct_speed_change                                                                                 (  pf0_direct_speed_change                                                                               ) ,
       .pf0_disable_fc_wd_timer                                                                                 (  pf0_disable_fc_wd_timer                                                                               ) ,
       .pf0_disable_scrambler_gen_3                                                                             (  pf0_disable_scrambler_gen_3                                                                           ) ,
       .pf0_dll_link_en                                                                                         (  pf0_dll_link_en                                                                                       ) ,
       .pf0_dsi                                                                                                 (  pf0_dsi                                                                                               ) ,
       .pf0_dsp_rx_preset_hint0                                                                                 (  pf0_dsp_rx_preset_hint0                                                                               ) ,
       .pf0_dsp_rx_preset_hint1                                                                                 (  pf0_dsp_rx_preset_hint1                                                                               ) ,
       .pf0_dsp_rx_preset_hint10                                                                                (  pf0_dsp_rx_preset_hint10                                                                              ) ,
       .pf0_dsp_rx_preset_hint11                                                                                (  pf0_dsp_rx_preset_hint11                                                                              ) ,
       .pf0_dsp_rx_preset_hint12                                                                                (  pf0_dsp_rx_preset_hint12                                                                              ) ,
       .pf0_dsp_rx_preset_hint13                                                                                (  pf0_dsp_rx_preset_hint13                                                                              ) ,
       .pf0_dsp_rx_preset_hint14                                                                                (  pf0_dsp_rx_preset_hint14                                                                              ) ,
       .pf0_dsp_rx_preset_hint15                                                                                (  pf0_dsp_rx_preset_hint15                                                                              ) ,
       .pf0_dsp_rx_preset_hint2                                                                                 (  pf0_dsp_rx_preset_hint2                                                                               ) ,
       .pf0_dsp_rx_preset_hint3                                                                                 (  pf0_dsp_rx_preset_hint3                                                                               ) ,
       .pf0_dsp_rx_preset_hint4                                                                                 (  pf0_dsp_rx_preset_hint4                                                                               ) ,
       .pf0_dsp_rx_preset_hint5                                                                                 (  pf0_dsp_rx_preset_hint5                                                                               ) ,
       .pf0_dsp_rx_preset_hint6                                                                                 (  pf0_dsp_rx_preset_hint6                                                                               ) ,
       .pf0_dsp_rx_preset_hint7                                                                                 (  pf0_dsp_rx_preset_hint7                                                                               ) ,
       .pf0_dsp_rx_preset_hint8                                                                                 (  pf0_dsp_rx_preset_hint8                                                                               ) ,
       .pf0_dsp_rx_preset_hint9                                                                                 (  pf0_dsp_rx_preset_hint9                                                                               ) ,
       .pf0_dsp_tx_preset0                                                                                      (  pf0_dsp_tx_preset0                                                                                    ) ,
       .pf0_dsp_tx_preset1                                                                                      (  pf0_dsp_tx_preset1                                                                                    ) ,
       .pf0_dsp_tx_preset10                                                                                     (  pf0_dsp_tx_preset10                                                                                   ) ,
       .pf0_dsp_tx_preset11                                                                                     (  pf0_dsp_tx_preset11                                                                                   ) ,
       .pf0_dsp_tx_preset12                                                                                     (  pf0_dsp_tx_preset12                                                                                   ) ,
       .pf0_dsp_tx_preset13                                                                                     (  pf0_dsp_tx_preset13                                                                                   ) ,
       .pf0_dsp_tx_preset14                                                                                     (  pf0_dsp_tx_preset14                                                                                   ) ,
       .pf0_dsp_tx_preset15                                                                                     (  pf0_dsp_tx_preset15                                                                                   ) ,
       .pf0_dsp_tx_preset2                                                                                      (  pf0_dsp_tx_preset2                                                                                    ) ,
       .pf0_dsp_tx_preset3                                                                                      (  pf0_dsp_tx_preset3                                                                                    ) ,
       .pf0_dsp_tx_preset4                                                                                      (  pf0_dsp_tx_preset4                                                                                    ) ,
       .pf0_dsp_tx_preset5                                                                                      (  pf0_dsp_tx_preset5                                                                                    ) ,
       .pf0_dsp_tx_preset6                                                                                      (  pf0_dsp_tx_preset6                                                                                    ) ,
       .pf0_dsp_tx_preset7                                                                                      (  pf0_dsp_tx_preset7                                                                                    ) ,
       .pf0_dsp_tx_preset8                                                                                      (  pf0_dsp_tx_preset8                                                                                    ) ,
       .pf0_dsp_tx_preset9                                                                                      (  pf0_dsp_tx_preset9                                                                                    ) ,
       .pf0_eidle_timer                                                                                         (  pf0_eidle_timer                                                                                       ) ,
       .pf0_eq_eieos_cnt                                                                                        (  pf0_eq_eieos_cnt                                                                                      ) ,
       .pf0_eq_phase_2_3                                                                                        (  pf0_eq_phase_2_3                                                                                      ) ,
       .pf0_eq_redo                                                                                             (  pf0_eq_redo                                                                                           ) ,
       .pf0_exp_rom_bar_mask_reg_rsvdp_1                                                                        (  pf0_exp_rom_bar_mask_reg_rsvdp_1                                                                      ) ,
       .pf0_exp_rom_base_addr_reg_rsvdp_1                                                                       (  pf0_exp_rom_base_addr_reg_rsvdp_1                                                                     ) ,
       .pf0_fast_link_mode                                                                                      (  pf0_fast_link_mode                                                                                    ) ,
       .pf0_fast_training_seq                                                                                   (  pf0_fast_training_seq                                                                                 ) ,
       .pf0_forward_user_vsec                                                                                   (  pf0_forward_user_vsec                                                                                 ) ,
       .pf0_gen1_ei_inference                                                                                   (  pf0_gen1_ei_inference                                                                                 ) ,
       .pf0_gen2_ctrl_off_rsvdp_22                                                                              (  pf0_gen2_ctrl_off_rsvdp_22                                                                            ) ,
       .pf0_gen3_dc_balance_disable                                                                             (  pf0_gen3_dc_balance_disable                                                                           ) ,
       .pf0_gen3_dllp_xmt_delay_disable                                                                         (  pf0_gen3_dllp_xmt_delay_disable                                                                       ) ,
       .pf0_gen3_eq_control_off_rsvdp_26                                                                        (  pf0_gen3_eq_control_off_rsvdp_26                                                                      ) ,
       .pf0_gen3_eq_control_off_rsvdp_6                                                                         (  pf0_gen3_eq_control_off_rsvdp_6                                                                       ) ,
       .pf0_gen3_eq_eval_2ms_disable                                                                            (  pf0_gen3_eq_eval_2ms_disable                                                                          ) ,
       .pf0_gen3_eq_fb_mode                                                                                     (  pf0_gen3_eq_fb_mode                                                                                   ) ,
       .pf0_gen3_eq_fb_mode_dir_change_off_rsvdp_18                                                             (  pf0_gen3_eq_fb_mode_dir_change_off_rsvdp_18                                                           ) ,
       .pf0_gen3_eq_fmdc_max_post_cusror_delta                                                                  (  pf0_gen3_eq_fmdc_max_post_cusror_delta                                                                ) ,
       .pf0_gen3_eq_fmdc_max_pre_cusror_delta                                                                   (  pf0_gen3_eq_fmdc_max_pre_cusror_delta                                                                 ) ,
       .pf0_gen3_eq_fmdc_n_evals                                                                                (  pf0_gen3_eq_fmdc_n_evals                                                                              ) ,
       .pf0_gen3_eq_fmdc_t_min_phase23                                                                          (  pf0_gen3_eq_fmdc_t_min_phase23                                                                        ) ,
       .pf0_gen3_eq_fom_inc_initial_eval                                                                        (  pf0_gen3_eq_fom_inc_initial_eval                                                                      ) ,
       .pf0_gen3_eq_local_fs                                                                                    (  pf0_gen3_eq_local_fs                                                                                  ) ,
       .pf0_gen3_eq_local_fs_lf_off_rsvdp_12                                                                    (  pf0_gen3_eq_local_fs_lf_off_rsvdp_12                                                                  ) ,
       .pf0_gen3_eq_local_lf                                                                                    (  pf0_gen3_eq_local_lf                                                                                  ) ,
       .pf0_gen3_eq_phase23_exit_mode                                                                           (  pf0_gen3_eq_phase23_exit_mode                                                                         ) ,
       .pf0_gen3_eq_pset_req_as_coef                                                                            (  pf0_gen3_eq_pset_req_as_coef                                                                          ) ,
       .pf0_gen3_eq_pset_req_vec                                                                                (  pf0_gen3_eq_pset_req_vec                                                                              ) ,
       .pf0_gen3_equalization_disable                                                                           (  pf0_gen3_equalization_disable                                                                         ) ,
       .pf0_gen3_related_off_rsvdp_1                                                                            (  pf0_gen3_related_off_rsvdp_1                                                                          ) ,
       .pf0_gen3_related_off_rsvdp_13                                                                           (  pf0_gen3_related_off_rsvdp_13                                                                         ) ,
       .pf0_gen3_related_off_rsvdp_19                                                                           (  pf0_gen3_related_off_rsvdp_19                                                                         ) ,
       .pf0_gen3_zrxdc_noncompl                                                                                 (  pf0_gen3_zrxdc_noncompl                                                                               ) ,
       .pf0_global_inval_spprtd                                                                                 (  pf0_global_inval_spprtd                                                                               ) ,
       .pf0_header_type                                                                                         (  pf0_header_type                                                                                       ) ,
       .pf0_int_pin                                                                                             (  pf0_int_pin                                                                                           ) ,
       .pf0_invalidate_q_depth                                                                                  (  pf0_invalidate_q_depth                                                                                ) ,
       .pf0_lane_equalization_control01_reg_rsvdp_15                                                            (  pf0_lane_equalization_control01_reg_rsvdp_15                                                          ) ,
       .pf0_lane_equalization_control01_reg_rsvdp_23                                                            (  pf0_lane_equalization_control01_reg_rsvdp_23                                                          ) ,
       .pf0_lane_equalization_control01_reg_rsvdp_31                                                            (  pf0_lane_equalization_control01_reg_rsvdp_31                                                          ) ,
       .pf0_lane_equalization_control01_reg_rsvdp_7                                                             (  pf0_lane_equalization_control01_reg_rsvdp_7                                                           ) ,
       .pf0_lane_equalization_control1011_reg_rsvdp_15                                                          (  pf0_lane_equalization_control1011_reg_rsvdp_15                                                        ) ,
       .pf0_lane_equalization_control1011_reg_rsvdp_23                                                          (  pf0_lane_equalization_control1011_reg_rsvdp_23                                                        ) ,
       .pf0_lane_equalization_control1011_reg_rsvdp_31                                                          (  pf0_lane_equalization_control1011_reg_rsvdp_31                                                        ) ,
       .pf0_lane_equalization_control1011_reg_rsvdp_7                                                           (  pf0_lane_equalization_control1011_reg_rsvdp_7                                                         ) ,
       .pf0_lane_equalization_control1213_reg_rsvdp_15                                                          (  pf0_lane_equalization_control1213_reg_rsvdp_15                                                        ) ,
       .pf0_lane_equalization_control1213_reg_rsvdp_23                                                          (  pf0_lane_equalization_control1213_reg_rsvdp_23                                                        ) ,
       .pf0_lane_equalization_control1213_reg_rsvdp_31                                                          (  pf0_lane_equalization_control1213_reg_rsvdp_31                                                        ) ,
       .pf0_lane_equalization_control1213_reg_rsvdp_7                                                           (  pf0_lane_equalization_control1213_reg_rsvdp_7                                                         ) ,
       .pf0_lane_equalization_control1415_reg_rsvdp_15                                                          (  pf0_lane_equalization_control1415_reg_rsvdp_15                                                        ) ,
       .pf0_lane_equalization_control1415_reg_rsvdp_23                                                          (  pf0_lane_equalization_control1415_reg_rsvdp_23                                                        ) ,
       .pf0_lane_equalization_control1415_reg_rsvdp_31                                                          (  pf0_lane_equalization_control1415_reg_rsvdp_31                                                        ) ,
       .pf0_lane_equalization_control1415_reg_rsvdp_7                                                           (  pf0_lane_equalization_control1415_reg_rsvdp_7                                                         ) ,
       .pf0_lane_equalization_control23_reg_rsvdp_15                                                            (  pf0_lane_equalization_control23_reg_rsvdp_15                                                          ) ,
       .pf0_lane_equalization_control23_reg_rsvdp_23                                                            (  pf0_lane_equalization_control23_reg_rsvdp_23                                                          ) ,
       .pf0_lane_equalization_control23_reg_rsvdp_31                                                            (  pf0_lane_equalization_control23_reg_rsvdp_31                                                          ) ,
       .pf0_lane_equalization_control23_reg_rsvdp_7                                                             (  pf0_lane_equalization_control23_reg_rsvdp_7                                                           ) ,
       .pf0_lane_equalization_control45_reg_rsvdp_15                                                            (  pf0_lane_equalization_control45_reg_rsvdp_15                                                          ) ,
       .pf0_lane_equalization_control45_reg_rsvdp_23                                                            (  pf0_lane_equalization_control45_reg_rsvdp_23                                                          ) ,
       .pf0_lane_equalization_control45_reg_rsvdp_31                                                            (  pf0_lane_equalization_control45_reg_rsvdp_31                                                          ) ,
       .pf0_lane_equalization_control45_reg_rsvdp_7                                                             (  pf0_lane_equalization_control45_reg_rsvdp_7                                                           ) ,
       .pf0_lane_equalization_control67_reg_rsvdp_15                                                            (  pf0_lane_equalization_control67_reg_rsvdp_15                                                          ) ,
       .pf0_lane_equalization_control67_reg_rsvdp_23                                                            (  pf0_lane_equalization_control67_reg_rsvdp_23                                                          ) ,
       .pf0_lane_equalization_control67_reg_rsvdp_31                                                            (  pf0_lane_equalization_control67_reg_rsvdp_31                                                          ) ,
       .pf0_lane_equalization_control67_reg_rsvdp_7                                                             (  pf0_lane_equalization_control67_reg_rsvdp_7                                                           ) ,
       .pf0_lane_equalization_control89_reg_rsvdp_15                                                            (  pf0_lane_equalization_control89_reg_rsvdp_15                                                          ) ,
       .pf0_lane_equalization_control89_reg_rsvdp_23                                                            (  pf0_lane_equalization_control89_reg_rsvdp_23                                                          ) ,
       .pf0_lane_equalization_control89_reg_rsvdp_31                                                            (  pf0_lane_equalization_control89_reg_rsvdp_31                                                          ) ,
       .pf0_lane_equalization_control89_reg_rsvdp_7                                                             (  pf0_lane_equalization_control89_reg_rsvdp_7                                                           ) ,
       .pf0_link_capabilities_reg_rsvdp_23                                                                      (  pf0_link_capabilities_reg_rsvdp_23                                                                    ) ,
       .pf0_link_capable                                                                                        (  pf0_link_capable                                                                                      ) ,
       .pf0_link_control_link_status_reg_rsvdp_12                                                               (  pf0_link_control_link_status_reg_rsvdp_12                                                             ) ,
       .pf0_link_control_link_status_reg_rsvdp_2                                                                (  pf0_link_control_link_status_reg_rsvdp_2                                                              ) ,
       .pf0_link_control_link_status_reg_rsvdp_25                                                               (  pf0_link_control_link_status_reg_rsvdp_25                                                             ) ,
       .pf0_link_control_link_status_reg_rsvdp_9                                                                (  pf0_link_control_link_status_reg_rsvdp_9                                                              ) ,
       .pf0_link_disable                                                                                        (  pf0_link_disable                                                                                      ) ,
       .pf0_link_num                                                                                            (  pf0_link_num                                                                                          ) ,
       .pf0_loopback_enable                                                                                     (  pf0_loopback_enable                                                                                   ) ,
       .pf0_mask_radm_1                                                                                         (  pf0_mask_radm_1                                                                                       ) ,
       .pf0_mask_radm_2                                                                                         (  lcl_int_pf0_mask_radm_2                                                                               ) ,
       .pf0_max_func_num                                                                                        (  pf0_max_func_num                                                                                      ) ,
       .pf0_misc_control_1_off_rsvdp_1                                                                          (  pf0_misc_control_1_off_rsvdp_1                                                                        ) ,
       .pf0_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte1                                                     (  pf0_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte1                                                   ) ,
       .pf0_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte2                                                     (  pf0_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte2                                                   ) ,
       .pf0_msix_cap_msix_pba_offset_reg_addr_byte0                                                             (  pf0_msix_cap_msix_pba_offset_reg_addr_byte0                                                           ) ,
       .pf0_msix_cap_msix_pba_offset_reg_addr_byte1                                                             (  pf0_msix_cap_msix_pba_offset_reg_addr_byte1                                                           ) ,
       .pf0_msix_cap_msix_pba_offset_reg_addr_byte2                                                             (  pf0_msix_cap_msix_pba_offset_reg_addr_byte2                                                           ) ,
       .pf0_msix_cap_msix_pba_offset_reg_addr_byte3                                                             (  pf0_msix_cap_msix_pba_offset_reg_addr_byte3                                                           ) ,
       .pf0_msix_cap_msix_table_offset_reg_addr_byte0                                                           (  pf0_msix_cap_msix_table_offset_reg_addr_byte0                                                         ) ,
       .pf0_msix_cap_msix_table_offset_reg_addr_byte1                                                           (  pf0_msix_cap_msix_table_offset_reg_addr_byte1                                                         ) ,
       .pf0_msix_cap_msix_table_offset_reg_addr_byte2                                                           (  pf0_msix_cap_msix_table_offset_reg_addr_byte2                                                         ) ,
       .pf0_msix_cap_msix_table_offset_reg_addr_byte3                                                           (  pf0_msix_cap_msix_table_offset_reg_addr_byte3                                                         ) ,
       .pf0_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte1                                                   (  pf0_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte1                                                 ) ,
       .pf0_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte2                                                   (  pf0_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte2                                                 ) ,
       .pf0_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte3                                                   (  pf0_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte3                                                 ) ,
       .pf0_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte2                                        (  pf0_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte2                                      ) ,
       .pf0_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte3                                        (  pf0_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte3                                      ) ,
       .pf0_multi_func                                                                                          (  pf0_multi_func                                                                                        ) ,
       .pf0_no_soft_rst                                                                                         (  pf0_no_soft_rst                                                                                       ) ,
       .pf0_num_of_lanes                                                                                        (  pf0_num_of_lanes                                                                                      ) ,
       .pf0_page_aligned_req                                                                                    (  pf0_page_aligned_req                                                                                  ) ,
       .pf0_pci_msi_64_bit_addr_cap                                                                             (  pf0_pci_msi_64_bit_addr_cap                                                                           ) ,
       .pf0_pci_msi_cap_next_offset                                                                             (  pf0_pci_msi_cap_next_offset                                                                           ) ,
       .pf0_pci_msi_enable                                                                                      (  pf0_pci_msi_enable                                                                                    ) ,
       .pf0_pci_msi_multiple_msg_cap                                                                            (  pf0_pci_msi_multiple_msg_cap                                                                          ) ,
       .pf0_pci_msi_multiple_msg_en                                                                             (  pf0_pci_msi_multiple_msg_en                                                                           ) ,
       .pf0_pci_msix_bir                                                                                        (  pf0_pci_msix_bir                                                                                      ) ,
       .pf0_pci_msix_cap_id_next_ctrl_reg_rsvdp_27                                                              (  pf0_pci_msix_cap_id_next_ctrl_reg_rsvdp_27                                                            ) ,
       .pf0_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                                        (  pf0_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                                      ) ,
       .pf0_pci_msix_cap_next_offset                                                                            (  pf0_pci_msix_cap_next_offset                                                                          ) ,
       .pf0_pci_msix_enable                                                                                     (  pf0_pci_msix_enable                                                                                   ) ,
       .pf0_pci_msix_enable_vfcomm_cs2                                                                          (  pf0_pci_msix_enable_vfcomm_cs2                                                                        ) ,
       .pf0_pci_msix_function_mask                                                                              (  pf0_pci_msix_function_mask                                                                            ) ,
       .pf0_pci_msix_function_mask_vfcomm_cs2                                                                   (  pf0_pci_msix_function_mask_vfcomm_cs2                                                                 ) ,
       .pf0_pci_msix_pba                                                                                        (  pf0_pci_msix_pba                                                                                      ) ,
       .pf0_pci_msix_pba_offset                                                                                 (  pf0_pci_msix_pba_offset                                                                               ) ,
       .pf0_pci_msix_table_offset                                                                               (  pf0_pci_msix_table_offset                                                                             ) ,
       .pf0_pci_msix_table_size                                                                                 (  pf0_pci_msix_table_size                                                                               ) ,
       .pf0_pci_msix_table_size_vfcomm_cs2                                                                      (  pf0_pci_msix_table_size_vfcomm_cs2                                                                    ) ,
       .pf0_pci_type0_bar0_enabled                                                                              (  pf0_pci_type0_bar0_enabled                                                                            ) ,
       .pf0_pci_type0_bar0_mask_31_1                                                                            (  pf0_pci_type0_bar0_mask_31_1                                                                          ) ,
       .pf0_pci_type0_bar1_dummy_mask_7_1                                                                       (  pf0_pci_type0_bar1_dummy_mask_7_1                                                                     ) ,
       .pf0_pci_type0_bar1_enabled                                                                              (  pf0_pci_type0_bar1_enabled                                                                            ) ,
       .pf0_pci_type0_bar1_enabled_or_mask64lsb                                                                 (  pf0_pci_type0_bar1_enabled_or_mask64lsb                                                               ) ,
       .pf0_pci_type0_bar1_mask_31_1                                                                            (  pf0_pci_type0_bar1_mask_31_1                                                                          ) ,
       .pf0_pci_type0_bar2_enabled                                                                              (  pf0_pci_type0_bar2_enabled                                                                            ) ,
       .pf0_pci_type0_bar2_mask_31_1                                                                            (  pf0_pci_type0_bar2_mask_31_1                                                                          ) ,
       .pf0_pci_type0_bar3_dummy_mask_7_1                                                                       (  pf0_pci_type0_bar3_dummy_mask_7_1                                                                     ) ,
       .pf0_pci_type0_bar3_enabled                                                                              (  pf0_pci_type0_bar3_enabled                                                                            ) ,
       .pf0_pci_type0_bar3_enabled_or_mask64lsb                                                                 (  pf0_pci_type0_bar3_enabled_or_mask64lsb                                                               ) ,
       .pf0_pci_type0_bar3_mask_31_1                                                                            (  pf0_pci_type0_bar3_mask_31_1                                                                          ) ,
       .pf0_pci_type0_bar4_enabled                                                                              (  pf0_pci_type0_bar4_enabled                                                                            ) ,
       .pf0_pci_type0_bar4_mask_31_1                                                                            (  pf0_pci_type0_bar4_mask_31_1                                                                          ) ,
       .pf0_pci_type0_bar5_dummy_mask_7_1                                                                       (  pf0_pci_type0_bar5_dummy_mask_7_1                                                                     ) ,
       .pf0_pci_type0_bar5_enabled                                                                              (  pf0_pci_type0_bar5_enabled                                                                            ) ,
       .pf0_pci_type0_bar5_enabled_or_mask64lsb                                                                 (  pf0_pci_type0_bar5_enabled_or_mask64lsb                                                               ) ,
       .pf0_pci_type0_bar5_mask_31_1                                                                            (  pf0_pci_type0_bar5_mask_31_1                                                                          ) ,
       .pf0_pci_type0_device_id                                                                                 (  pf0_pci_type0_device_id                                                                               ) ,
       .pf0_pci_type0_vendor_id                                                                                 (  pf0_pci_type0_vendor_id                                                                               ) ,
       .pf0_pcie_cap_active_state_link_pm_control                                                               (  pf0_pcie_cap_active_state_link_pm_control                                                             ) ,
       .pf0_pcie_cap_active_state_link_pm_support                                                               (  pf0_pcie_cap_active_state_link_pm_support                                                             ) ,
       .pf0_pcie_cap_aspm_opt_compliance                                                                        (  pf0_pcie_cap_aspm_opt_compliance                                                                      ) ,
       .pf0_pcie_cap_attention_indicator                                                                        (  pf0_pcie_cap_attention_indicator                                                                      ) ,
       .pf0_pcie_cap_attention_indicator_button                                                                 (  pf0_pcie_cap_attention_indicator_button                                                               ) ,
       .pf0_pcie_cap_aux_power_pm_en                                                                            (  pf0_pcie_cap_aux_power_pm_en                                                                          ) ,
       .pf0_pcie_cap_clock_power_man                                                                            (  pf0_pcie_cap_clock_power_man                                                                          ) ,
       .pf0_pcie_cap_common_clk_config                                                                          (  pf0_pcie_cap_common_clk_config                                                                        ) ,
       .pf0_pcie_cap_crs_sw_visibility                                                                          (  pf0_pcie_cap_crs_sw_visibility                                                                        ) ,
       .pf0_pcie_cap_device_capabilities_reg_addr_byte0                                                         (  pf0_pcie_cap_device_capabilities_reg_addr_byte0                                                       ) ,
       .pf0_pcie_cap_device_capabilities_reg_addr_byte1                                                         (  pf0_pcie_cap_device_capabilities_reg_addr_byte1                                                       ) ,
       .pf0_pcie_cap_device_capabilities_reg_addr_byte3                                                         (  pf0_pcie_cap_device_capabilities_reg_addr_byte3                                                       ) ,
       .pf0_pcie_cap_device_control_device_status_addr_byte1                                                    (  pf0_pcie_cap_device_control_device_status_addr_byte1                                                  ) ,
       .pf0_pcie_cap_dll_active                                                                                 (  pf0_pcie_cap_dll_active                                                                               ) ,
       .pf0_pcie_cap_dll_active_rep_cap                                                                         (  pf0_pcie_cap_dll_active_rep_cap                                                                       ) ,
       .pf0_pcie_cap_electromech_interlock                                                                      (  pf0_pcie_cap_electromech_interlock                                                                    ) ,
       .pf0_pcie_cap_en_clk_power_man                                                                           (  pf0_pcie_cap_en_clk_power_man                                                                         ) ,
       .pf0_pcie_cap_en_no_snoop                                                                                (  pf0_pcie_cap_en_no_snoop                                                                              ) ,
       .pf0_pcie_cap_enter_compliance                                                                           (  pf0_pcie_cap_enter_compliance                                                                         ) ,
       .pf0_pcie_cap_ep_l0s_accpt_latency                                                                       (  pf0_pcie_cap_ep_l0s_accpt_latency                                                                     ) ,
       .pf0_pcie_cap_ep_l1_accpt_latency                                                                        (  pf0_pcie_cap_ep_l1_accpt_latency                                                                      ) ,
       .pf0_pcie_cap_ext_tag_en                                                                                 (  pf0_pcie_cap_ext_tag_en                                                                               ) ,
       .pf0_pcie_cap_ext_tag_supp                                                                               (  pf0_pcie_cap_ext_tag_supp                                                                             ) ,
       .pf0_pcie_cap_extended_synch                                                                             (  pf0_pcie_cap_extended_synch                                                                           ) ,
       .pf0_pcie_cap_flr_cap                                                                                    (  pf0_pcie_cap_flr_cap                                                                                  ) ,
       .pf0_pcie_cap_hot_plug_capable                                                                           (  pf0_pcie_cap_hot_plug_capable                                                                         ) ,
       .pf0_pcie_cap_hot_plug_surprise                                                                          (  pf0_pcie_cap_hot_plug_surprise                                                                        ) ,
       .pf0_pcie_cap_hw_auto_speed_disable                                                                      (  pf0_pcie_cap_hw_auto_speed_disable                                                                    ) ,
       .pf0_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvd                                                     (  pf0_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvd                                                   ) ,
       .pf0_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvdp_31                                                 (  pf0_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvdp_31                                               ) ,
       .pf0_pcie_cap_initiate_flr                                                                               (  pf0_pcie_cap_initiate_flr                                                                             ) ,
       .pf0_pcie_cap_l0s_exit_latency_commclk_dis                                                               (  pf0_pcie_cap_l0s_exit_latency_commclk_dis                                                             ) ,
       .pf0_pcie_cap_l0s_exit_latency_commclk_ena_cs2                                                           (  pf0_pcie_cap_l0s_exit_latency_commclk_ena_cs2                                                         ) ,
       .pf0_pcie_cap_l1_exit_latency_commclk_dis                                                                (  pf0_pcie_cap_l1_exit_latency_commclk_dis                                                              ) ,
       .pf0_pcie_cap_l1_exit_latency_commclk_ena_cs2                                                            (  pf0_pcie_cap_l1_exit_latency_commclk_ena_cs2                                                          ) ,
       .pf0_pcie_cap_link_auto_bw_int_en                                                                        (  pf0_pcie_cap_link_auto_bw_int_en                                                                      ) ,
       .pf0_pcie_cap_link_auto_bw_status                                                                        (  pf0_pcie_cap_link_auto_bw_status                                                                      ) ,
       .pf0_pcie_cap_link_bw_man_int_en                                                                         (  pf0_pcie_cap_link_bw_man_int_en                                                                       ) ,
       .pf0_pcie_cap_link_bw_man_status                                                                         (  pf0_pcie_cap_link_bw_man_status                                                                       ) ,
       .pf0_pcie_cap_link_bw_not_cap                                                                            (  pf0_pcie_cap_link_bw_not_cap                                                                          ) ,
       .pf0_pcie_cap_link_capabilities_reg_addr_byte0                                                           (  pf0_pcie_cap_link_capabilities_reg_addr_byte0                                                         ) ,
       .pf0_pcie_cap_link_capabilities_reg_addr_byte1                                                           (  pf0_pcie_cap_link_capabilities_reg_addr_byte1                                                         ) ,
       .pf0_pcie_cap_link_capabilities_reg_addr_byte2                                                           (  pf0_pcie_cap_link_capabilities_reg_addr_byte2                                                         ) ,
       .pf0_pcie_cap_link_capabilities_reg_addr_byte3                                                           (  pf0_pcie_cap_link_capabilities_reg_addr_byte3                                                         ) ,
       .pf0_pcie_cap_link_control2_link_status2_reg_addr_byte0                                                  (  pf0_pcie_cap_link_control2_link_status2_reg_addr_byte0                                                ) ,
       .pf0_pcie_cap_link_control_link_status_reg_addr_byte0                                                    (  pf0_pcie_cap_link_control_link_status_reg_addr_byte0                                                  ) ,
       .pf0_pcie_cap_link_control_link_status_reg_addr_byte1                                                    (  pf0_pcie_cap_link_control_link_status_reg_addr_byte1                                                  ) ,
       .pf0_pcie_cap_link_control_link_status_reg_addr_byte2                                                    (  pf0_pcie_cap_link_control_link_status_reg_addr_byte2                                                  ) ,
       .pf0_pcie_cap_link_disable                                                                               (  pf0_pcie_cap_link_disable                                                                             ) ,
       .pf0_pcie_cap_link_training                                                                              (  pf0_pcie_cap_link_training                                                                            ) ,
       .pf0_pcie_cap_max_link_speed                                                                             (  pf0_pcie_cap_max_link_speed                                                                           ) ,
       .pf0_pcie_cap_max_link_width                                                                             (  pf0_pcie_cap_max_link_width                                                                           ) ,
       .pf0_pcie_cap_max_payload_size                                                                           (  pf0_pcie_cap_max_payload_size                                                                         ) ,
       .pf0_pcie_cap_max_read_req_size                                                                          (  pf0_pcie_cap_max_read_req_size                                                                        ) ,
       .pf0_pcie_cap_mrl_sensor                                                                                 (  pf0_pcie_cap_mrl_sensor                                                                               ) ,
       .pf0_pcie_cap_nego_link_width                                                                            (  pf0_pcie_cap_nego_link_width                                                                          ) ,
       .pf0_pcie_cap_next_ptr                                                                                   (  pf0_pcie_cap_next_ptr                                                                                 ) ,
       .pf0_pcie_cap_no_cmd_cpl_support                                                                         (  pf0_pcie_cap_no_cmd_cpl_support                                                                       ) ,
       .pf0_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte1                                      (  pf0_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte1                                    ) ,
       .pf0_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte3                                      (  pf0_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte3                                    ) ,
       .pf0_pcie_cap_phantom_func_en                                                                            (  pf0_pcie_cap_phantom_func_en                                                                          ) ,
       .pf0_pcie_cap_phantom_func_support                                                                       (  pf0_pcie_cap_phantom_func_support                                                                     ) ,
       .pf0_pcie_cap_phy_slot_num                                                                               (  pf0_pcie_cap_phy_slot_num                                                                             ) ,
       .pf0_pcie_cap_port_num                                                                                   (  pf0_pcie_cap_port_num                                                                                 ) ,
       .pf0_pcie_cap_power_controller                                                                           (  pf0_pcie_cap_power_controller                                                                         ) ,
       .pf0_pcie_cap_power_indicator                                                                            (  pf0_pcie_cap_power_indicator                                                                          ) ,
       .pf0_pcie_cap_rcb                                                                                        (  pf0_pcie_cap_rcb                                                                                      ) ,
       .pf0_pcie_cap_retrain_link                                                                               (  pf0_pcie_cap_retrain_link                                                                             ) ,
       .pf0_pcie_cap_role_based_err_report                                                                      (  pf0_pcie_cap_role_based_err_report                                                                    ) ,
       .pf0_pcie_cap_root_control_root_capabilities_reg_addr_byte2                                              (  pf0_pcie_cap_root_control_root_capabilities_reg_addr_byte2                                            ) ,
       .pf0_pcie_cap_sel_deemphasis                                                                             (  pf0_pcie_cap_sel_deemphasis                                                                           ) ,
       .pf0_pcie_cap_shadow_link_capabilities_reg_addr_byte0                                                    (  pf0_pcie_cap_shadow_link_capabilities_reg_addr_byte0                                                  ) ,
       .pf0_pcie_cap_shadow_link_capabilities_reg_addr_byte1                                                    (  pf0_pcie_cap_shadow_link_capabilities_reg_addr_byte1                                                  ) ,
       .pf0_pcie_cap_slot_capabilities_reg_addr_byte0                                                           (  pf0_pcie_cap_slot_capabilities_reg_addr_byte0                                                         ) ,
       .pf0_pcie_cap_slot_capabilities_reg_addr_byte1                                                           (  pf0_pcie_cap_slot_capabilities_reg_addr_byte1                                                         ) ,
       .pf0_pcie_cap_slot_capabilities_reg_addr_byte2                                                           (  pf0_pcie_cap_slot_capabilities_reg_addr_byte2                                                         ) ,
       .pf0_pcie_cap_slot_capabilities_reg_addr_byte3                                                           (  pf0_pcie_cap_slot_capabilities_reg_addr_byte3                                                         ) ,
       .pf0_pcie_cap_slot_clk_config                                                                            (  pf0_pcie_cap_slot_clk_config                                                                          ) ,
       .pf0_pcie_cap_slot_power_limit_scale                                                                     (  pf0_pcie_cap_slot_power_limit_scale                                                                   ) ,
       .pf0_pcie_cap_slot_power_limit_value                                                                     (  pf0_pcie_cap_slot_power_limit_value                                                                   ) ,
       .pf0_pcie_cap_surprise_down_err_rep_cap                                                                  (  pf0_pcie_cap_surprise_down_err_rep_cap                                                                ) ,
       .pf0_pcie_cap_target_link_speed                                                                          (  pf0_pcie_cap_target_link_speed                                                                        ) ,
       .pf0_pcie_cap_tx_margin                                                                                  (  pf0_pcie_cap_tx_margin                                                                                ) ,
       .pf0_pcie_int_msg_num                                                                                    (  pf0_pcie_int_msg_num                                                                                  ) ,
       .pf0_pcie_slot_imp                                                                                       (  pf0_pcie_slot_imp                                                                                     ) ,
       .pf0_pipe_loopback                                                                                       (  pf0_pipe_loopback                                                                                     ) ,
       .pf0_pipe_loopback_control_off_rsvdp_27                                                                  (  pf0_pipe_loopback_control_off_rsvdp_27                                                                ) ,
       .pf0_pm_cap_cap_id_nxt_ptr_reg_addr_byte1                                                                (  pf0_pm_cap_cap_id_nxt_ptr_reg_addr_byte1                                                              ) ,
       .pf0_pm_cap_cap_id_nxt_ptr_reg_addr_byte2                                                                (  pf0_pm_cap_cap_id_nxt_ptr_reg_addr_byte2                                                              ) ,
       .pf0_pm_cap_cap_id_nxt_ptr_reg_addr_byte3                                                                (  pf0_pm_cap_cap_id_nxt_ptr_reg_addr_byte3                                                              ) ,
       .pf0_pm_cap_con_status_reg_addr_byte0                                                                    (  pf0_pm_cap_con_status_reg_addr_byte0                                                                  ) ,
       .pf0_pm_next_pointer                                                                                     (  pf0_pm_next_pointer                                                                                   ) ,
       .pf0_pm_spec_ver                                                                                         (  pf0_pm_spec_ver                                                                                       ) ,
       .pf0_pme_clk                                                                                             (  pf0_pme_clk                                                                                           ) ,
       .pf0_pme_support                                                                                         (  pf0_pme_support                                                                                       ) ,
       .pf0_port_link_ctrl_off_rsvdp_4                                                                          (  pf0_port_link_ctrl_off_rsvdp_4                                                                        ) ,
       .pf0_port_logic_ack_f_aspm_ctrl_off_addr_byte1                                                           (  pf0_port_logic_ack_f_aspm_ctrl_off_addr_byte1                                                         ) ,
       .pf0_port_logic_ack_f_aspm_ctrl_off_addr_byte2                                                           (  pf0_port_logic_ack_f_aspm_ctrl_off_addr_byte2                                                         ) ,
       .pf0_port_logic_aux_clk_freq_off_addr_byte0                                                              (  pf0_port_logic_aux_clk_freq_off_addr_byte0                                                            ) ,
       .pf0_port_logic_aux_clk_freq_off_addr_byte1                                                              (  pf0_port_logic_aux_clk_freq_off_addr_byte1                                                            ) ,
       .pf0_port_logic_filter_mask_2_off_addr_byte0                                                             (  pf0_port_logic_filter_mask_2_off_addr_byte0                                                           ) ,
       .pf0_port_logic_filter_mask_2_off_addr_byte1                                                             (  pf0_port_logic_filter_mask_2_off_addr_byte1                                                           ) ,
       .pf0_port_logic_filter_mask_2_off_addr_byte2                                                             (  pf0_port_logic_filter_mask_2_off_addr_byte2                                                           ) ,
       .pf0_port_logic_filter_mask_2_off_addr_byte3                                                             (  pf0_port_logic_filter_mask_2_off_addr_byte3                                                           ) ,
       .pf0_port_logic_gen2_ctrl_off_addr_byte0                                                                 (  pf0_port_logic_gen2_ctrl_off_addr_byte0                                                               ) ,
       .pf0_port_logic_gen2_ctrl_off_addr_byte1                                                                 (  pf0_port_logic_gen2_ctrl_off_addr_byte1                                                               ) ,
       .pf0_port_logic_gen2_ctrl_off_addr_byte2                                                                 (  pf0_port_logic_gen2_ctrl_off_addr_byte2                                                               ) ,
       .pf0_port_logic_gen3_eq_control_off_addr_byte0                                                           (  pf0_port_logic_gen3_eq_control_off_addr_byte0                                                         ) ,
       .pf0_port_logic_gen3_eq_control_off_addr_byte1                                                           (  pf0_port_logic_gen3_eq_control_off_addr_byte1                                                         ) ,
       .pf0_port_logic_gen3_eq_control_off_addr_byte2                                                           (  pf0_port_logic_gen3_eq_control_off_addr_byte2                                                         ) ,
       .pf0_port_logic_gen3_eq_control_off_addr_byte3                                                           (  pf0_port_logic_gen3_eq_control_off_addr_byte3                                                         ) ,
       .pf0_port_logic_gen3_eq_fb_mode_dir_change_off_addr_byte0                                                (  pf0_port_logic_gen3_eq_fb_mode_dir_change_off_addr_byte0                                              ) ,
       .pf0_port_logic_gen3_eq_fb_mode_dir_change_off_addr_byte1                                                (  pf0_port_logic_gen3_eq_fb_mode_dir_change_off_addr_byte1                                              ) ,
       .pf0_port_logic_gen3_eq_fb_mode_dir_change_off_addr_byte2                                                (  pf0_port_logic_gen3_eq_fb_mode_dir_change_off_addr_byte2                                              ) ,
       .pf0_port_logic_gen3_eq_local_fs_lf_off_addr_byte0                                                       (  pf0_port_logic_gen3_eq_local_fs_lf_off_addr_byte0                                                     ) ,
       .pf0_port_logic_gen3_eq_local_fs_lf_off_addr_byte1                                                       (  pf0_port_logic_gen3_eq_local_fs_lf_off_addr_byte1                                                     ) ,
       .pf0_port_logic_gen3_related_off_addr_byte0                                                              (  pf0_port_logic_gen3_related_off_addr_byte0                                                            ) ,
       .pf0_port_logic_gen3_related_off_addr_byte1                                                              (  pf0_port_logic_gen3_related_off_addr_byte1                                                            ) ,
       .pf0_port_logic_gen3_related_off_addr_byte2                                                              (  pf0_port_logic_gen3_related_off_addr_byte2                                                            ) ,
       .pf0_port_logic_misc_control_1_off_addr_byte0                                                            (  pf0_port_logic_misc_control_1_off_addr_byte0                                                          ) ,
       .pf0_port_logic_pipe_loopback_control_off_addr_byte3                                                     (  pf0_port_logic_pipe_loopback_control_off_addr_byte3                                                   ) ,
       .pf0_port_logic_port_force_off_addr_byte0                                                                (  pf0_port_logic_port_force_off_addr_byte0                                                              ) ,
       .pf0_port_logic_port_link_ctrl_off_addr_byte0                                                            (  pf0_port_logic_port_link_ctrl_off_addr_byte0                                                          ) ,
       .pf0_port_logic_port_link_ctrl_off_addr_byte2                                                            (  pf0_port_logic_port_link_ctrl_off_addr_byte2                                                          ) ,
       .pf0_port_logic_queue_status_off_addr_byte2                                                              (  pf0_port_logic_queue_status_off_addr_byte2                                                            ) ,
       .pf0_port_logic_queue_status_off_addr_byte3                                                              (  pf0_port_logic_queue_status_off_addr_byte3                                                            ) ,
       .pf0_port_logic_symbol_timer_filter_1_off_addr_byte0                                                     (  pf0_port_logic_symbol_timer_filter_1_off_addr_byte0                                                   ) ,
       .pf0_port_logic_symbol_timer_filter_1_off_addr_byte1                                                     (  pf0_port_logic_symbol_timer_filter_1_off_addr_byte1                                                   ) ,
       .pf0_port_logic_symbol_timer_filter_1_off_addr_byte2                                                     (  pf0_port_logic_symbol_timer_filter_1_off_addr_byte2                                                   ) ,
       .pf0_port_logic_symbol_timer_filter_1_off_addr_byte3                                                     (  pf0_port_logic_symbol_timer_filter_1_off_addr_byte3                                                   ) ,
       .pf0_port_logic_timer_ctrl_max_func_num_off_addr_byte0                                                   (  pf0_port_logic_timer_ctrl_max_func_num_off_addr_byte0                                                 ) ,
       .pf0_port_logic_vc0_cpl_rx_q_ctrl_off_addr_byte0                                                         (  pf0_port_logic_vc0_cpl_rx_q_ctrl_off_addr_byte0                                                       ) ,
       .pf0_port_logic_vc0_cpl_rx_q_ctrl_off_addr_byte1                                                         (  pf0_port_logic_vc0_cpl_rx_q_ctrl_off_addr_byte1                                                       ) ,
       .pf0_port_logic_vc0_cpl_rx_q_ctrl_off_addr_byte2                                                         (  pf0_port_logic_vc0_cpl_rx_q_ctrl_off_addr_byte2                                                       ) ,
       .pf0_port_logic_vc0_np_rx_q_ctrl_off_addr_byte0                                                          (  pf0_port_logic_vc0_np_rx_q_ctrl_off_addr_byte0                                                        ) ,
       .pf0_port_logic_vc0_np_rx_q_ctrl_off_addr_byte1                                                          (  pf0_port_logic_vc0_np_rx_q_ctrl_off_addr_byte1                                                        ) ,
       .pf0_port_logic_vc0_np_rx_q_ctrl_off_addr_byte2                                                          (  pf0_port_logic_vc0_np_rx_q_ctrl_off_addr_byte2                                                        ) ,
       .pf0_port_logic_vc0_p_rx_q_ctrl_off_addr_byte0                                                           (  pf0_port_logic_vc0_p_rx_q_ctrl_off_addr_byte0                                                         ) ,
       .pf0_port_logic_vc0_p_rx_q_ctrl_off_addr_byte1                                                           (  pf0_port_logic_vc0_p_rx_q_ctrl_off_addr_byte1                                                         ) ,
       .pf0_port_logic_vc0_p_rx_q_ctrl_off_addr_byte2                                                           (  pf0_port_logic_vc0_p_rx_q_ctrl_off_addr_byte2                                                         ) ,
       .pf0_power_state                                                                                         (  pf0_power_state                                                                                       ) ,
       .pf0_pre_det_lane                                                                                        (  pf0_pre_det_lane                                                                                      ) ,
       .pf0_program_interface                                                                                   (  pf0_program_interface                                                                                 ) ,
       .pf0_queue_status_off_rsvdp_29                                                                           (  pf0_queue_status_off_rsvdp_29                                                                         ) ,
       .pf0_reserved4                                                                                           (  pf0_reserved4                                                                                         ) ,
       .pf0_reserved6                                                                                           (  pf0_reserved6                                                                                         ) ,
       .pf0_reserved8                                                                                           (  pf0_reserved8                                                                                         ) ,
       .pf0_reserved_0_addr                                                                                     (  pf0_reserved_0_addr                                                                                   ) ,
       .pf0_reserved_10_addr                                                                                    (  pf0_reserved_10_addr                                                                                  ) ,
       .pf0_reserved_11_addr                                                                                    (  pf0_reserved_11_addr                                                                                  ) ,
       .pf0_reserved_12_addr                                                                                    (  pf0_reserved_12_addr                                                                                  ) ,
       .pf0_reserved_13_addr                                                                                    (  pf0_reserved_13_addr                                                                                  ) ,
       .pf0_reserved_14_addr                                                                                    (  pf0_reserved_14_addr                                                                                  ) ,
       .pf0_reserved_15_addr                                                                                    (  pf0_reserved_15_addr                                                                                  ) ,
       .pf0_reserved_16_addr                                                                                    (  pf0_reserved_16_addr                                                                                  ) ,
       .pf0_reserved_17_addr                                                                                    (  pf0_reserved_17_addr                                                                                  ) ,
       .pf0_reserved_18_addr                                                                                    (  pf0_reserved_18_addr                                                                                  ) ,
       .pf0_reserved_19_addr                                                                                    (  pf0_reserved_19_addr                                                                                  ) ,
       .pf0_reserved_1_addr                                                                                     (  pf0_reserved_1_addr                                                                                   ) ,
       .pf0_reserved_20_addr                                                                                    (  pf0_reserved_20_addr                                                                                  ) ,
       .pf0_reserved_21_addr                                                                                    (  pf0_reserved_21_addr                                                                                  ) ,
       .pf0_reserved_22_addr                                                                                    (  pf0_reserved_22_addr                                                                                  ) ,
       .pf0_reserved_23_addr                                                                                    (  pf0_reserved_23_addr                                                                                  ) ,
       .pf0_reserved_24_addr                                                                                    (  pf0_reserved_24_addr                                                                                  ) ,
       .pf0_reserved_25_addr                                                                                    (  pf0_reserved_25_addr                                                                                  ) ,
       .pf0_reserved_26_addr                                                                                    (  pf0_reserved_26_addr                                                                                  ) ,
       .pf0_reserved_27_addr                                                                                    (  pf0_reserved_27_addr                                                                                  ) ,
       .pf0_reserved_28_addr                                                                                    (  pf0_reserved_28_addr                                                                                  ) ,
       .pf0_reserved_29_addr                                                                                    (  pf0_reserved_29_addr                                                                                  ) ,
       .pf0_reserved_2_addr                                                                                     (  pf0_reserved_2_addr                                                                                   ) ,
       .pf0_reserved_30_addr                                                                                    (  pf0_reserved_30_addr                                                                                  ) ,
       .pf0_reserved_31_addr                                                                                    (  pf0_reserved_31_addr                                                                                  ) ,
       .pf0_reserved_32_addr                                                                                    (  pf0_reserved_32_addr                                                                                  ) ,
       .pf0_reserved_33_addr                                                                                    (  pf0_reserved_33_addr                                                                                  ) ,
       .pf0_reserved_34_addr                                                                                    (  pf0_reserved_34_addr                                                                                  ) ,
       .pf0_reserved_35_addr                                                                                    (  pf0_reserved_35_addr                                                                                  ) ,
       .pf0_reserved_36_addr                                                                                    (  pf0_reserved_36_addr                                                                                  ) ,
       .pf0_reserved_37_addr                                                                                    (  pf0_reserved_37_addr                                                                                  ) ,
       .pf0_reserved_38_addr                                                                                    (  pf0_reserved_38_addr                                                                                  ) ,
       .pf0_reserved_39_addr                                                                                    (  pf0_reserved_39_addr                                                                                  ) ,
       .pf0_reserved_3_addr                                                                                     (  pf0_reserved_3_addr                                                                                   ) ,
       .pf0_reserved_40_addr                                                                                    (  pf0_reserved_40_addr                                                                                  ) ,
       .pf0_reserved_41_addr                                                                                    (  pf0_reserved_41_addr                                                                                  ) ,
       .pf0_reserved_42_addr                                                                                    (  pf0_reserved_42_addr                                                                                  ) ,
       .pf0_reserved_43_addr                                                                                    (  pf0_reserved_43_addr                                                                                  ) ,
       .pf0_reserved_44_addr                                                                                    (  pf0_reserved_44_addr                                                                                  ) ,
       .pf0_reserved_45_addr                                                                                    (  pf0_reserved_45_addr                                                                                  ) ,
       .pf0_reserved_46_addr                                                                                    (  pf0_reserved_46_addr                                                                                  ) ,
       .pf0_reserved_47_addr                                                                                    (  pf0_reserved_47_addr                                                                                  ) ,
       .pf0_reserved_48_addr                                                                                    (  pf0_reserved_48_addr                                                                                  ) ,
       .pf0_reserved_49_addr                                                                                    (  pf0_reserved_49_addr                                                                                  ) ,
       .pf0_reserved_4_addr                                                                                     (  pf0_reserved_4_addr                                                                                   ) ,
       .pf0_reserved_50_addr                                                                                    (  pf0_reserved_50_addr                                                                                  ) ,
       .pf0_reserved_51_addr                                                                                    (  pf0_reserved_51_addr                                                                                  ) ,
       .pf0_reserved_52_addr                                                                                    (  pf0_reserved_52_addr                                                                                  ) ,
       .pf0_reserved_53_addr                                                                                    (  pf0_reserved_53_addr                                                                                  ) ,
       .pf0_reserved_54_addr                                                                                    (  pf0_reserved_54_addr                                                                                  ) ,
       .pf0_reserved_55_addr                                                                                    (  pf0_reserved_55_addr                                                                                  ) ,
       .pf0_reserved_56_addr                                                                                    (  pf0_reserved_56_addr                                                                                  ) ,
       .pf0_reserved_57_addr                                                                                    (  pf0_reserved_57_addr                                                                                  ) ,
       .pf0_reserved_5_addr                                                                                     (  pf0_reserved_5_addr                                                                                   ) ,
       .pf0_reserved_6_addr                                                                                     (  pf0_reserved_6_addr                                                                                   ) ,
       .pf0_reserved_7_addr                                                                                     (  pf0_reserved_7_addr                                                                                   ) ,
       .pf0_reserved_8_addr                                                                                     (  pf0_reserved_8_addr                                                                                   ) ,
       .pf0_reserved_9_addr                                                                                     (  pf0_reserved_9_addr                                                                                   ) ,
       .pf0_reset_assert                                                                                        (  pf0_reset_assert                                                                                      ) ,
       .pf0_revision_id                                                                                         (  pf0_revision_id                                                                                       ) ,
       .pf0_rom_bar_enable                                                                                      (  pf0_rom_bar_enable                                                                                    ) ,
       .pf0_rom_bar_enabled                                                                                     (  pf0_rom_bar_enabled                                                                                   ) ,
       .pf0_rom_mask                                                                                            (  pf0_rom_mask                                                                                          ) ,
       .pf0_root_control_root_capabilities_reg_rsvdp_17                                                         (  pf0_root_control_root_capabilities_reg_rsvdp_17                                                       ) ,
       .pf0_root_err_status_off_rsvdp_7                                                                         (  pf0_root_err_status_off_rsvdp_7                                                                       ) ,
       .pf0_rp_exp_rom_bar_mask_reg_rp_rom_rsvdp_1                                                              (  pf0_rp_exp_rom_bar_mask_reg_rp_rom_rsvdp_1                                                            ) ,
       .pf0_rp_rom_bar_enabled                                                                                  (  pf0_rp_rom_bar_enabled                                                                                ) ,
       .pf0_rp_rom_mask                                                                                         (  pf0_rp_rom_mask                                                                                       ) ,
       .pf0_rxeq_ph01_en                                                                                        (  pf0_rxeq_ph01_en                                                                                      ) ,
       .pf0_rxstatus_value                                                                                      (  pf0_rxstatus_value                                                                                    ) ,
       .pf0_scramble_disable                                                                                    (  pf0_scramble_disable                                                                                  ) ,
       .pf0_sel_deemphasis                                                                                      (  pf0_sel_deemphasis                                                                                    ) ,
       .pf0_shadow_link_capabilities_reg_shadow_rsvdp_23                                                        (  pf0_shadow_link_capabilities_reg_shadow_rsvdp_23                                                      ) ,
       .pf0_shadow_pcie_cap_active_state_link_pm_support                                                        (  pf0_shadow_pcie_cap_active_state_link_pm_support                                                      ) ,
       .pf0_shadow_pcie_cap_aspm_opt_compliance                                                                 (  pf0_shadow_pcie_cap_aspm_opt_compliance                                                               ) ,
       .pf0_shadow_pcie_cap_clock_power_man                                                                     (  pf0_shadow_pcie_cap_clock_power_man                                                                   ) ,
       .pf0_shadow_pcie_cap_dll_active_rep_cap                                                                  (  pf0_shadow_pcie_cap_dll_active_rep_cap                                                                ) ,
       .pf0_shadow_pcie_cap_link_bw_not_cap                                                                     (  pf0_shadow_pcie_cap_link_bw_not_cap                                                                   ) ,
       .pf0_shadow_pcie_cap_max_link_width                                                                      (  pf0_shadow_pcie_cap_max_link_width                                                                    ) ,
       .pf0_shadow_pcie_cap_surprise_down_err_rep_cap                                                           (  pf0_shadow_pcie_cap_surprise_down_err_rep_cap                                                         ) ,
       .pf0_shadow_sriov_vf_stride_ari_cs2                                                                      (  pf0_shadow_sriov_vf_stride_ari_cs2                                                                    ) ,
       .pf0_skp_int_val                                                                                         (  pf0_skp_int_val                                                                                       ) ,
       .pf0_sn_cap_ser_num_reg_dw_1_addr_byte0                                                                  (  pf0_sn_cap_ser_num_reg_dw_1_addr_byte0                                                                ) ,
       .pf0_sn_cap_ser_num_reg_dw_1_addr_byte1                                                                  (  pf0_sn_cap_ser_num_reg_dw_1_addr_byte1                                                                ) ,
       .pf0_sn_cap_ser_num_reg_dw_1_addr_byte2                                                                  (  pf0_sn_cap_ser_num_reg_dw_1_addr_byte2                                                                ) ,
       .pf0_sn_cap_ser_num_reg_dw_1_addr_byte3                                                                  (  pf0_sn_cap_ser_num_reg_dw_1_addr_byte3                                                                ) ,
       .pf0_sn_cap_ser_num_reg_dw_2_addr_byte0                                                                  (  pf0_sn_cap_ser_num_reg_dw_2_addr_byte0                                                                ) ,
       .pf0_sn_cap_ser_num_reg_dw_2_addr_byte1                                                                  (  pf0_sn_cap_ser_num_reg_dw_2_addr_byte1                                                                ) ,
       .pf0_sn_cap_ser_num_reg_dw_2_addr_byte2                                                                  (  pf0_sn_cap_ser_num_reg_dw_2_addr_byte2                                                                ) ,
       .pf0_sn_cap_ser_num_reg_dw_2_addr_byte3                                                                  (  pf0_sn_cap_ser_num_reg_dw_2_addr_byte3                                                                ) ,
       .pf0_sn_cap_sn_base_addr_byte2                                                                           (  pf0_sn_cap_sn_base_addr_byte2                                                                         ) ,
       .pf0_sn_cap_sn_base_addr_byte3                                                                           (  pf0_sn_cap_sn_base_addr_byte3                                                                         ) ,
       .pf0_sn_cap_version                                                                                      (  pf0_sn_cap_version                                                                                    ) ,
       .pf0_sn_next_offset                                                                                      (  pf0_sn_next_offset                                                                                    ) ,
       .pf0_sn_ser_num_reg_1_dw                                                                                 (  lcl_int_pf0_sn_ser_num_reg_1_dw                                                                       ) ,
       .pf0_sn_ser_num_reg_2_dw                                                                                 (  lcl_int_pf0_sn_ser_num_reg_2_dw                                                                       ) ,
       .pf0_spcie_cap_lane_equalization_control01_reg_addr_byte0                                                (  pf0_spcie_cap_lane_equalization_control01_reg_addr_byte0                                              ) ,
       .pf0_spcie_cap_lane_equalization_control01_reg_addr_byte1                                                (  pf0_spcie_cap_lane_equalization_control01_reg_addr_byte1                                              ) ,
       .pf0_spcie_cap_lane_equalization_control01_reg_addr_byte2                                                (  pf0_spcie_cap_lane_equalization_control01_reg_addr_byte2                                              ) ,
       .pf0_spcie_cap_lane_equalization_control01_reg_addr_byte3                                                (  pf0_spcie_cap_lane_equalization_control01_reg_addr_byte3                                              ) ,
       .pf0_spcie_cap_lane_equalization_control1011_reg_addr_byte0                                              (  pf0_spcie_cap_lane_equalization_control1011_reg_addr_byte0                                            ) ,
       .pf0_spcie_cap_lane_equalization_control1011_reg_addr_byte1                                              (  pf0_spcie_cap_lane_equalization_control1011_reg_addr_byte1                                            ) ,
       .pf0_spcie_cap_lane_equalization_control1011_reg_addr_byte2                                              (  pf0_spcie_cap_lane_equalization_control1011_reg_addr_byte2                                            ) ,
       .pf0_spcie_cap_lane_equalization_control1011_reg_addr_byte3                                              (  pf0_spcie_cap_lane_equalization_control1011_reg_addr_byte3                                            ) ,
       .pf0_spcie_cap_lane_equalization_control1213_reg_addr_byte0                                              (  pf0_spcie_cap_lane_equalization_control1213_reg_addr_byte0                                            ) ,
       .pf0_spcie_cap_lane_equalization_control1213_reg_addr_byte1                                              (  pf0_spcie_cap_lane_equalization_control1213_reg_addr_byte1                                            ) ,
       .pf0_spcie_cap_lane_equalization_control1213_reg_addr_byte2                                              (  pf0_spcie_cap_lane_equalization_control1213_reg_addr_byte2                                            ) ,
       .pf0_spcie_cap_lane_equalization_control1213_reg_addr_byte3                                              (  pf0_spcie_cap_lane_equalization_control1213_reg_addr_byte3                                            ) ,
       .pf0_spcie_cap_lane_equalization_control1415_reg_addr_byte0                                              (  pf0_spcie_cap_lane_equalization_control1415_reg_addr_byte0                                            ) ,
       .pf0_spcie_cap_lane_equalization_control1415_reg_addr_byte1                                              (  pf0_spcie_cap_lane_equalization_control1415_reg_addr_byte1                                            ) ,
       .pf0_spcie_cap_lane_equalization_control1415_reg_addr_byte2                                              (  pf0_spcie_cap_lane_equalization_control1415_reg_addr_byte2                                            ) ,
       .pf0_spcie_cap_lane_equalization_control1415_reg_addr_byte3                                              (  pf0_spcie_cap_lane_equalization_control1415_reg_addr_byte3                                            ) ,
       .pf0_spcie_cap_lane_equalization_control23_reg_addr_byte0                                                (  pf0_spcie_cap_lane_equalization_control23_reg_addr_byte0                                              ) ,
       .pf0_spcie_cap_lane_equalization_control23_reg_addr_byte1                                                (  pf0_spcie_cap_lane_equalization_control23_reg_addr_byte1                                              ) ,
       .pf0_spcie_cap_lane_equalization_control23_reg_addr_byte2                                                (  pf0_spcie_cap_lane_equalization_control23_reg_addr_byte2                                              ) ,
       .pf0_spcie_cap_lane_equalization_control23_reg_addr_byte3                                                (  pf0_spcie_cap_lane_equalization_control23_reg_addr_byte3                                              ) ,
       .pf0_spcie_cap_lane_equalization_control45_reg_addr_byte0                                                (  pf0_spcie_cap_lane_equalization_control45_reg_addr_byte0                                              ) ,
       .pf0_spcie_cap_lane_equalization_control45_reg_addr_byte1                                                (  pf0_spcie_cap_lane_equalization_control45_reg_addr_byte1                                              ) ,
       .pf0_spcie_cap_lane_equalization_control45_reg_addr_byte2                                                (  pf0_spcie_cap_lane_equalization_control45_reg_addr_byte2                                              ) ,
       .pf0_spcie_cap_lane_equalization_control45_reg_addr_byte3                                                (  pf0_spcie_cap_lane_equalization_control45_reg_addr_byte3                                              ) ,
       .pf0_spcie_cap_lane_equalization_control67_reg_addr_byte0                                                (  pf0_spcie_cap_lane_equalization_control67_reg_addr_byte0                                              ) ,
       .pf0_spcie_cap_lane_equalization_control67_reg_addr_byte1                                                (  pf0_spcie_cap_lane_equalization_control67_reg_addr_byte1                                              ) ,
       .pf0_spcie_cap_lane_equalization_control67_reg_addr_byte2                                                (  pf0_spcie_cap_lane_equalization_control67_reg_addr_byte2                                              ) ,
       .pf0_spcie_cap_lane_equalization_control67_reg_addr_byte3                                                (  pf0_spcie_cap_lane_equalization_control67_reg_addr_byte3                                              ) ,
       .pf0_spcie_cap_lane_equalization_control89_reg_addr_byte0                                                (  pf0_spcie_cap_lane_equalization_control89_reg_addr_byte0                                              ) ,
       .pf0_spcie_cap_lane_equalization_control89_reg_addr_byte1                                                (  pf0_spcie_cap_lane_equalization_control89_reg_addr_byte1                                              ) ,
       .pf0_spcie_cap_lane_equalization_control89_reg_addr_byte2                                                (  pf0_spcie_cap_lane_equalization_control89_reg_addr_byte2                                              ) ,
       .pf0_spcie_cap_lane_equalization_control89_reg_addr_byte3                                                (  pf0_spcie_cap_lane_equalization_control89_reg_addr_byte3                                              ) ,
       .pf0_spcie_cap_spcie_cap_header_reg_addr_byte2                                                           (  pf0_spcie_cap_spcie_cap_header_reg_addr_byte2                                                         ) ,
       .pf0_spcie_cap_spcie_cap_header_reg_addr_byte3                                                           (  pf0_spcie_cap_spcie_cap_header_reg_addr_byte3                                                         ) ,
       .pf0_spcie_cap_version                                                                                   (  pf0_spcie_cap_version                                                                                 ) ,
       .pf0_spcie_next_offset                                                                                   (  pf0_spcie_next_offset                                                                                 ) ,
       .pf0_sriov_cap_shadow_sriov_initial_vfs_addr_byte0                                                       (  pf0_sriov_cap_shadow_sriov_initial_vfs_addr_byte0                                                     ) ,
       .pf0_sriov_cap_shadow_sriov_initial_vfs_addr_byte1                                                       (  pf0_sriov_cap_shadow_sriov_initial_vfs_addr_byte1                                                     ) ,
       .pf0_sriov_cap_shadow_sriov_vf_offset_position_addr_byte0                                                (  pf0_sriov_cap_shadow_sriov_vf_offset_position_addr_byte0                                              ) ,
       .pf0_sriov_cap_shadow_sriov_vf_offset_position_addr_byte1                                                (  pf0_sriov_cap_shadow_sriov_vf_offset_position_addr_byte1                                              ) ,
       .pf0_sriov_cap_shadow_sriov_vf_offset_position_addr_byte2                                                (  pf0_sriov_cap_shadow_sriov_vf_offset_position_addr_byte2                                              ) ,
       .pf0_sriov_cap_shadow_sriov_vf_offset_position_addr_byte3                                                (  pf0_sriov_cap_shadow_sriov_vf_offset_position_addr_byte3                                              ) ,
       .pf0_sriov_cap_shadow_vf_bar0_reg_addr_byte0                                                             (  pf0_sriov_cap_shadow_vf_bar0_reg_addr_byte0                                                           ) ,
       .pf0_sriov_cap_shadow_vf_bar0_reg_addr_byte1                                                             (  pf0_sriov_cap_shadow_vf_bar0_reg_addr_byte1                                                           ) ,
       .pf0_sriov_cap_shadow_vf_bar0_reg_addr_byte2                                                             (  pf0_sriov_cap_shadow_vf_bar0_reg_addr_byte2                                                           ) ,
       .pf0_sriov_cap_shadow_vf_bar0_reg_addr_byte3                                                             (  pf0_sriov_cap_shadow_vf_bar0_reg_addr_byte3                                                           ) ,
       .pf0_sriov_cap_shadow_vf_bar1_reg_addr_byte0                                                             (  pf0_sriov_cap_shadow_vf_bar1_reg_addr_byte0                                                           ) ,
       .pf0_sriov_cap_shadow_vf_bar1_reg_addr_byte1                                                             (  pf0_sriov_cap_shadow_vf_bar1_reg_addr_byte1                                                           ) ,
       .pf0_sriov_cap_shadow_vf_bar1_reg_addr_byte2                                                             (  pf0_sriov_cap_shadow_vf_bar1_reg_addr_byte2                                                           ) ,
       .pf0_sriov_cap_shadow_vf_bar1_reg_addr_byte3                                                             (  pf0_sriov_cap_shadow_vf_bar1_reg_addr_byte3                                                           ) ,
       .pf0_sriov_cap_shadow_vf_bar2_reg_addr_byte0                                                             (  pf0_sriov_cap_shadow_vf_bar2_reg_addr_byte0                                                           ) ,
       .pf0_sriov_cap_shadow_vf_bar2_reg_addr_byte1                                                             (  pf0_sriov_cap_shadow_vf_bar2_reg_addr_byte1                                                           ) ,
       .pf0_sriov_cap_shadow_vf_bar2_reg_addr_byte2                                                             (  pf0_sriov_cap_shadow_vf_bar2_reg_addr_byte2                                                           ) ,
       .pf0_sriov_cap_shadow_vf_bar2_reg_addr_byte3                                                             (  pf0_sriov_cap_shadow_vf_bar2_reg_addr_byte3                                                           ) ,
       .pf0_sriov_cap_shadow_vf_bar3_reg_addr_byte0                                                             (  pf0_sriov_cap_shadow_vf_bar3_reg_addr_byte0                                                           ) ,
       .pf0_sriov_cap_shadow_vf_bar3_reg_addr_byte1                                                             (  pf0_sriov_cap_shadow_vf_bar3_reg_addr_byte1                                                           ) ,
       .pf0_sriov_cap_shadow_vf_bar3_reg_addr_byte2                                                             (  pf0_sriov_cap_shadow_vf_bar3_reg_addr_byte2                                                           ) ,
       .pf0_sriov_cap_shadow_vf_bar3_reg_addr_byte3                                                             (  pf0_sriov_cap_shadow_vf_bar3_reg_addr_byte3                                                           ) ,
       .pf0_sriov_cap_shadow_vf_bar4_reg_addr_byte0                                                             (  pf0_sriov_cap_shadow_vf_bar4_reg_addr_byte0                                                           ) ,
       .pf0_sriov_cap_shadow_vf_bar4_reg_addr_byte1                                                             (  pf0_sriov_cap_shadow_vf_bar4_reg_addr_byte1                                                           ) ,
       .pf0_sriov_cap_shadow_vf_bar4_reg_addr_byte2                                                             (  pf0_sriov_cap_shadow_vf_bar4_reg_addr_byte2                                                           ) ,
       .pf0_sriov_cap_shadow_vf_bar4_reg_addr_byte3                                                             (  pf0_sriov_cap_shadow_vf_bar4_reg_addr_byte3                                                           ) ,
       .pf0_sriov_cap_shadow_vf_bar5_reg_addr_byte0                                                             (  pf0_sriov_cap_shadow_vf_bar5_reg_addr_byte0                                                           ) ,
       .pf0_sriov_cap_shadow_vf_bar5_reg_addr_byte1                                                             (  pf0_sriov_cap_shadow_vf_bar5_reg_addr_byte1                                                           ) ,
       .pf0_sriov_cap_shadow_vf_bar5_reg_addr_byte2                                                             (  pf0_sriov_cap_shadow_vf_bar5_reg_addr_byte2                                                           ) ,
       .pf0_sriov_cap_shadow_vf_bar5_reg_addr_byte3                                                             (  pf0_sriov_cap_shadow_vf_bar5_reg_addr_byte3                                                           ) ,
       .pf0_sriov_cap_sriov_bar1_enable_reg_addr_byte0                                                          (  pf0_sriov_cap_sriov_bar1_enable_reg_addr_byte0                                                        ) ,
       .pf0_sriov_cap_sriov_bar3_enable_reg_addr_byte0                                                          (  pf0_sriov_cap_sriov_bar3_enable_reg_addr_byte0                                                        ) ,
       .pf0_sriov_cap_sriov_bar5_enable_reg_addr_byte0                                                          (  pf0_sriov_cap_sriov_bar5_enable_reg_addr_byte0                                                        ) ,
       .pf0_sriov_cap_sriov_base_reg_addr_byte2                                                                 (  pf0_sriov_cap_sriov_base_reg_addr_byte2                                                               ) ,
       .pf0_sriov_cap_sriov_base_reg_addr_byte3                                                                 (  pf0_sriov_cap_sriov_base_reg_addr_byte3                                                               ) ,
       .pf0_sriov_cap_sriov_initial_vfs_addr_byte0                                                              (  pf0_sriov_cap_sriov_initial_vfs_addr_byte0                                                            ) ,
       .pf0_sriov_cap_sriov_initial_vfs_addr_byte1                                                              (  pf0_sriov_cap_sriov_initial_vfs_addr_byte1                                                            ) ,
       .pf0_sriov_cap_sriov_vf_offset_position_addr_byte0                                                       (  pf0_sriov_cap_sriov_vf_offset_position_addr_byte0                                                     ) ,
       .pf0_sriov_cap_sriov_vf_offset_position_addr_byte1                                                       (  pf0_sriov_cap_sriov_vf_offset_position_addr_byte1                                                     ) ,
       .pf0_sriov_cap_sriov_vf_offset_position_addr_byte2                                                       (  pf0_sriov_cap_sriov_vf_offset_position_addr_byte2                                                     ) ,
       .pf0_sriov_cap_sriov_vf_offset_position_addr_byte3                                                       (  pf0_sriov_cap_sriov_vf_offset_position_addr_byte3                                                     ) ,
       .pf0_sriov_cap_sup_page_sizes_reg_addr_byte0                                                             (  pf0_sriov_cap_sup_page_sizes_reg_addr_byte0                                                           ) ,
       .pf0_sriov_cap_sup_page_sizes_reg_addr_byte1                                                             (  pf0_sriov_cap_sup_page_sizes_reg_addr_byte1                                                           ) ,
       .pf0_sriov_cap_sup_page_sizes_reg_addr_byte2                                                             (  pf0_sriov_cap_sup_page_sizes_reg_addr_byte2                                                           ) ,
       .pf0_sriov_cap_sup_page_sizes_reg_addr_byte3                                                             (  pf0_sriov_cap_sup_page_sizes_reg_addr_byte3                                                           ) ,
       .pf0_sriov_cap_version                                                                                   (  pf0_sriov_cap_version                                                                                 ) ,
       .pf0_sriov_cap_vf_bar0_reg_addr_byte0                                                                    (  pf0_sriov_cap_vf_bar0_reg_addr_byte0                                                                  ) ,
       .pf0_sriov_cap_vf_bar1_reg_addr_byte0                                                                    (  pf0_sriov_cap_vf_bar1_reg_addr_byte0                                                                  ) ,
       .pf0_sriov_cap_vf_bar2_reg_addr_byte0                                                                    (  pf0_sriov_cap_vf_bar2_reg_addr_byte0                                                                  ) ,
       .pf0_sriov_cap_vf_bar3_reg_addr_byte0                                                                    (  pf0_sriov_cap_vf_bar3_reg_addr_byte0                                                                  ) ,
       .pf0_sriov_cap_vf_bar4_reg_addr_byte0                                                                    (  pf0_sriov_cap_vf_bar4_reg_addr_byte0                                                                  ) ,
       .pf0_sriov_cap_vf_bar5_reg_addr_byte0                                                                    (  pf0_sriov_cap_vf_bar5_reg_addr_byte0                                                                  ) ,
       .pf0_sriov_cap_vf_device_id_reg_addr_byte2                                                               (  pf0_sriov_cap_vf_device_id_reg_addr_byte2                                                             ) ,
       .pf0_sriov_cap_vf_device_id_reg_addr_byte3                                                               (  pf0_sriov_cap_vf_device_id_reg_addr_byte3                                                             ) ,
       .pf0_sriov_initial_vfs_ari_cs2                                                                           (  pf0_sriov_initial_vfs_ari_cs2                                                                         ) ,
       .pf0_sriov_initial_vfs_nonari                                                                            (  pf0_sriov_initial_vfs_nonari                                                                          ) ,
       .pf0_sriov_next_offset                                                                                   (  pf0_sriov_next_offset                                                                                 ) ,
       .pf0_sriov_sup_page_size                                                                                 (  lcl_int_pf0_sriov_sup_page_size                                                                       ) ,
       .pf0_sriov_vf_bar0_mask                                                                                  (  pf0_sriov_vf_bar0_mask                                                                                ) ,
       .pf0_sriov_vf_bar0_prefetch                                                                              (  pf0_sriov_vf_bar0_prefetch                                                                            ) ,
       .pf0_sriov_vf_bar0_start                                                                                 (  pf0_sriov_vf_bar0_start                                                                               ) ,
       .pf0_sriov_vf_bar0_type                                                                                  (  pf0_sriov_vf_bar0_type                                                                                ) ,
       .pf0_sriov_vf_bar1_dummy_mask_7_1                                                                        (  pf0_sriov_vf_bar1_dummy_mask_7_1                                                                      ) ,
       .pf0_sriov_vf_bar1_enabled                                                                               (  pf0_sriov_vf_bar1_enabled                                                                             ) ,
       .pf0_sriov_vf_bar1_mask                                                                                  (  pf0_sriov_vf_bar1_mask                                                                                ) ,
       .pf0_sriov_vf_bar1_prefetch                                                                              (  pf0_sriov_vf_bar1_prefetch                                                                            ) ,
       .pf0_sriov_vf_bar1_start                                                                                 (  pf0_sriov_vf_bar1_start                                                                               ) ,
       .pf0_sriov_vf_bar1_type                                                                                  (  pf0_sriov_vf_bar1_type                                                                                ) ,
       .pf0_sriov_vf_bar2_mask                                                                                  (  pf0_sriov_vf_bar2_mask                                                                                ) ,
       .pf0_sriov_vf_bar2_prefetch                                                                              (  pf0_sriov_vf_bar2_prefetch                                                                            ) ,
       .pf0_sriov_vf_bar2_start                                                                                 (  pf0_sriov_vf_bar2_start                                                                               ) ,
       .pf0_sriov_vf_bar2_type                                                                                  (  pf0_sriov_vf_bar2_type                                                                                ) ,
       .pf0_sriov_vf_bar3_dummy_mask_7_1                                                                        (  pf0_sriov_vf_bar3_dummy_mask_7_1                                                                      ) ,
       .pf0_sriov_vf_bar3_enabled                                                                               (  pf0_sriov_vf_bar3_enabled                                                                             ) ,
       .pf0_sriov_vf_bar3_mask                                                                                  (  pf0_sriov_vf_bar3_mask                                                                                ) ,
       .pf0_sriov_vf_bar3_prefetch                                                                              (  pf0_sriov_vf_bar3_prefetch                                                                            ) ,
       .pf0_sriov_vf_bar3_start                                                                                 (  pf0_sriov_vf_bar3_start                                                                               ) ,
       .pf0_sriov_vf_bar3_type                                                                                  (  pf0_sriov_vf_bar3_type                                                                                ) ,
       .pf0_sriov_vf_bar4_mask                                                                                  (  pf0_sriov_vf_bar4_mask                                                                                ) ,
       .pf0_sriov_vf_bar4_prefetch                                                                              (  pf0_sriov_vf_bar4_prefetch                                                                            ) ,
       .pf0_sriov_vf_bar4_start                                                                                 (  pf0_sriov_vf_bar4_start                                                                               ) ,
       .pf0_sriov_vf_bar4_type                                                                                  (  pf0_sriov_vf_bar4_type                                                                                ) ,
       .pf0_sriov_vf_bar5_dummy_mask_7_1                                                                        (  pf0_sriov_vf_bar5_dummy_mask_7_1                                                                      ) ,
       .pf0_sriov_vf_bar5_enabled                                                                               (  pf0_sriov_vf_bar5_enabled                                                                             ) ,
       .pf0_sriov_vf_bar5_mask                                                                                  (  pf0_sriov_vf_bar5_mask                                                                                ) ,
       .pf0_sriov_vf_bar5_prefetch                                                                              (  pf0_sriov_vf_bar5_prefetch                                                                            ) ,
       .pf0_sriov_vf_bar5_start                                                                                 (  pf0_sriov_vf_bar5_start                                                                               ) ,
       .pf0_sriov_vf_bar5_type                                                                                  (  pf0_sriov_vf_bar5_type                                                                                ) ,
       .pf0_sriov_vf_device_id                                                                                  (  pf0_sriov_vf_device_id                                                                                ) ,
       .pf0_sriov_vf_offset_ari_cs2                                                                             (  pf0_sriov_vf_offset_ari_cs2                                                                           ) ,
       .pf0_sriov_vf_offset_nonari                                                                              (  pf0_sriov_vf_offset_nonari                                                                            ) ,
       .pf0_sriov_vf_stride_nonari                                                                              (  pf0_sriov_vf_stride_nonari                                                                            ) ,
       .pf0_subclass_code                                                                                       (  pf0_subclass_code                                                                                     ) ,
       .pf0_subsys_dev_id                                                                                       (  pf0_subsys_dev_id                                                                                     ) ,
       .pf0_subsys_vendor_id                                                                                    (  pf0_subsys_vendor_id                                                                                  ) ,
       .pf0_timer_mod_flow_control                                                                              (  pf0_timer_mod_flow_control                                                                            ) ,
       .pf0_timer_mod_flow_control_en                                                                           (  pf0_timer_mod_flow_control_en                                                                         ) ,
       .pf0_tph_cap_tph_ext_cap_hdr_reg_addr_byte2                                                              (  pf0_tph_cap_tph_ext_cap_hdr_reg_addr_byte2                                                            ) ,
       .pf0_tph_cap_tph_ext_cap_hdr_reg_addr_byte3                                                              (  pf0_tph_cap_tph_ext_cap_hdr_reg_addr_byte3                                                            ) ,
       .pf0_tph_cap_tph_req_cap_reg_addr_byte0                                                                  (  pf0_tph_cap_tph_req_cap_reg_addr_byte0                                                                ) ,
       .pf0_tph_cap_tph_req_cap_reg_addr_byte1                                                                  (  pf0_tph_cap_tph_req_cap_reg_addr_byte1                                                                ) ,
       .pf0_tph_cap_tph_req_cap_reg_addr_byte2                                                                  (  pf0_tph_cap_tph_req_cap_reg_addr_byte2                                                                ) ,
       .pf0_tph_cap_tph_req_cap_reg_addr_byte3                                                                  (  pf0_tph_cap_tph_req_cap_reg_addr_byte3                                                                ) ,
       .pf0_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte0                                                       (  pf0_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte0                                                     ) ,
       .pf0_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte1                                                       (  pf0_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte1                                                     ) ,
       .pf0_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte2                                                       (  pf0_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte2                                                     ) ,
       .pf0_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte3                                                       (  pf0_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte3                                                     ) ,
       .pf0_tph_req_cap_int_vec                                                                                 (  pf0_tph_req_cap_int_vec                                                                               ) ,
       .pf0_tph_req_cap_int_vec_vfcomm_cs2                                                                      (  pf0_tph_req_cap_int_vec_vfcomm_cs2                                                                    ) ,
       .pf0_tph_req_cap_reg_rsvdp_11                                                                            (  pf0_tph_req_cap_reg_rsvdp_11                                                                          ) ,
       .pf0_tph_req_cap_reg_rsvdp_27                                                                            (  pf0_tph_req_cap_reg_rsvdp_27                                                                          ) ,
       .pf0_tph_req_cap_reg_rsvdp_3                                                                             (  pf0_tph_req_cap_reg_rsvdp_3                                                                           ) ,
       .pf0_tph_req_cap_reg_vfcomm_cs2_rsvdp_11_vfcomm_cs2                                                      (  pf0_tph_req_cap_reg_vfcomm_cs2_rsvdp_11_vfcomm_cs2                                                    ) ,
       .pf0_tph_req_cap_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                                                      (  pf0_tph_req_cap_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                                                    ) ,
       .pf0_tph_req_cap_reg_vfcomm_cs2_rsvdp_3_vfcomm_cs2                                                       (  pf0_tph_req_cap_reg_vfcomm_cs2_rsvdp_3_vfcomm_cs2                                                     ) ,
       .pf0_tph_req_cap_st_table_loc_0                                                                          (  pf0_tph_req_cap_st_table_loc_0                                                                        ) ,
       .pf0_tph_req_cap_st_table_loc_0_vfcomm_cs2                                                               (  pf0_tph_req_cap_st_table_loc_0_vfcomm_cs2                                                             ) ,
       .pf0_tph_req_cap_st_table_loc_1                                                                          (  pf0_tph_req_cap_st_table_loc_1                                                                        ) ,
       .pf0_tph_req_cap_st_table_loc_1_vfcomm_cs2                                                               (  pf0_tph_req_cap_st_table_loc_1_vfcomm_cs2                                                             ) ,
       .pf0_tph_req_cap_st_table_size                                                                           (  pf0_tph_req_cap_st_table_size                                                                         ) ,
       .pf0_tph_req_cap_st_table_size_vfcomm_cs2                                                                (  pf0_tph_req_cap_st_table_size_vfcomm_cs2                                                              ) ,
       .pf0_tph_req_cap_ver                                                                                     (  pf0_tph_req_cap_ver                                                                                   ) ,
       .pf0_tph_req_device_spec                                                                                 (  pf0_tph_req_device_spec                                                                               ) ,
       .pf0_tph_req_device_spec_vfcomm_cs2                                                                      (  pf0_tph_req_device_spec_vfcomm_cs2                                                                    ) ,
       .pf0_tph_req_extended_tph                                                                                (  pf0_tph_req_extended_tph                                                                              ) ,
       .pf0_tph_req_extended_tph_vfcomm_cs2                                                                     (  pf0_tph_req_extended_tph_vfcomm_cs2                                                                   ) ,
       .pf0_tph_req_next_ptr                                                                                    (  pf0_tph_req_next_ptr                                                                                  ) ,
       .pf0_tph_req_no_st_mode                                                                                  (  pf0_tph_req_no_st_mode                                                                                ) ,
       .pf0_tph_req_no_st_mode_vfcomm_cs2                                                                       (  pf0_tph_req_no_st_mode_vfcomm_cs2                                                                     ) ,
       .pf0_type0_hdr_bar0_mask_reg_addr_byte0                                                                  (  pf0_type0_hdr_bar0_mask_reg_addr_byte0                                                                ) ,
       .pf0_type0_hdr_bar0_mask_reg_addr_byte1                                                                  (  pf0_type0_hdr_bar0_mask_reg_addr_byte1                                                                ) ,
       .pf0_type0_hdr_bar0_mask_reg_addr_byte2                                                                  (  pf0_type0_hdr_bar0_mask_reg_addr_byte2                                                                ) ,
       .pf0_type0_hdr_bar0_mask_reg_addr_byte3                                                                  (  pf0_type0_hdr_bar0_mask_reg_addr_byte3                                                                ) ,
       .pf0_type0_hdr_bar0_reg_addr_byte0                                                                       (  pf0_type0_hdr_bar0_reg_addr_byte0                                                                     ) ,
       .pf0_type0_hdr_bar1_enable_reg_addr_byte0                                                                (  pf0_type0_hdr_bar1_enable_reg_addr_byte0                                                              ) ,
       .pf0_type0_hdr_bar1_mask_reg_addr_byte0                                                                  (  pf0_type0_hdr_bar1_mask_reg_addr_byte0                                                                ) ,
       .pf0_type0_hdr_bar1_mask_reg_addr_byte1                                                                  (  pf0_type0_hdr_bar1_mask_reg_addr_byte1                                                                ) ,
       .pf0_type0_hdr_bar1_mask_reg_addr_byte2                                                                  (  pf0_type0_hdr_bar1_mask_reg_addr_byte2                                                                ) ,
       .pf0_type0_hdr_bar1_mask_reg_addr_byte3                                                                  (  pf0_type0_hdr_bar1_mask_reg_addr_byte3                                                                ) ,
       .pf0_type0_hdr_bar1_reg_addr_byte0                                                                       (  pf0_type0_hdr_bar1_reg_addr_byte0                                                                     ) ,
       .pf0_type0_hdr_bar2_mask_reg_addr_byte0                                                                  (  pf0_type0_hdr_bar2_mask_reg_addr_byte0                                                                ) ,
       .pf0_type0_hdr_bar2_mask_reg_addr_byte1                                                                  (  pf0_type0_hdr_bar2_mask_reg_addr_byte1                                                                ) ,
       .pf0_type0_hdr_bar2_mask_reg_addr_byte2                                                                  (  pf0_type0_hdr_bar2_mask_reg_addr_byte2                                                                ) ,
       .pf0_type0_hdr_bar2_mask_reg_addr_byte3                                                                  (  pf0_type0_hdr_bar2_mask_reg_addr_byte3                                                                ) ,
       .pf0_type0_hdr_bar2_reg_addr_byte0                                                                       (  pf0_type0_hdr_bar2_reg_addr_byte0                                                                     ) ,
       .pf0_type0_hdr_bar3_enable_reg_addr_byte0                                                                (  pf0_type0_hdr_bar3_enable_reg_addr_byte0                                                              ) ,
       .pf0_type0_hdr_bar3_mask_reg_addr_byte0                                                                  (  pf0_type0_hdr_bar3_mask_reg_addr_byte0                                                                ) ,
       .pf0_type0_hdr_bar3_mask_reg_addr_byte1                                                                  (  pf0_type0_hdr_bar3_mask_reg_addr_byte1                                                                ) ,
       .pf0_type0_hdr_bar3_mask_reg_addr_byte2                                                                  (  pf0_type0_hdr_bar3_mask_reg_addr_byte2                                                                ) ,
       .pf0_type0_hdr_bar3_mask_reg_addr_byte3                                                                  (  pf0_type0_hdr_bar3_mask_reg_addr_byte3                                                                ) ,
       .pf0_type0_hdr_bar3_reg_addr_byte0                                                                       (  pf0_type0_hdr_bar3_reg_addr_byte0                                                                     ) ,
       .pf0_type0_hdr_bar4_mask_reg_addr_byte0                                                                  (  pf0_type0_hdr_bar4_mask_reg_addr_byte0                                                                ) ,
       .pf0_type0_hdr_bar4_mask_reg_addr_byte1                                                                  (  pf0_type0_hdr_bar4_mask_reg_addr_byte1                                                                ) ,
       .pf0_type0_hdr_bar4_mask_reg_addr_byte2                                                                  (  pf0_type0_hdr_bar4_mask_reg_addr_byte2                                                                ) ,
       .pf0_type0_hdr_bar4_mask_reg_addr_byte3                                                                  (  pf0_type0_hdr_bar4_mask_reg_addr_byte3                                                                ) ,
       .pf0_type0_hdr_bar4_reg_addr_byte0                                                                       (  pf0_type0_hdr_bar4_reg_addr_byte0                                                                     ) ,
       .pf0_type0_hdr_bar5_enable_reg_addr_byte0                                                                (  pf0_type0_hdr_bar5_enable_reg_addr_byte0                                                              ) ,
       .pf0_type0_hdr_bar5_mask_reg_addr_byte0                                                                  (  pf0_type0_hdr_bar5_mask_reg_addr_byte0                                                                ) ,
       .pf0_type0_hdr_bar5_mask_reg_addr_byte1                                                                  (  pf0_type0_hdr_bar5_mask_reg_addr_byte1                                                                ) ,
       .pf0_type0_hdr_bar5_mask_reg_addr_byte2                                                                  (  pf0_type0_hdr_bar5_mask_reg_addr_byte2                                                                ) ,
       .pf0_type0_hdr_bar5_mask_reg_addr_byte3                                                                  (  pf0_type0_hdr_bar5_mask_reg_addr_byte3                                                                ) ,
       .pf0_type0_hdr_bar5_reg_addr_byte0                                                                       (  pf0_type0_hdr_bar5_reg_addr_byte0                                                                     ) ,
       .pf0_type0_hdr_bist_header_type_latency_cache_line_size_reg_addr_byte2                                   (  pf0_type0_hdr_bist_header_type_latency_cache_line_size_reg_addr_byte2                                 ) ,
       .pf0_type0_hdr_cardbus_cis_ptr_reg_addr_byte0                                                            (  pf0_type0_hdr_cardbus_cis_ptr_reg_addr_byte0                                                          ) ,
       .pf0_type0_hdr_cardbus_cis_ptr_reg_addr_byte1                                                            (  pf0_type0_hdr_cardbus_cis_ptr_reg_addr_byte1                                                          ) ,
       .pf0_type0_hdr_cardbus_cis_ptr_reg_addr_byte2                                                            (  pf0_type0_hdr_cardbus_cis_ptr_reg_addr_byte2                                                          ) ,
       .pf0_type0_hdr_cardbus_cis_ptr_reg_addr_byte3                                                            (  pf0_type0_hdr_cardbus_cis_ptr_reg_addr_byte3                                                          ) ,
       .pf0_type0_hdr_class_code_revision_id_addr_byte0                                                         (  pf0_type0_hdr_class_code_revision_id_addr_byte0                                                       ) ,
       .pf0_type0_hdr_class_code_revision_id_addr_byte1                                                         (  pf0_type0_hdr_class_code_revision_id_addr_byte1                                                       ) ,
       .pf0_type0_hdr_class_code_revision_id_addr_byte2                                                         (  pf0_type0_hdr_class_code_revision_id_addr_byte2                                                       ) ,
       .pf0_type0_hdr_class_code_revision_id_addr_byte3                                                         (  pf0_type0_hdr_class_code_revision_id_addr_byte3                                                       ) ,
       .pf0_type0_hdr_device_id_vendor_id_reg_addr_byte0                                                        (  pf0_type0_hdr_device_id_vendor_id_reg_addr_byte0                                                      ) ,
       .pf0_type0_hdr_device_id_vendor_id_reg_addr_byte1                                                        (  pf0_type0_hdr_device_id_vendor_id_reg_addr_byte1                                                      ) ,
       .pf0_type0_hdr_device_id_vendor_id_reg_addr_byte2                                                        (  pf0_type0_hdr_device_id_vendor_id_reg_addr_byte2                                                      ) ,
       .pf0_type0_hdr_device_id_vendor_id_reg_addr_byte3                                                        (  pf0_type0_hdr_device_id_vendor_id_reg_addr_byte3                                                      ) ,
       .pf0_type0_hdr_exp_rom_bar_mask_reg_addr_byte0                                                           (  pf0_type0_hdr_exp_rom_bar_mask_reg_addr_byte0                                                         ) ,
       .pf0_type0_hdr_exp_rom_bar_mask_reg_addr_byte1                                                           (  pf0_type0_hdr_exp_rom_bar_mask_reg_addr_byte1                                                         ) ,
       .pf0_type0_hdr_exp_rom_bar_mask_reg_addr_byte2                                                           (  pf0_type0_hdr_exp_rom_bar_mask_reg_addr_byte2                                                         ) ,
       .pf0_type0_hdr_exp_rom_bar_mask_reg_addr_byte3                                                           (  pf0_type0_hdr_exp_rom_bar_mask_reg_addr_byte3                                                         ) ,
       .pf0_type0_hdr_exp_rom_base_addr_reg_addr_byte0                                                          (  pf0_type0_hdr_exp_rom_base_addr_reg_addr_byte0                                                        ) ,
       .pf0_type0_hdr_max_latency_min_grant_interrupt_pin_interrupt_line_reg_addr_byte1                         (  pf0_type0_hdr_max_latency_min_grant_interrupt_pin_interrupt_line_reg_addr_byte1                       ) ,
       .pf0_type0_hdr_pci_cap_ptr_reg_addr_byte0                                                                (  pf0_type0_hdr_pci_cap_ptr_reg_addr_byte0                                                              ) ,
       .pf0_type0_hdr_rp_exp_rom_bar_mask_reg_addr_byte0                                                        (  pf0_type0_hdr_rp_exp_rom_bar_mask_reg_addr_byte0                                                      ) ,
       .pf0_type0_hdr_rp_exp_rom_bar_mask_reg_addr_byte1                                                        (  pf0_type0_hdr_rp_exp_rom_bar_mask_reg_addr_byte1                                                      ) ,
       .pf0_type0_hdr_rp_exp_rom_bar_mask_reg_addr_byte2                                                        (  pf0_type0_hdr_rp_exp_rom_bar_mask_reg_addr_byte2                                                      ) ,
       .pf0_type0_hdr_rp_exp_rom_bar_mask_reg_addr_byte3                                                        (  pf0_type0_hdr_rp_exp_rom_bar_mask_reg_addr_byte3                                                      ) ,
       .pf0_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte0                                           (  pf0_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte0                                         ) ,
       .pf0_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte1                                           (  pf0_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte1                                         ) ,
       .pf0_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte2                                           (  pf0_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte2                                         ) ,
       .pf0_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte3                                           (  pf0_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte3                                         ) ,
       .pf0_usp_rx_preset_hint0                                                                                 (  pf0_usp_rx_preset_hint0                                                                               ) ,
       .pf0_usp_rx_preset_hint1                                                                                 (  pf0_usp_rx_preset_hint1                                                                               ) ,
       .pf0_usp_rx_preset_hint10                                                                                (  pf0_usp_rx_preset_hint10                                                                              ) ,
       .pf0_usp_rx_preset_hint11                                                                                (  pf0_usp_rx_preset_hint11                                                                              ) ,
       .pf0_usp_rx_preset_hint12                                                                                (  pf0_usp_rx_preset_hint12                                                                              ) ,
       .pf0_usp_rx_preset_hint13                                                                                (  pf0_usp_rx_preset_hint13                                                                              ) ,
       .pf0_usp_rx_preset_hint14                                                                                (  pf0_usp_rx_preset_hint14                                                                              ) ,
       .pf0_usp_rx_preset_hint15                                                                                (  pf0_usp_rx_preset_hint15                                                                              ) ,
       .pf0_usp_rx_preset_hint2                                                                                 (  pf0_usp_rx_preset_hint2                                                                               ) ,
       .pf0_usp_rx_preset_hint3                                                                                 (  pf0_usp_rx_preset_hint3                                                                               ) ,
       .pf0_usp_rx_preset_hint4                                                                                 (  pf0_usp_rx_preset_hint4                                                                               ) ,
       .pf0_usp_rx_preset_hint5                                                                                 (  pf0_usp_rx_preset_hint5                                                                               ) ,
       .pf0_usp_rx_preset_hint6                                                                                 (  pf0_usp_rx_preset_hint6                                                                               ) ,
       .pf0_usp_rx_preset_hint7                                                                                 (  pf0_usp_rx_preset_hint7                                                                               ) ,
       .pf0_usp_rx_preset_hint8                                                                                 (  pf0_usp_rx_preset_hint8                                                                               ) ,
       .pf0_usp_rx_preset_hint9                                                                                 (  pf0_usp_rx_preset_hint9                                                                               ) ,
       .pf0_usp_tx_preset0                                                                                      (  pf0_usp_tx_preset0                                                                                    ) ,
       .pf0_usp_tx_preset1                                                                                      (  pf0_usp_tx_preset1                                                                                    ) ,
       .pf0_usp_tx_preset10                                                                                     (  pf0_usp_tx_preset10                                                                                   ) ,
       .pf0_usp_tx_preset11                                                                                     (  pf0_usp_tx_preset11                                                                                   ) ,
       .pf0_usp_tx_preset12                                                                                     (  pf0_usp_tx_preset12                                                                                   ) ,
       .pf0_usp_tx_preset13                                                                                     (  pf0_usp_tx_preset13                                                                                   ) ,
       .pf0_usp_tx_preset14                                                                                     (  pf0_usp_tx_preset14                                                                                   ) ,
       .pf0_usp_tx_preset15                                                                                     (  pf0_usp_tx_preset15                                                                                   ) ,
       .pf0_usp_tx_preset2                                                                                      (  pf0_usp_tx_preset2                                                                                    ) ,
       .pf0_usp_tx_preset3                                                                                      (  pf0_usp_tx_preset3                                                                                    ) ,
       .pf0_usp_tx_preset4                                                                                      (  pf0_usp_tx_preset4                                                                                    ) ,
       .pf0_usp_tx_preset5                                                                                      (  pf0_usp_tx_preset5                                                                                    ) ,
       .pf0_usp_tx_preset6                                                                                      (  pf0_usp_tx_preset6                                                                                    ) ,
       .pf0_usp_tx_preset7                                                                                      (  pf0_usp_tx_preset7                                                                                    ) ,
       .pf0_usp_tx_preset8                                                                                      (  pf0_usp_tx_preset8                                                                                    ) ,
       .pf0_usp_tx_preset9                                                                                      (  pf0_usp_tx_preset9                                                                                    ) ,
       .pf0_vc0_cpl_data_credit                                                                                 (  pf0_vc0_cpl_data_credit                                                                               ) ,
       .pf0_vc0_cpl_header_credit                                                                               (  pf0_vc0_cpl_header_credit                                                                             ) ,
       .pf0_vc0_cpl_tlp_q_mode                                                                                  (  pf0_vc0_cpl_tlp_q_mode                                                                                ) ,
       .pf0_vc0_np_data_credit                                                                                  (  pf0_vc0_np_data_credit                                                                                ) ,
       .pf0_vc0_np_header_credit                                                                                (  pf0_vc0_np_header_credit                                                                              ) ,
       .pf0_vc0_np_tlp_q_mode                                                                                   (  pf0_vc0_np_tlp_q_mode                                                                                 ) ,
       .pf0_vc0_p_data_credit                                                                                   (  pf0_vc0_p_data_credit                                                                                 ) ,
       .pf0_vc0_p_header_credit                                                                                 (  pf0_vc0_p_header_credit                                                                               ) ,
       .pf0_vc0_p_tlp_q_mode                                                                                    (  pf0_vc0_p_tlp_q_mode                                                                                  ) ,
       .pf0_vc_cap_vc_base_addr_byte2                                                                           (  pf0_vc_cap_vc_base_addr_byte2                                                                         ) ,
       .pf0_vc_cap_vc_base_addr_byte3                                                                           (  pf0_vc_cap_vc_base_addr_byte3                                                                         ) ,
       .pf0_vc_cap_version                                                                                      (  pf0_vc_cap_version                                                                                    ) ,
       .pf0_vc_next_offset                                                                                      (  pf0_vc_next_offset                                                                                    ) ,
       .pf0_vendor_specific_dllp_req                                                                            (  pf0_vendor_specific_dllp_req                                                                          ) ,
       .pf0_vf_bar0_reg_rsvdp_0                                                                                 (  pf0_vf_bar0_reg_rsvdp_0                                                                               ) ,
       .pf0_vf_bar1_reg_rsvdp_0                                                                                 (  pf0_vf_bar1_reg_rsvdp_0                                                                               ) ,
       .pf0_vf_bar2_reg_rsvdp_0                                                                                 (  pf0_vf_bar2_reg_rsvdp_0                                                                               ) ,
       .pf0_vf_bar3_reg_rsvdp_0                                                                                 (  pf0_vf_bar3_reg_rsvdp_0                                                                               ) ,
       .pf0_vf_bar4_reg_rsvdp_0                                                                                 (  pf0_vf_bar4_reg_rsvdp_0                                                                               ) ,
       .pf0_vf_bar5_reg_rsvdp_0                                                                                 (  pf0_vf_bar5_reg_rsvdp_0                                                                               ) ,
       .pf1_aer_cap_aer_ext_cap_hdr_off_addr_byte2                                                              (  pf1_aer_cap_aer_ext_cap_hdr_off_addr_byte2                                                            ) ,
       .pf1_aer_cap_aer_ext_cap_hdr_off_addr_byte3                                                              (  pf1_aer_cap_aer_ext_cap_hdr_off_addr_byte3                                                            ) ,
       .pf1_aer_cap_version                                                                                     (  pf1_aer_cap_version                                                                                   ) ,
       .pf1_aer_next_offset                                                                                     (  pf1_aer_next_offset                                                                                   ) ,
       .pf1_ari_cap_ari_base_addr_byte2                                                                         (  pf1_ari_cap_ari_base_addr_byte2                                                                       ) ,
       .pf1_ari_cap_ari_base_addr_byte3                                                                         (  pf1_ari_cap_ari_base_addr_byte3                                                                       ) ,
       .pf1_ari_cap_version                                                                                     (  pf1_ari_cap_version                                                                                   ) ,
       .pf1_ari_next_offset                                                                                     (  pf1_ari_next_offset                                                                                   ) ,
       .pf1_ats_cap_ats_cap_hdr_reg_addr_byte2                                                                  (  pf1_ats_cap_ats_cap_hdr_reg_addr_byte2                                                                ) ,
       .pf1_ats_cap_ats_cap_hdr_reg_addr_byte3                                                                  (  pf1_ats_cap_ats_cap_hdr_reg_addr_byte3                                                                ) ,
       .pf1_ats_cap_ats_capabilities_ctrl_reg_addr_byte0                                                        (  pf1_ats_cap_ats_capabilities_ctrl_reg_addr_byte0                                                      ) ,
       .pf1_ats_cap_version                                                                                     (  pf1_ats_cap_version                                                                                   ) ,
       .pf1_ats_capabilities_ctrl_reg_rsvdp_7                                                                   (  pf1_ats_capabilities_ctrl_reg_rsvdp_7                                                                 ) ,
       .pf1_ats_next_offset                                                                                     (  pf1_ats_next_offset                                                                                   ) ,
       .pf1_aux_curr                                                                                            (  pf1_aux_curr                                                                                          ) ,
       .pf1_bar0_mem_io                                                                                         (  pf1_bar0_mem_io                                                                                       ) ,
       .pf1_bar0_prefetch                                                                                       (  pf1_bar0_prefetch                                                                                     ) ,
       .pf1_bar0_start                                                                                          (  pf1_bar0_start                                                                                        ) ,
       .pf1_bar0_type                                                                                           (  pf1_bar0_type                                                                                         ) ,
       .pf1_bar1_mem_io                                                                                         (  pf1_bar1_mem_io                                                                                       ) ,
       .pf1_bar1_prefetch                                                                                       (  pf1_bar1_prefetch                                                                                     ) ,
       .pf1_bar1_start                                                                                          (  pf1_bar1_start                                                                                        ) ,
       .pf1_bar1_type                                                                                           (  pf1_bar1_type                                                                                         ) ,
       .pf1_bar2_mem_io                                                                                         (  pf1_bar2_mem_io                                                                                       ) ,
       .pf1_bar2_prefetch                                                                                       (  pf1_bar2_prefetch                                                                                     ) ,
       .pf1_bar2_start                                                                                          (  pf1_bar2_start                                                                                        ) ,
       .pf1_bar2_type                                                                                           (  pf1_bar2_type                                                                                         ) ,
       .pf1_bar3_mem_io                                                                                         (  pf1_bar3_mem_io                                                                                       ) ,
       .pf1_bar3_prefetch                                                                                       (  pf1_bar3_prefetch                                                                                     ) ,
       .pf1_bar3_start                                                                                          (  pf1_bar3_start                                                                                        ) ,
       .pf1_bar3_type                                                                                           (  pf1_bar3_type                                                                                         ) ,
       .pf1_bar4_mem_io                                                                                         (  pf1_bar4_mem_io                                                                                       ) ,
       .pf1_bar4_prefetch                                                                                       (  pf1_bar4_prefetch                                                                                     ) ,
       .pf1_bar4_start                                                                                          (  pf1_bar4_start                                                                                        ) ,
       .pf1_bar4_type                                                                                           (  pf1_bar4_type                                                                                         ) ,
       .pf1_bar5_mem_io                                                                                         (  pf1_bar5_mem_io                                                                                       ) ,
       .pf1_bar5_prefetch                                                                                       (  pf1_bar5_prefetch                                                                                     ) ,
       .pf1_bar5_start                                                                                          (  pf1_bar5_start                                                                                        ) ,
       .pf1_bar5_type                                                                                           (  pf1_bar5_type                                                                                         ) ,
       .pf1_base_class_code                                                                                     (  pf1_base_class_code                                                                                   ) ,
       .pf1_cap_id_nxt_ptr_reg_rsvdp_20                                                                         (  pf1_cap_id_nxt_ptr_reg_rsvdp_20                                                                       ) ,
       .pf1_cap_pointer                                                                                         (  pf1_cap_pointer                                                                                       ) ,
       .pf1_cardbus_cis_pointer                                                                                 (  lcl_int_pf1_cardbus_cis_pointer                                                                       ) ,
       .pf1_con_status_reg_rsvdp_2                                                                              (  pf1_con_status_reg_rsvdp_2                                                                            ) ,
       .pf1_con_status_reg_rsvdp_4                                                                              (  pf1_con_status_reg_rsvdp_4                                                                            ) ,
       .pf1_d1_support                                                                                          (  pf1_d1_support                                                                                        ) ,
       .pf1_d2_support                                                                                          (  pf1_d2_support                                                                                        ) ,
       .pf1_dbi_reserved_0                                                                                      (  pf1_dbi_reserved_0                                                                                    ) ,
       .pf1_dbi_reserved_1                                                                                      (  pf1_dbi_reserved_1                                                                                    ) ,
       .pf1_dbi_reserved_10                                                                                     (  pf1_dbi_reserved_10                                                                                   ) ,
       .pf1_dbi_reserved_11                                                                                     (  pf1_dbi_reserved_11                                                                                   ) ,
       .pf1_dbi_reserved_12                                                                                     (  pf1_dbi_reserved_12                                                                                   ) ,
       .pf1_dbi_reserved_13                                                                                     (  pf1_dbi_reserved_13                                                                                   ) ,
       .pf1_dbi_reserved_14                                                                                     (  pf1_dbi_reserved_14                                                                                   ) ,
       .pf1_dbi_reserved_15                                                                                     (  pf1_dbi_reserved_15                                                                                   ) ,
       .pf1_dbi_reserved_16                                                                                     (  pf1_dbi_reserved_16                                                                                   ) ,
       .pf1_dbi_reserved_17                                                                                     (  pf1_dbi_reserved_17                                                                                   ) ,
       .pf1_dbi_reserved_18                                                                                     (  pf1_dbi_reserved_18                                                                                   ) ,
       .pf1_dbi_reserved_19                                                                                     (  pf1_dbi_reserved_19                                                                                   ) ,
       .pf1_dbi_reserved_2                                                                                      (  pf1_dbi_reserved_2                                                                                    ) ,
       .pf1_dbi_reserved_3                                                                                      (  pf1_dbi_reserved_3                                                                                    ) ,
       .pf1_dbi_reserved_4                                                                                      (  pf1_dbi_reserved_4                                                                                    ) ,
       .pf1_dbi_reserved_5                                                                                      (  pf1_dbi_reserved_5                                                                                    ) ,
       .pf1_dbi_reserved_6                                                                                      (  pf1_dbi_reserved_6                                                                                    ) ,
       .pf1_dbi_reserved_7                                                                                      (  pf1_dbi_reserved_7                                                                                    ) ,
       .pf1_dbi_reserved_8                                                                                      (  pf1_dbi_reserved_8                                                                                    ) ,
       .pf1_dbi_reserved_9                                                                                      (  pf1_dbi_reserved_9                                                                                    ) ,
       .pf1_device_capabilities_reg_rsvdp_12                                                                    (  pf1_device_capabilities_reg_rsvdp_12                                                                  ) ,
       .pf1_device_capabilities_reg_rsvdp_16                                                                    (  pf1_device_capabilities_reg_rsvdp_16                                                                  ) ,
       .pf1_device_capabilities_reg_rsvdp_29                                                                    (  pf1_device_capabilities_reg_rsvdp_29                                                                  ) ,
       .pf1_dsi                                                                                                 (  pf1_dsi                                                                                               ) ,
       .pf1_exp_rom_bar_mask_reg_rsvdp_1                                                                        (  pf1_exp_rom_bar_mask_reg_rsvdp_1                                                                      ) ,
       .pf1_exp_rom_base_addr_reg_rsvdp_1                                                                       (  pf1_exp_rom_base_addr_reg_rsvdp_1                                                                     ) ,
       .pf1_forward_user_vsec                                                                                   (  pf1_forward_user_vsec                                                                                 ) ,
       .pf1_global_inval_spprtd                                                                                 (  pf1_global_inval_spprtd                                                                               ) ,
       .pf1_header_type                                                                                         (  pf1_header_type                                                                                       ) ,
       .pf1_int_pin                                                                                             (  pf1_int_pin                                                                                           ) ,
       .pf1_invalidate_q_depth                                                                                  (  pf1_invalidate_q_depth                                                                                ) ,
       .pf1_link_capabilities_reg_rsvdp_23                                                                      (  pf1_link_capabilities_reg_rsvdp_23                                                                    ) ,
       .pf1_link_control_link_status_reg_rsvdp_12                                                               (  pf1_link_control_link_status_reg_rsvdp_12                                                             ) ,
       .pf1_link_control_link_status_reg_rsvdp_2                                                                (  pf1_link_control_link_status_reg_rsvdp_2                                                              ) ,
       .pf1_link_control_link_status_reg_rsvdp_25                                                               (  pf1_link_control_link_status_reg_rsvdp_25                                                             ) ,
       .pf1_link_control_link_status_reg_rsvdp_9                                                                (  pf1_link_control_link_status_reg_rsvdp_9                                                              ) ,
       .pf1_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte1                                                     (  pf1_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte1                                                   ) ,
       .pf1_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte2                                                     (  pf1_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte2                                                   ) ,
       .pf1_msix_cap_msix_pba_offset_reg_addr_byte0                                                             (  pf1_msix_cap_msix_pba_offset_reg_addr_byte0                                                           ) ,
       .pf1_msix_cap_msix_pba_offset_reg_addr_byte1                                                             (  pf1_msix_cap_msix_pba_offset_reg_addr_byte1                                                           ) ,
       .pf1_msix_cap_msix_pba_offset_reg_addr_byte2                                                             (  pf1_msix_cap_msix_pba_offset_reg_addr_byte2                                                           ) ,
       .pf1_msix_cap_msix_pba_offset_reg_addr_byte3                                                             (  pf1_msix_cap_msix_pba_offset_reg_addr_byte3                                                           ) ,
       .pf1_msix_cap_msix_table_offset_reg_addr_byte0                                                           (  pf1_msix_cap_msix_table_offset_reg_addr_byte0                                                         ) ,
       .pf1_msix_cap_msix_table_offset_reg_addr_byte1                                                           (  pf1_msix_cap_msix_table_offset_reg_addr_byte1                                                         ) ,
       .pf1_msix_cap_msix_table_offset_reg_addr_byte2                                                           (  pf1_msix_cap_msix_table_offset_reg_addr_byte2                                                         ) ,
       .pf1_msix_cap_msix_table_offset_reg_addr_byte3                                                           (  pf1_msix_cap_msix_table_offset_reg_addr_byte3                                                         ) ,
       .pf1_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte1                                                   (  pf1_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte1                                                 ) ,
       .pf1_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte2                                                   (  pf1_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte2                                                 ) ,
       .pf1_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte3                                                   (  pf1_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte3                                                 ) ,
       .pf1_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte2                                        (  pf1_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte2                                      ) ,
       .pf1_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte3                                        (  pf1_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte3                                      ) ,
       .pf1_multi_func                                                                                          (  pf1_multi_func                                                                                        ) ,
       .pf1_no_soft_rst                                                                                         (  pf1_no_soft_rst                                                                                       ) ,
       .pf1_page_aligned_req                                                                                    (  pf1_page_aligned_req                                                                                  ) ,
       .pf1_pci_msi_64_bit_addr_cap                                                                             (  pf1_pci_msi_64_bit_addr_cap                                                                           ) ,
       .pf1_pci_msi_cap_next_offset                                                                             (  pf1_pci_msi_cap_next_offset                                                                           ) ,
       .pf1_pci_msi_enable                                                                                      (  pf1_pci_msi_enable                                                                                    ) ,
       .pf1_pci_msi_multiple_msg_cap                                                                            (  pf1_pci_msi_multiple_msg_cap                                                                          ) ,
       .pf1_pci_msi_multiple_msg_en                                                                             (  pf1_pci_msi_multiple_msg_en                                                                           ) ,
       .pf1_pci_msix_bir                                                                                        (  pf1_pci_msix_bir                                                                                      ) ,
       .pf1_pci_msix_cap_id_next_ctrl_reg_rsvdp_27                                                              (  pf1_pci_msix_cap_id_next_ctrl_reg_rsvdp_27                                                            ) ,
       .pf1_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                                        (  pf1_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                                      ) ,
       .pf1_pci_msix_cap_next_offset                                                                            (  pf1_pci_msix_cap_next_offset                                                                          ) ,
       .pf1_pci_msix_enable                                                                                     (  pf1_pci_msix_enable                                                                                   ) ,
       .pf1_pci_msix_enable_vfcomm_cs2                                                                          (  pf1_pci_msix_enable_vfcomm_cs2                                                                        ) ,
       .pf1_pci_msix_function_mask                                                                              (  pf1_pci_msix_function_mask                                                                            ) ,
       .pf1_pci_msix_function_mask_vfcomm_cs2                                                                   (  pf1_pci_msix_function_mask_vfcomm_cs2                                                                 ) ,
       .pf1_pci_msix_pba                                                                                        (  pf1_pci_msix_pba                                                                                      ) ,
       .pf1_pci_msix_pba_offset                                                                                 (  pf1_pci_msix_pba_offset                                                                               ) ,
       .pf1_pci_msix_table_offset                                                                               (  pf1_pci_msix_table_offset                                                                             ) ,
       .pf1_pci_msix_table_size                                                                                 (  pf1_pci_msix_table_size                                                                               ) ,
       .pf1_pci_msix_table_size_vfcomm_cs2                                                                      (  pf1_pci_msix_table_size_vfcomm_cs2                                                                    ) ,
       .pf1_pci_type0_bar0_enabled                                                                              (  pf1_pci_type0_bar0_enabled                                                                            ) ,
       .pf1_pci_type0_bar0_mask_31_1                                                                            (  pf1_pci_type0_bar0_mask_31_1                                                                          ) ,
       .pf1_pci_type0_bar1_dummy_mask_7_1                                                                       (  pf1_pci_type0_bar1_dummy_mask_7_1                                                                     ) ,
       .pf1_pci_type0_bar1_enabled                                                                              (  pf1_pci_type0_bar1_enabled                                                                            ) ,
       .pf1_pci_type0_bar1_enabled_or_mask64lsb                                                                 (  pf1_pci_type0_bar1_enabled_or_mask64lsb                                                               ) ,
       .pf1_pci_type0_bar1_mask_31_1                                                                            (  pf1_pci_type0_bar1_mask_31_1                                                                          ) ,
       .pf1_pci_type0_bar2_enabled                                                                              (  pf1_pci_type0_bar2_enabled                                                                            ) ,
       .pf1_pci_type0_bar2_mask_31_1                                                                            (  pf1_pci_type0_bar2_mask_31_1                                                                          ) ,
       .pf1_pci_type0_bar3_dummy_mask_7_1                                                                       (  pf1_pci_type0_bar3_dummy_mask_7_1                                                                     ) ,
       .pf1_pci_type0_bar3_enabled                                                                              (  pf1_pci_type0_bar3_enabled                                                                            ) ,
       .pf1_pci_type0_bar3_enabled_or_mask64lsb                                                                 (  pf1_pci_type0_bar3_enabled_or_mask64lsb                                                               ) ,
       .pf1_pci_type0_bar3_mask_31_1                                                                            (  pf1_pci_type0_bar3_mask_31_1                                                                          ) ,
       .pf1_pci_type0_bar4_enabled                                                                              (  pf1_pci_type0_bar4_enabled                                                                            ) ,
       .pf1_pci_type0_bar4_mask_31_1                                                                            (  pf1_pci_type0_bar4_mask_31_1                                                                          ) ,
       .pf1_pci_type0_bar5_dummy_mask_7_1                                                                       (  pf1_pci_type0_bar5_dummy_mask_7_1                                                                     ) ,
       .pf1_pci_type0_bar5_enabled                                                                              (  pf1_pci_type0_bar5_enabled                                                                            ) ,
       .pf1_pci_type0_bar5_enabled_or_mask64lsb                                                                 (  pf1_pci_type0_bar5_enabled_or_mask64lsb                                                               ) ,
       .pf1_pci_type0_bar5_mask_31_1                                                                            (  pf1_pci_type0_bar5_mask_31_1                                                                          ) ,
       .pf1_pci_type0_device_id                                                                                 (  pf1_pci_type0_device_id                                                                               ) ,
       .pf1_pci_type0_vendor_id                                                                                 (  pf1_pci_type0_vendor_id                                                                               ) ,
       .pf1_pcie_cap_active_state_link_pm_control                                                               (  pf1_pcie_cap_active_state_link_pm_control                                                             ) ,
       .pf1_pcie_cap_active_state_link_pm_support                                                               (  pf1_pcie_cap_active_state_link_pm_support                                                             ) ,
       .pf1_pcie_cap_aspm_opt_compliance                                                                        (  pf1_pcie_cap_aspm_opt_compliance                                                                      ) ,
       .pf1_pcie_cap_aux_power_pm_en                                                                            (  pf1_pcie_cap_aux_power_pm_en                                                                          ) ,
       .pf1_pcie_cap_clock_power_man                                                                            (  pf1_pcie_cap_clock_power_man                                                                          ) ,
       .pf1_pcie_cap_common_clk_config                                                                          (  pf1_pcie_cap_common_clk_config                                                                        ) ,
       .pf1_pcie_cap_device_capabilities_reg_addr_byte0                                                         (  pf1_pcie_cap_device_capabilities_reg_addr_byte0                                                       ) ,
       .pf1_pcie_cap_device_capabilities_reg_addr_byte1                                                         (  pf1_pcie_cap_device_capabilities_reg_addr_byte1                                                       ) ,
       .pf1_pcie_cap_device_capabilities_reg_addr_byte3                                                         (  pf1_pcie_cap_device_capabilities_reg_addr_byte3                                                       ) ,
       .pf1_pcie_cap_device_control_device_status_addr_byte1                                                    (  pf1_pcie_cap_device_control_device_status_addr_byte1                                                  ) ,
       .pf1_pcie_cap_dll_active                                                                                 (  pf1_pcie_cap_dll_active                                                                               ) ,
       .pf1_pcie_cap_dll_active_rep_cap                                                                         (  pf1_pcie_cap_dll_active_rep_cap                                                                       ) ,
       .pf1_pcie_cap_en_clk_power_man                                                                           (  pf1_pcie_cap_en_clk_power_man                                                                         ) ,
       .pf1_pcie_cap_en_no_snoop                                                                                (  pf1_pcie_cap_en_no_snoop                                                                              ) ,
       .pf1_pcie_cap_enter_compliance                                                                           (  pf1_pcie_cap_enter_compliance                                                                         ) ,
       .pf1_pcie_cap_ep_l0s_accpt_latency                                                                       (  pf1_pcie_cap_ep_l0s_accpt_latency                                                                     ) ,
       .pf1_pcie_cap_ep_l1_accpt_latency                                                                        (  pf1_pcie_cap_ep_l1_accpt_latency                                                                      ) ,
       .pf1_pcie_cap_ext_tag_en                                                                                 (  pf1_pcie_cap_ext_tag_en                                                                               ) ,
       .pf1_pcie_cap_ext_tag_supp                                                                               (  pf1_pcie_cap_ext_tag_supp                                                                             ) ,
       .pf1_pcie_cap_extended_synch                                                                             (  pf1_pcie_cap_extended_synch                                                                           ) ,
       .pf1_pcie_cap_flr_cap                                                                                    (  pf1_pcie_cap_flr_cap                                                                                  ) ,
       .pf1_pcie_cap_hw_auto_speed_disable                                                                      (  pf1_pcie_cap_hw_auto_speed_disable                                                                    ) ,
       .pf1_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvd                                                     (  pf1_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvd                                                   ) ,
       .pf1_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvdp_31                                                 (  pf1_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvdp_31                                               ) ,
       .pf1_pcie_cap_initiate_flr                                                                               (  pf1_pcie_cap_initiate_flr                                                                             ) ,
       .pf1_pcie_cap_l0s_exit_latency_commclk_dis                                                               (  pf1_pcie_cap_l0s_exit_latency_commclk_dis                                                             ) ,
       .pf1_pcie_cap_l0s_exit_latency_commclk_ena_cs2                                                           (  pf1_pcie_cap_l0s_exit_latency_commclk_ena_cs2                                                         ) ,
       .pf1_pcie_cap_l1_exit_latency_commclk_dis                                                                (  pf1_pcie_cap_l1_exit_latency_commclk_dis                                                              ) ,
       .pf1_pcie_cap_l1_exit_latency_commclk_ena_cs2                                                            (  pf1_pcie_cap_l1_exit_latency_commclk_ena_cs2                                                          ) ,
       .pf1_pcie_cap_link_auto_bw_int_en                                                                        (  pf1_pcie_cap_link_auto_bw_int_en                                                                      ) ,
       .pf1_pcie_cap_link_auto_bw_status                                                                        (  pf1_pcie_cap_link_auto_bw_status                                                                      ) ,
       .pf1_pcie_cap_link_bw_man_int_en                                                                         (  pf1_pcie_cap_link_bw_man_int_en                                                                       ) ,
       .pf1_pcie_cap_link_bw_man_status                                                                         (  pf1_pcie_cap_link_bw_man_status                                                                       ) ,
       .pf1_pcie_cap_link_bw_not_cap                                                                            (  pf1_pcie_cap_link_bw_not_cap                                                                          ) ,
       .pf1_pcie_cap_link_capabilities_reg_addr_byte0                                                           (  pf1_pcie_cap_link_capabilities_reg_addr_byte0                                                         ) ,
       .pf1_pcie_cap_link_capabilities_reg_addr_byte1                                                           (  pf1_pcie_cap_link_capabilities_reg_addr_byte1                                                         ) ,
       .pf1_pcie_cap_link_capabilities_reg_addr_byte2                                                           (  pf1_pcie_cap_link_capabilities_reg_addr_byte2                                                         ) ,
       .pf1_pcie_cap_link_capabilities_reg_addr_byte3                                                           (  pf1_pcie_cap_link_capabilities_reg_addr_byte3                                                         ) ,
       .pf1_pcie_cap_link_control2_link_status2_reg_addr_byte0                                                  (  pf1_pcie_cap_link_control2_link_status2_reg_addr_byte0                                                ) ,
       .pf1_pcie_cap_link_control_link_status_reg_addr_byte0                                                    (  pf1_pcie_cap_link_control_link_status_reg_addr_byte0                                                  ) ,
       .pf1_pcie_cap_link_control_link_status_reg_addr_byte1                                                    (  pf1_pcie_cap_link_control_link_status_reg_addr_byte1                                                  ) ,
       .pf1_pcie_cap_link_control_link_status_reg_addr_byte2                                                    (  pf1_pcie_cap_link_control_link_status_reg_addr_byte2                                                  ) ,
       .pf1_pcie_cap_link_disable                                                                               (  pf1_pcie_cap_link_disable                                                                             ) ,
       .pf1_pcie_cap_link_training                                                                              (  pf1_pcie_cap_link_training                                                                            ) ,
       .pf1_pcie_cap_max_link_speed                                                                             (  pf1_pcie_cap_max_link_speed                                                                           ) ,
       .pf1_pcie_cap_max_link_width                                                                             (  pf1_pcie_cap_max_link_width                                                                           ) ,
       .pf1_pcie_cap_max_payload_size                                                                           (  pf1_pcie_cap_max_payload_size                                                                         ) ,
       .pf1_pcie_cap_max_read_req_size                                                                          (  pf1_pcie_cap_max_read_req_size                                                                        ) ,
       .pf1_pcie_cap_nego_link_width                                                                            (  pf1_pcie_cap_nego_link_width                                                                          ) ,
       .pf1_pcie_cap_next_ptr                                                                                   (  pf1_pcie_cap_next_ptr                                                                                 ) ,
       .pf1_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte1                                      (  pf1_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte1                                    ) ,
       .pf1_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte3                                      (  pf1_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte3                                    ) ,
       .pf1_pcie_cap_phantom_func_en                                                                            (  pf1_pcie_cap_phantom_func_en                                                                          ) ,
       .pf1_pcie_cap_phantom_func_support                                                                       (  pf1_pcie_cap_phantom_func_support                                                                     ) ,
       .pf1_pcie_cap_port_num                                                                                   (  pf1_pcie_cap_port_num                                                                                 ) ,
       .pf1_pcie_cap_rcb                                                                                        (  pf1_pcie_cap_rcb                                                                                      ) ,
       .pf1_pcie_cap_retrain_link                                                                               (  pf1_pcie_cap_retrain_link                                                                             ) ,
       .pf1_pcie_cap_role_based_err_report                                                                      (  pf1_pcie_cap_role_based_err_report                                                                    ) ,
       .pf1_pcie_cap_sel_deemphasis                                                                             (  pf1_pcie_cap_sel_deemphasis                                                                           ) ,
       .pf1_pcie_cap_shadow_link_capabilities_reg_addr_byte0                                                    (  pf1_pcie_cap_shadow_link_capabilities_reg_addr_byte0                                                  ) ,
       .pf1_pcie_cap_shadow_link_capabilities_reg_addr_byte1                                                    (  pf1_pcie_cap_shadow_link_capabilities_reg_addr_byte1                                                  ) ,
       .pf1_pcie_cap_slot_clk_config                                                                            (  pf1_pcie_cap_slot_clk_config                                                                          ) ,
       .pf1_pcie_cap_surprise_down_err_rep_cap                                                                  (  pf1_pcie_cap_surprise_down_err_rep_cap                                                                ) ,
       .pf1_pcie_cap_target_link_speed                                                                          (  pf1_pcie_cap_target_link_speed                                                                        ) ,
       .pf1_pcie_cap_tx_margin                                                                                  (  pf1_pcie_cap_tx_margin                                                                                ) ,
       .pf1_pcie_int_msg_num                                                                                    (  pf1_pcie_int_msg_num                                                                                  ) ,
       .pf1_pcie_slot_imp                                                                                       (  pf1_pcie_slot_imp                                                                                     ) ,
       .pf1_pm_cap_cap_id_nxt_ptr_reg_addr_byte1                                                                (  pf1_pm_cap_cap_id_nxt_ptr_reg_addr_byte1                                                              ) ,
       .pf1_pm_cap_cap_id_nxt_ptr_reg_addr_byte2                                                                (  pf1_pm_cap_cap_id_nxt_ptr_reg_addr_byte2                                                              ) ,
       .pf1_pm_cap_cap_id_nxt_ptr_reg_addr_byte3                                                                (  pf1_pm_cap_cap_id_nxt_ptr_reg_addr_byte3                                                              ) ,
       .pf1_pm_cap_con_status_reg_addr_byte0                                                                    (  pf1_pm_cap_con_status_reg_addr_byte0                                                                  ) ,
       .pf1_pm_next_pointer                                                                                     (  pf1_pm_next_pointer                                                                                   ) ,
       .pf1_pm_spec_ver                                                                                         (  pf1_pm_spec_ver                                                                                       ) ,
       .pf1_pme_clk                                                                                             (  pf1_pme_clk                                                                                           ) ,
       .pf1_pme_support                                                                                         (  pf1_pme_support                                                                                       ) ,
       .pf1_power_state                                                                                         (  pf1_power_state                                                                                       ) ,
       .pf1_program_interface                                                                                   (  pf1_program_interface                                                                                 ) ,
       .pf1_reserved_0_addr                                                                                     (  pf1_reserved_0_addr                                                                                   ) ,
       .pf1_reserved_10_addr                                                                                    (  pf1_reserved_10_addr                                                                                  ) ,
       .pf1_reserved_11_addr                                                                                    (  pf1_reserved_11_addr                                                                                  ) ,
       .pf1_reserved_12_addr                                                                                    (  pf1_reserved_12_addr                                                                                  ) ,
       .pf1_reserved_13_addr                                                                                    (  pf1_reserved_13_addr                                                                                  ) ,
       .pf1_reserved_14_addr                                                                                    (  pf1_reserved_14_addr                                                                                  ) ,
       .pf1_reserved_15_addr                                                                                    (  pf1_reserved_15_addr                                                                                  ) ,
       .pf1_reserved_16_addr                                                                                    (  pf1_reserved_16_addr                                                                                  ) ,
       .pf1_reserved_17_addr                                                                                    (  pf1_reserved_17_addr                                                                                  ) ,
       .pf1_reserved_18_addr                                                                                    (  pf1_reserved_18_addr                                                                                  ) ,
       .pf1_reserved_19_addr                                                                                    (  pf1_reserved_19_addr                                                                                  ) ,
       .pf1_reserved_1_addr                                                                                     (  pf1_reserved_1_addr                                                                                   ) ,
       .pf1_reserved_2_addr                                                                                     (  pf1_reserved_2_addr                                                                                   ) ,
       .pf1_reserved_3_addr                                                                                     (  pf1_reserved_3_addr                                                                                   ) ,
       .pf1_reserved_4_addr                                                                                     (  pf1_reserved_4_addr                                                                                   ) ,
       .pf1_reserved_5_addr                                                                                     (  pf1_reserved_5_addr                                                                                   ) ,
       .pf1_reserved_6_addr                                                                                     (  pf1_reserved_6_addr                                                                                   ) ,
       .pf1_reserved_7_addr                                                                                     (  pf1_reserved_7_addr                                                                                   ) ,
       .pf1_reserved_8_addr                                                                                     (  pf1_reserved_8_addr                                                                                   ) ,
       .pf1_reserved_9_addr                                                                                     (  pf1_reserved_9_addr                                                                                   ) ,
       .pf1_revision_id                                                                                         (  pf1_revision_id                                                                                       ) ,
       .pf1_rom_bar_enable                                                                                      (  pf1_rom_bar_enable                                                                                    ) ,
       .pf1_rom_bar_enabled                                                                                     (  pf1_rom_bar_enabled                                                                                   ) ,
       .pf1_rom_mask                                                                                            (  pf1_rom_mask                                                                                          ) ,
       .pf1_shadow_link_capabilities_reg_shadow_rsvdp_23                                                        (  pf1_shadow_link_capabilities_reg_shadow_rsvdp_23                                                      ) ,
       .pf1_shadow_pcie_cap_active_state_link_pm_support                                                        (  pf1_shadow_pcie_cap_active_state_link_pm_support                                                      ) ,
       .pf1_shadow_pcie_cap_aspm_opt_compliance                                                                 (  pf1_shadow_pcie_cap_aspm_opt_compliance                                                               ) ,
       .pf1_shadow_pcie_cap_clock_power_man                                                                     (  pf1_shadow_pcie_cap_clock_power_man                                                                   ) ,
       .pf1_shadow_pcie_cap_dll_active_rep_cap                                                                  (  pf1_shadow_pcie_cap_dll_active_rep_cap                                                                ) ,
       .pf1_shadow_pcie_cap_link_bw_not_cap                                                                     (  pf1_shadow_pcie_cap_link_bw_not_cap                                                                   ) ,
       .pf1_shadow_pcie_cap_max_link_width                                                                      (  pf1_shadow_pcie_cap_max_link_width                                                                    ) ,
       .pf1_shadow_pcie_cap_surprise_down_err_rep_cap                                                           (  pf1_shadow_pcie_cap_surprise_down_err_rep_cap                                                         ) ,
       .pf1_shadow_sriov_vf_stride_ari_cs2                                                                      (  pf1_shadow_sriov_vf_stride_ari_cs2                                                                    ) ,
       .pf1_sn_cap_ser_num_reg_dw_1_addr_byte0                                                                  (  pf1_sn_cap_ser_num_reg_dw_1_addr_byte0                                                                ) ,
       .pf1_sn_cap_ser_num_reg_dw_1_addr_byte1                                                                  (  pf1_sn_cap_ser_num_reg_dw_1_addr_byte1                                                                ) ,
       .pf1_sn_cap_ser_num_reg_dw_1_addr_byte2                                                                  (  pf1_sn_cap_ser_num_reg_dw_1_addr_byte2                                                                ) ,
       .pf1_sn_cap_ser_num_reg_dw_1_addr_byte3                                                                  (  pf1_sn_cap_ser_num_reg_dw_1_addr_byte3                                                                ) ,
       .pf1_sn_cap_ser_num_reg_dw_2_addr_byte0                                                                  (  pf1_sn_cap_ser_num_reg_dw_2_addr_byte0                                                                ) ,
       .pf1_sn_cap_ser_num_reg_dw_2_addr_byte1                                                                  (  pf1_sn_cap_ser_num_reg_dw_2_addr_byte1                                                                ) ,
       .pf1_sn_cap_ser_num_reg_dw_2_addr_byte2                                                                  (  pf1_sn_cap_ser_num_reg_dw_2_addr_byte2                                                                ) ,
       .pf1_sn_cap_ser_num_reg_dw_2_addr_byte3                                                                  (  pf1_sn_cap_ser_num_reg_dw_2_addr_byte3                                                                ) ,
       .pf1_sn_cap_sn_base_addr_byte2                                                                           (  pf1_sn_cap_sn_base_addr_byte2                                                                         ) ,
       .pf1_sn_cap_sn_base_addr_byte3                                                                           (  pf1_sn_cap_sn_base_addr_byte3                                                                         ) ,
       .pf1_sn_cap_version                                                                                      (  pf1_sn_cap_version                                                                                    ) ,
       .pf1_sn_next_offset                                                                                      (  pf1_sn_next_offset                                                                                    ) ,
       .pf1_sn_ser_num_reg_1_dw                                                                                 (  lcl_int_pf1_sn_ser_num_reg_1_dw                                                                       ) ,
       .pf1_sn_ser_num_reg_2_dw                                                                                 (  lcl_int_pf1_sn_ser_num_reg_2_dw                                                                       ) ,
       .pf1_sriov_cap_shadow_sriov_initial_vfs_addr_byte0                                                       (  pf1_sriov_cap_shadow_sriov_initial_vfs_addr_byte0                                                     ) ,
       .pf1_sriov_cap_shadow_sriov_initial_vfs_addr_byte1                                                       (  pf1_sriov_cap_shadow_sriov_initial_vfs_addr_byte1                                                     ) ,
       .pf1_sriov_cap_shadow_sriov_vf_offset_position_addr_byte0                                                (  pf1_sriov_cap_shadow_sriov_vf_offset_position_addr_byte0                                              ) ,
       .pf1_sriov_cap_shadow_sriov_vf_offset_position_addr_byte1                                                (  pf1_sriov_cap_shadow_sriov_vf_offset_position_addr_byte1                                              ) ,
       .pf1_sriov_cap_shadow_sriov_vf_offset_position_addr_byte2                                                (  pf1_sriov_cap_shadow_sriov_vf_offset_position_addr_byte2                                              ) ,
       .pf1_sriov_cap_shadow_sriov_vf_offset_position_addr_byte3                                                (  pf1_sriov_cap_shadow_sriov_vf_offset_position_addr_byte3                                              ) ,
       .pf1_sriov_cap_shadow_vf_bar0_reg_addr_byte0                                                             (  pf1_sriov_cap_shadow_vf_bar0_reg_addr_byte0                                                           ) ,
       .pf1_sriov_cap_shadow_vf_bar0_reg_addr_byte1                                                             (  pf1_sriov_cap_shadow_vf_bar0_reg_addr_byte1                                                           ) ,
       .pf1_sriov_cap_shadow_vf_bar0_reg_addr_byte2                                                             (  pf1_sriov_cap_shadow_vf_bar0_reg_addr_byte2                                                           ) ,
       .pf1_sriov_cap_shadow_vf_bar0_reg_addr_byte3                                                             (  pf1_sriov_cap_shadow_vf_bar0_reg_addr_byte3                                                           ) ,
       .pf1_sriov_cap_shadow_vf_bar1_reg_addr_byte0                                                             (  pf1_sriov_cap_shadow_vf_bar1_reg_addr_byte0                                                           ) ,
       .pf1_sriov_cap_shadow_vf_bar1_reg_addr_byte1                                                             (  pf1_sriov_cap_shadow_vf_bar1_reg_addr_byte1                                                           ) ,
       .pf1_sriov_cap_shadow_vf_bar1_reg_addr_byte2                                                             (  pf1_sriov_cap_shadow_vf_bar1_reg_addr_byte2                                                           ) ,
       .pf1_sriov_cap_shadow_vf_bar1_reg_addr_byte3                                                             (  pf1_sriov_cap_shadow_vf_bar1_reg_addr_byte3                                                           ) ,
       .pf1_sriov_cap_shadow_vf_bar2_reg_addr_byte0                                                             (  pf1_sriov_cap_shadow_vf_bar2_reg_addr_byte0                                                           ) ,
       .pf1_sriov_cap_shadow_vf_bar2_reg_addr_byte1                                                             (  pf1_sriov_cap_shadow_vf_bar2_reg_addr_byte1                                                           ) ,
       .pf1_sriov_cap_shadow_vf_bar2_reg_addr_byte2                                                             (  pf1_sriov_cap_shadow_vf_bar2_reg_addr_byte2                                                           ) ,
       .pf1_sriov_cap_shadow_vf_bar2_reg_addr_byte3                                                             (  pf1_sriov_cap_shadow_vf_bar2_reg_addr_byte3                                                           ) ,
       .pf1_sriov_cap_shadow_vf_bar3_reg_addr_byte0                                                             (  pf1_sriov_cap_shadow_vf_bar3_reg_addr_byte0                                                           ) ,
       .pf1_sriov_cap_shadow_vf_bar3_reg_addr_byte1                                                             (  pf1_sriov_cap_shadow_vf_bar3_reg_addr_byte1                                                           ) ,
       .pf1_sriov_cap_shadow_vf_bar3_reg_addr_byte2                                                             (  pf1_sriov_cap_shadow_vf_bar3_reg_addr_byte2                                                           ) ,
       .pf1_sriov_cap_shadow_vf_bar3_reg_addr_byte3                                                             (  pf1_sriov_cap_shadow_vf_bar3_reg_addr_byte3                                                           ) ,
       .pf1_sriov_cap_shadow_vf_bar4_reg_addr_byte0                                                             (  pf1_sriov_cap_shadow_vf_bar4_reg_addr_byte0                                                           ) ,
       .pf1_sriov_cap_shadow_vf_bar4_reg_addr_byte1                                                             (  pf1_sriov_cap_shadow_vf_bar4_reg_addr_byte1                                                           ) ,
       .pf1_sriov_cap_shadow_vf_bar4_reg_addr_byte2                                                             (  pf1_sriov_cap_shadow_vf_bar4_reg_addr_byte2                                                           ) ,
       .pf1_sriov_cap_shadow_vf_bar4_reg_addr_byte3                                                             (  pf1_sriov_cap_shadow_vf_bar4_reg_addr_byte3                                                           ) ,
       .pf1_sriov_cap_shadow_vf_bar5_reg_addr_byte0                                                             (  pf1_sriov_cap_shadow_vf_bar5_reg_addr_byte0                                                           ) ,
       .pf1_sriov_cap_shadow_vf_bar5_reg_addr_byte1                                                             (  pf1_sriov_cap_shadow_vf_bar5_reg_addr_byte1                                                           ) ,
       .pf1_sriov_cap_shadow_vf_bar5_reg_addr_byte2                                                             (  pf1_sriov_cap_shadow_vf_bar5_reg_addr_byte2                                                           ) ,
       .pf1_sriov_cap_shadow_vf_bar5_reg_addr_byte3                                                             (  pf1_sriov_cap_shadow_vf_bar5_reg_addr_byte3                                                           ) ,
       .pf1_sriov_cap_sriov_bar1_enable_reg_addr_byte0                                                          (  pf1_sriov_cap_sriov_bar1_enable_reg_addr_byte0                                                        ) ,
       .pf1_sriov_cap_sriov_bar3_enable_reg_addr_byte0                                                          (  pf1_sriov_cap_sriov_bar3_enable_reg_addr_byte0                                                        ) ,
       .pf1_sriov_cap_sriov_bar5_enable_reg_addr_byte0                                                          (  pf1_sriov_cap_sriov_bar5_enable_reg_addr_byte0                                                        ) ,
       .pf1_sriov_cap_sriov_base_reg_addr_byte2                                                                 (  pf1_sriov_cap_sriov_base_reg_addr_byte2                                                               ) ,
       .pf1_sriov_cap_sriov_base_reg_addr_byte3                                                                 (  pf1_sriov_cap_sriov_base_reg_addr_byte3                                                               ) ,
       .pf1_sriov_cap_sriov_initial_vfs_addr_byte0                                                              (  pf1_sriov_cap_sriov_initial_vfs_addr_byte0                                                            ) ,
       .pf1_sriov_cap_sriov_initial_vfs_addr_byte1                                                              (  pf1_sriov_cap_sriov_initial_vfs_addr_byte1                                                            ) ,
       .pf1_sriov_cap_sriov_vf_offset_position_addr_byte0                                                       (  pf1_sriov_cap_sriov_vf_offset_position_addr_byte0                                                     ) ,
       .pf1_sriov_cap_sriov_vf_offset_position_addr_byte1                                                       (  pf1_sriov_cap_sriov_vf_offset_position_addr_byte1                                                     ) ,
       .pf1_sriov_cap_sriov_vf_offset_position_addr_byte2                                                       (  pf1_sriov_cap_sriov_vf_offset_position_addr_byte2                                                     ) ,
       .pf1_sriov_cap_sriov_vf_offset_position_addr_byte3                                                       (  pf1_sriov_cap_sriov_vf_offset_position_addr_byte3                                                     ) ,
       .pf1_sriov_cap_sup_page_sizes_reg_addr_byte0                                                             (  pf1_sriov_cap_sup_page_sizes_reg_addr_byte0                                                           ) ,
       .pf1_sriov_cap_sup_page_sizes_reg_addr_byte1                                                             (  pf1_sriov_cap_sup_page_sizes_reg_addr_byte1                                                           ) ,
       .pf1_sriov_cap_sup_page_sizes_reg_addr_byte2                                                             (  pf1_sriov_cap_sup_page_sizes_reg_addr_byte2                                                           ) ,
       .pf1_sriov_cap_sup_page_sizes_reg_addr_byte3                                                             (  pf1_sriov_cap_sup_page_sizes_reg_addr_byte3                                                           ) ,
       .pf1_sriov_cap_version                                                                                   (  pf1_sriov_cap_version                                                                                 ) ,
       .pf1_sriov_cap_vf_bar0_reg_addr_byte0                                                                    (  pf1_sriov_cap_vf_bar0_reg_addr_byte0                                                                  ) ,
       .pf1_sriov_cap_vf_bar1_reg_addr_byte0                                                                    (  pf1_sriov_cap_vf_bar1_reg_addr_byte0                                                                  ) ,
       .pf1_sriov_cap_vf_bar2_reg_addr_byte0                                                                    (  pf1_sriov_cap_vf_bar2_reg_addr_byte0                                                                  ) ,
       .pf1_sriov_cap_vf_bar3_reg_addr_byte0                                                                    (  pf1_sriov_cap_vf_bar3_reg_addr_byte0                                                                  ) ,
       .pf1_sriov_cap_vf_bar4_reg_addr_byte0                                                                    (  pf1_sriov_cap_vf_bar4_reg_addr_byte0                                                                  ) ,
       .pf1_sriov_cap_vf_bar5_reg_addr_byte0                                                                    (  pf1_sriov_cap_vf_bar5_reg_addr_byte0                                                                  ) ,
       .pf1_sriov_cap_vf_device_id_reg_addr_byte2                                                               (  pf1_sriov_cap_vf_device_id_reg_addr_byte2                                                             ) ,
       .pf1_sriov_cap_vf_device_id_reg_addr_byte3                                                               (  pf1_sriov_cap_vf_device_id_reg_addr_byte3                                                             ) ,
       .pf1_sriov_initial_vfs_ari_cs2                                                                           (  pf1_sriov_initial_vfs_ari_cs2                                                                         ) ,
       .pf1_sriov_initial_vfs_nonari                                                                            (  pf1_sriov_initial_vfs_nonari                                                                          ) ,
       .pf1_sriov_next_offset                                                                                   (  pf1_sriov_next_offset                                                                                 ) ,
       .pf1_sriov_sup_page_size                                                                                 (  lcl_int_pf1_sriov_sup_page_size                                                                       ) ,
       .pf1_sriov_vf_bar0_mask                                                                                  (  pf1_sriov_vf_bar0_mask                                                                                ) ,
       .pf1_sriov_vf_bar0_prefetch                                                                              (  pf1_sriov_vf_bar0_prefetch                                                                            ) ,
       .pf1_sriov_vf_bar0_start                                                                                 (  pf1_sriov_vf_bar0_start                                                                               ) ,
       .pf1_sriov_vf_bar0_type                                                                                  (  pf1_sriov_vf_bar0_type                                                                                ) ,
       .pf1_sriov_vf_bar1_dummy_mask_7_1                                                                        (  pf1_sriov_vf_bar1_dummy_mask_7_1                                                                      ) ,
       .pf1_sriov_vf_bar1_enabled                                                                               (  pf1_sriov_vf_bar1_enabled                                                                             ) ,
       .pf1_sriov_vf_bar1_mask                                                                                  (  pf1_sriov_vf_bar1_mask                                                                                ) ,
       .pf1_sriov_vf_bar1_prefetch                                                                              (  pf1_sriov_vf_bar1_prefetch                                                                            ) ,
       .pf1_sriov_vf_bar1_start                                                                                 (  pf1_sriov_vf_bar1_start                                                                               ) ,
       .pf1_sriov_vf_bar1_type                                                                                  (  pf1_sriov_vf_bar1_type                                                                                ) ,
       .pf1_sriov_vf_bar2_mask                                                                                  (  pf1_sriov_vf_bar2_mask                                                                                ) ,
       .pf1_sriov_vf_bar2_prefetch                                                                              (  pf1_sriov_vf_bar2_prefetch                                                                            ) ,
       .pf1_sriov_vf_bar2_start                                                                                 (  pf1_sriov_vf_bar2_start                                                                               ) ,
       .pf1_sriov_vf_bar2_type                                                                                  (  pf1_sriov_vf_bar2_type                                                                                ) ,
       .pf1_sriov_vf_bar3_dummy_mask_7_1                                                                        (  pf1_sriov_vf_bar3_dummy_mask_7_1                                                                      ) ,
       .pf1_sriov_vf_bar3_enabled                                                                               (  pf1_sriov_vf_bar3_enabled                                                                             ) ,
       .pf1_sriov_vf_bar3_mask                                                                                  (  pf1_sriov_vf_bar3_mask                                                                                ) ,
       .pf1_sriov_vf_bar3_prefetch                                                                              (  pf1_sriov_vf_bar3_prefetch                                                                            ) ,
       .pf1_sriov_vf_bar3_start                                                                                 (  pf1_sriov_vf_bar3_start                                                                               ) ,
       .pf1_sriov_vf_bar3_type                                                                                  (  pf1_sriov_vf_bar3_type                                                                                ) ,
       .pf1_sriov_vf_bar4_mask                                                                                  (  pf1_sriov_vf_bar4_mask                                                                                ) ,
       .pf1_sriov_vf_bar4_prefetch                                                                              (  pf1_sriov_vf_bar4_prefetch                                                                            ) ,
       .pf1_sriov_vf_bar4_start                                                                                 (  pf1_sriov_vf_bar4_start                                                                               ) ,
       .pf1_sriov_vf_bar4_type                                                                                  (  pf1_sriov_vf_bar4_type                                                                                ) ,
       .pf1_sriov_vf_bar5_dummy_mask_7_1                                                                        (  pf1_sriov_vf_bar5_dummy_mask_7_1                                                                      ) ,
       .pf1_sriov_vf_bar5_enabled                                                                               (  pf1_sriov_vf_bar5_enabled                                                                             ) ,
       .pf1_sriov_vf_bar5_mask                                                                                  (  pf1_sriov_vf_bar5_mask                                                                                ) ,
       .pf1_sriov_vf_bar5_prefetch                                                                              (  pf1_sriov_vf_bar5_prefetch                                                                            ) ,
       .pf1_sriov_vf_bar5_start                                                                                 (  pf1_sriov_vf_bar5_start                                                                               ) ,
       .pf1_sriov_vf_bar5_type                                                                                  (  pf1_sriov_vf_bar5_type                                                                                ) ,
       .pf1_sriov_vf_device_id                                                                                  (  pf1_sriov_vf_device_id                                                                                ) ,
       .pf1_sriov_vf_offset_ari_cs2                                                                             (  pf1_sriov_vf_offset_ari_cs2                                                                           ) ,
       .pf1_sriov_vf_offset_position_nonari                                                                     (  pf1_sriov_vf_offset_position_nonari                                                                   ) ,
       .pf1_sriov_vf_stride_nonari                                                                              (  pf1_sriov_vf_stride_nonari                                                                            ) ,
       .pf1_subclass_code                                                                                       (  pf1_subclass_code                                                                                     ) ,
       .pf1_subsys_dev_id                                                                                       (  pf1_subsys_dev_id                                                                                     ) ,
       .pf1_subsys_vendor_id                                                                                    (  pf1_subsys_vendor_id                                                                                  ) ,
       .pf1_tph_cap_tph_ext_cap_hdr_reg_addr_byte2                                                              (  pf1_tph_cap_tph_ext_cap_hdr_reg_addr_byte2                                                            ) ,
       .pf1_tph_cap_tph_ext_cap_hdr_reg_addr_byte3                                                              (  pf1_tph_cap_tph_ext_cap_hdr_reg_addr_byte3                                                            ) ,
       .pf1_tph_cap_tph_req_cap_reg_addr_byte0                                                                  (  pf1_tph_cap_tph_req_cap_reg_addr_byte0                                                                ) ,
       .pf1_tph_cap_tph_req_cap_reg_addr_byte1                                                                  (  pf1_tph_cap_tph_req_cap_reg_addr_byte1                                                                ) ,
       .pf1_tph_cap_tph_req_cap_reg_addr_byte2                                                                  (  pf1_tph_cap_tph_req_cap_reg_addr_byte2                                                                ) ,
       .pf1_tph_cap_tph_req_cap_reg_addr_byte3                                                                  (  pf1_tph_cap_tph_req_cap_reg_addr_byte3                                                                ) ,
       .pf1_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte0                                                       (  pf1_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte0                                                     ) ,
       .pf1_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte1                                                       (  pf1_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte1                                                     ) ,
       .pf1_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte2                                                       (  pf1_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte2                                                     ) ,
       .pf1_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte3                                                       (  pf1_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte3                                                     ) ,
       .pf1_tph_req_cap_int_vec                                                                                 (  pf1_tph_req_cap_int_vec                                                                               ) ,
       .pf1_tph_req_cap_int_vec_vfcomm_cs2                                                                      (  pf1_tph_req_cap_int_vec_vfcomm_cs2                                                                    ) ,
       .pf1_tph_req_cap_reg_rsvdp_11                                                                            (  pf1_tph_req_cap_reg_rsvdp_11                                                                          ) ,
       .pf1_tph_req_cap_reg_rsvdp_27                                                                            (  pf1_tph_req_cap_reg_rsvdp_27                                                                          ) ,
       .pf1_tph_req_cap_reg_rsvdp_3                                                                             (  pf1_tph_req_cap_reg_rsvdp_3                                                                           ) ,
       .pf1_tph_req_cap_reg_vfcomm_cs2_rsvdp_11_vfcomm_cs2                                                      (  pf1_tph_req_cap_reg_vfcomm_cs2_rsvdp_11_vfcomm_cs2                                                    ) ,
       .pf1_tph_req_cap_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                                                      (  pf1_tph_req_cap_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                                                    ) ,
       .pf1_tph_req_cap_reg_vfcomm_cs2_rsvdp_3_vfcomm_cs2                                                       (  pf1_tph_req_cap_reg_vfcomm_cs2_rsvdp_3_vfcomm_cs2                                                     ) ,
       .pf1_tph_req_cap_st_table_loc_0                                                                          (  pf1_tph_req_cap_st_table_loc_0                                                                        ) ,
       .pf1_tph_req_cap_st_table_loc_0_vfcomm_cs2                                                               (  pf1_tph_req_cap_st_table_loc_0_vfcomm_cs2                                                             ) ,
       .pf1_tph_req_cap_st_table_loc_1                                                                          (  pf1_tph_req_cap_st_table_loc_1                                                                        ) ,
       .pf1_tph_req_cap_st_table_loc_1_vfcomm_cs2                                                               (  pf1_tph_req_cap_st_table_loc_1_vfcomm_cs2                                                             ) ,
       .pf1_tph_req_cap_st_table_size                                                                           (  pf1_tph_req_cap_st_table_size                                                                         ) ,
       .pf1_tph_req_cap_st_table_size_vfcomm_cs2                                                                (  pf1_tph_req_cap_st_table_size_vfcomm_cs2                                                              ) ,
       .pf1_tph_req_cap_ver                                                                                     (  pf1_tph_req_cap_ver                                                                                   ) ,
       .pf1_tph_req_device_spec                                                                                 (  pf1_tph_req_device_spec                                                                               ) ,
       .pf1_tph_req_device_spec_vfcomm_cs2                                                                      (  pf1_tph_req_device_spec_vfcomm_cs2                                                                    ) ,
       .pf1_tph_req_extended_tph                                                                                (  pf1_tph_req_extended_tph                                                                              ) ,
       .pf1_tph_req_extended_tph_vfcomm_cs2                                                                     (  pf1_tph_req_extended_tph_vfcomm_cs2                                                                   ) ,
       .pf1_tph_req_next_ptr                                                                                    (  pf1_tph_req_next_ptr                                                                                  ) ,
       .pf1_tph_req_no_st_mode                                                                                  (  pf1_tph_req_no_st_mode                                                                                ) ,
       .pf1_tph_req_no_st_mode_vfcomm_cs2                                                                       (  pf1_tph_req_no_st_mode_vfcomm_cs2                                                                     ) ,
       .pf1_type0_hdr_bar0_mask_reg_addr_byte0                                                                  (  pf1_type0_hdr_bar0_mask_reg_addr_byte0                                                                ) ,
       .pf1_type0_hdr_bar0_mask_reg_addr_byte1                                                                  (  pf1_type0_hdr_bar0_mask_reg_addr_byte1                                                                ) ,
       .pf1_type0_hdr_bar0_mask_reg_addr_byte2                                                                  (  pf1_type0_hdr_bar0_mask_reg_addr_byte2                                                                ) ,
       .pf1_type0_hdr_bar0_mask_reg_addr_byte3                                                                  (  pf1_type0_hdr_bar0_mask_reg_addr_byte3                                                                ) ,
       .pf1_type0_hdr_bar0_reg_addr_byte0                                                                       (  pf1_type0_hdr_bar0_reg_addr_byte0                                                                     ) ,
       .pf1_type0_hdr_bar1_enable_reg_addr_byte0                                                                (  pf1_type0_hdr_bar1_enable_reg_addr_byte0                                                              ) ,
       .pf1_type0_hdr_bar1_mask_reg_addr_byte0                                                                  (  pf1_type0_hdr_bar1_mask_reg_addr_byte0                                                                ) ,
       .pf1_type0_hdr_bar1_mask_reg_addr_byte1                                                                  (  pf1_type0_hdr_bar1_mask_reg_addr_byte1                                                                ) ,
       .pf1_type0_hdr_bar1_mask_reg_addr_byte2                                                                  (  pf1_type0_hdr_bar1_mask_reg_addr_byte2                                                                ) ,
       .pf1_type0_hdr_bar1_mask_reg_addr_byte3                                                                  (  pf1_type0_hdr_bar1_mask_reg_addr_byte3                                                                ) ,
       .pf1_type0_hdr_bar1_reg_addr_byte0                                                                       (  pf1_type0_hdr_bar1_reg_addr_byte0                                                                     ) ,
       .pf1_type0_hdr_bar2_mask_reg_addr_byte0                                                                  (  pf1_type0_hdr_bar2_mask_reg_addr_byte0                                                                ) ,
       .pf1_type0_hdr_bar2_mask_reg_addr_byte1                                                                  (  pf1_type0_hdr_bar2_mask_reg_addr_byte1                                                                ) ,
       .pf1_type0_hdr_bar2_mask_reg_addr_byte2                                                                  (  pf1_type0_hdr_bar2_mask_reg_addr_byte2                                                                ) ,
       .pf1_type0_hdr_bar2_mask_reg_addr_byte3                                                                  (  pf1_type0_hdr_bar2_mask_reg_addr_byte3                                                                ) ,
       .pf1_type0_hdr_bar2_reg_addr_byte0                                                                       (  pf1_type0_hdr_bar2_reg_addr_byte0                                                                     ) ,
       .pf1_type0_hdr_bar3_enable_reg_addr_byte0                                                                (  pf1_type0_hdr_bar3_enable_reg_addr_byte0                                                              ) ,
       .pf1_type0_hdr_bar3_mask_reg_addr_byte0                                                                  (  pf1_type0_hdr_bar3_mask_reg_addr_byte0                                                                ) ,
       .pf1_type0_hdr_bar3_mask_reg_addr_byte1                                                                  (  pf1_type0_hdr_bar3_mask_reg_addr_byte1                                                                ) ,
       .pf1_type0_hdr_bar3_mask_reg_addr_byte2                                                                  (  pf1_type0_hdr_bar3_mask_reg_addr_byte2                                                                ) ,
       .pf1_type0_hdr_bar3_mask_reg_addr_byte3                                                                  (  pf1_type0_hdr_bar3_mask_reg_addr_byte3                                                                ) ,
       .pf1_type0_hdr_bar3_reg_addr_byte0                                                                       (  pf1_type0_hdr_bar3_reg_addr_byte0                                                                     ) ,
       .pf1_type0_hdr_bar4_mask_reg_addr_byte0                                                                  (  pf1_type0_hdr_bar4_mask_reg_addr_byte0                                                                ) ,
       .pf1_type0_hdr_bar4_mask_reg_addr_byte1                                                                  (  pf1_type0_hdr_bar4_mask_reg_addr_byte1                                                                ) ,
       .pf1_type0_hdr_bar4_mask_reg_addr_byte2                                                                  (  pf1_type0_hdr_bar4_mask_reg_addr_byte2                                                                ) ,
       .pf1_type0_hdr_bar4_mask_reg_addr_byte3                                                                  (  pf1_type0_hdr_bar4_mask_reg_addr_byte3                                                                ) ,
       .pf1_type0_hdr_bar4_reg_addr_byte0                                                                       (  pf1_type0_hdr_bar4_reg_addr_byte0                                                                     ) ,
       .pf1_type0_hdr_bar5_enable_reg_addr_byte0                                                                (  pf1_type0_hdr_bar5_enable_reg_addr_byte0                                                              ) ,
       .pf1_type0_hdr_bar5_mask_reg_addr_byte0                                                                  (  pf1_type0_hdr_bar5_mask_reg_addr_byte0                                                                ) ,
       .pf1_type0_hdr_bar5_mask_reg_addr_byte1                                                                  (  pf1_type0_hdr_bar5_mask_reg_addr_byte1                                                                ) ,
       .pf1_type0_hdr_bar5_mask_reg_addr_byte2                                                                  (  pf1_type0_hdr_bar5_mask_reg_addr_byte2                                                                ) ,
       .pf1_type0_hdr_bar5_mask_reg_addr_byte3                                                                  (  pf1_type0_hdr_bar5_mask_reg_addr_byte3                                                                ) ,
       .pf1_type0_hdr_bar5_reg_addr_byte0                                                                       (  pf1_type0_hdr_bar5_reg_addr_byte0                                                                     ) ,
       .pf1_type0_hdr_bist_header_type_latency_cache_line_size_reg_addr_byte2                                   (  pf1_type0_hdr_bist_header_type_latency_cache_line_size_reg_addr_byte2                                 ) ,
       .pf1_type0_hdr_cardbus_cis_ptr_reg_addr_byte0                                                            (  pf1_type0_hdr_cardbus_cis_ptr_reg_addr_byte0                                                          ) ,
       .pf1_type0_hdr_cardbus_cis_ptr_reg_addr_byte1                                                            (  pf1_type0_hdr_cardbus_cis_ptr_reg_addr_byte1                                                          ) ,
       .pf1_type0_hdr_cardbus_cis_ptr_reg_addr_byte2                                                            (  pf1_type0_hdr_cardbus_cis_ptr_reg_addr_byte2                                                          ) ,
       .pf1_type0_hdr_cardbus_cis_ptr_reg_addr_byte3                                                            (  pf1_type0_hdr_cardbus_cis_ptr_reg_addr_byte3                                                          ) ,
       .pf1_type0_hdr_class_code_revision_id_addr_byte0                                                         (  pf1_type0_hdr_class_code_revision_id_addr_byte0                                                       ) ,
       .pf1_type0_hdr_class_code_revision_id_addr_byte1                                                         (  pf1_type0_hdr_class_code_revision_id_addr_byte1                                                       ) ,
       .pf1_type0_hdr_class_code_revision_id_addr_byte2                                                         (  pf1_type0_hdr_class_code_revision_id_addr_byte2                                                       ) ,
       .pf1_type0_hdr_class_code_revision_id_addr_byte3                                                         (  pf1_type0_hdr_class_code_revision_id_addr_byte3                                                       ) ,
       .pf1_type0_hdr_device_id_vendor_id_reg_addr_byte0                                                        (  pf1_type0_hdr_device_id_vendor_id_reg_addr_byte0                                                      ) ,
       .pf1_type0_hdr_device_id_vendor_id_reg_addr_byte1                                                        (  pf1_type0_hdr_device_id_vendor_id_reg_addr_byte1                                                      ) ,
       .pf1_type0_hdr_device_id_vendor_id_reg_addr_byte2                                                        (  pf1_type0_hdr_device_id_vendor_id_reg_addr_byte2                                                      ) ,
       .pf1_type0_hdr_device_id_vendor_id_reg_addr_byte3                                                        (  pf1_type0_hdr_device_id_vendor_id_reg_addr_byte3                                                      ) ,
       .pf1_type0_hdr_exp_rom_bar_mask_reg_addr_byte0                                                           (  pf1_type0_hdr_exp_rom_bar_mask_reg_addr_byte0                                                         ) ,
       .pf1_type0_hdr_exp_rom_bar_mask_reg_addr_byte1                                                           (  pf1_type0_hdr_exp_rom_bar_mask_reg_addr_byte1                                                         ) ,
       .pf1_type0_hdr_exp_rom_bar_mask_reg_addr_byte2                                                           (  pf1_type0_hdr_exp_rom_bar_mask_reg_addr_byte2                                                         ) ,
       .pf1_type0_hdr_exp_rom_bar_mask_reg_addr_byte3                                                           (  pf1_type0_hdr_exp_rom_bar_mask_reg_addr_byte3                                                         ) ,
       .pf1_type0_hdr_exp_rom_base_addr_reg_addr_byte0                                                          (  pf1_type0_hdr_exp_rom_base_addr_reg_addr_byte0                                                        ) ,
       .pf1_type0_hdr_max_latency_min_grant_interrupt_pin_interrupt_line_reg_addr_byte1                         (  pf1_type0_hdr_max_latency_min_grant_interrupt_pin_interrupt_line_reg_addr_byte1                       ) ,
       .pf1_type0_hdr_pci_cap_ptr_reg_addr_byte0                                                                (  pf1_type0_hdr_pci_cap_ptr_reg_addr_byte0                                                              ) ,
       .pf1_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte0                                           (  pf1_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte0                                         ) ,
       .pf1_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte1                                           (  pf1_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte1                                         ) ,
       .pf1_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte2                                           (  pf1_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte2                                         ) ,
       .pf1_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte3                                           (  pf1_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte3                                         ) ,
       .pf1_vf_bar0_reg_rsvdp_0                                                                                 (  pf1_vf_bar0_reg_rsvdp_0                                                                               ) ,
       .pf1_vf_bar1_reg_rsvdp_0                                                                                 (  pf1_vf_bar1_reg_rsvdp_0                                                                               ) ,
       .pf1_vf_bar2_reg_rsvdp_0                                                                                 (  pf1_vf_bar2_reg_rsvdp_0                                                                               ) ,
       .pf1_vf_bar3_reg_rsvdp_0                                                                                 (  pf1_vf_bar3_reg_rsvdp_0                                                                               ) ,
       .pf1_vf_bar4_reg_rsvdp_0                                                                                 (  pf1_vf_bar4_reg_rsvdp_0                                                                               ) ,
       .pf1_vf_bar5_reg_rsvdp_0                                                                                 (  pf1_vf_bar5_reg_rsvdp_0                                                                               ) ,
       .pf2_aer_cap_aer_ext_cap_hdr_off_addr_byte2                                                              (  pf2_aer_cap_aer_ext_cap_hdr_off_addr_byte2                                                            ) ,
       .pf2_aer_cap_aer_ext_cap_hdr_off_addr_byte3                                                              (  pf2_aer_cap_aer_ext_cap_hdr_off_addr_byte3                                                            ) ,
       .pf2_aer_cap_version                                                                                     (  pf2_aer_cap_version                                                                                   ) ,
       .pf2_aer_next_offset                                                                                     (  pf2_aer_next_offset                                                                                   ) ,
       .pf2_ari_cap_ari_base_addr_byte2                                                                         (  pf2_ari_cap_ari_base_addr_byte2                                                                       ) ,
       .pf2_ari_cap_ari_base_addr_byte3                                                                         (  pf2_ari_cap_ari_base_addr_byte3                                                                       ) ,
       .pf2_ari_cap_version                                                                                     (  pf2_ari_cap_version                                                                                   ) ,
       .pf2_ari_next_offset                                                                                     (  pf2_ari_next_offset                                                                                   ) ,
       .pf2_ats_cap_ats_cap_hdr_reg_addr_byte2                                                                  (  pf2_ats_cap_ats_cap_hdr_reg_addr_byte2                                                                ) ,
       .pf2_ats_cap_ats_cap_hdr_reg_addr_byte3                                                                  (  pf2_ats_cap_ats_cap_hdr_reg_addr_byte3                                                                ) ,
       .pf2_ats_cap_ats_capabilities_ctrl_reg_addr_byte0                                                        (  pf2_ats_cap_ats_capabilities_ctrl_reg_addr_byte0                                                      ) ,
       .pf2_ats_cap_version                                                                                     (  pf2_ats_cap_version                                                                                   ) ,
       .pf2_ats_capabilities_ctrl_reg_rsvdp_7                                                                   (  pf2_ats_capabilities_ctrl_reg_rsvdp_7                                                                 ) ,
       .pf2_ats_next_offset                                                                                     (  pf2_ats_next_offset                                                                                   ) ,
       .pf2_aux_curr                                                                                            (  pf2_aux_curr                                                                                          ) ,
       .pf2_bar0_mem_io                                                                                         (  pf2_bar0_mem_io                                                                                       ) ,
       .pf2_bar0_prefetch                                                                                       (  pf2_bar0_prefetch                                                                                     ) ,
       .pf2_bar0_start                                                                                          (  pf2_bar0_start                                                                                        ) ,
       .pf2_bar0_type                                                                                           (  pf2_bar0_type                                                                                         ) ,
       .pf2_bar1_mem_io                                                                                         (  pf2_bar1_mem_io                                                                                       ) ,
       .pf2_bar1_prefetch                                                                                       (  pf2_bar1_prefetch                                                                                     ) ,
       .pf2_bar1_start                                                                                          (  pf2_bar1_start                                                                                        ) ,
       .pf2_bar1_type                                                                                           (  pf2_bar1_type                                                                                         ) ,
       .pf2_bar2_mem_io                                                                                         (  pf2_bar2_mem_io                                                                                       ) ,
       .pf2_bar2_prefetch                                                                                       (  pf2_bar2_prefetch                                                                                     ) ,
       .pf2_bar2_start                                                                                          (  pf2_bar2_start                                                                                        ) ,
       .pf2_bar2_type                                                                                           (  pf2_bar2_type                                                                                         ) ,
       .pf2_bar3_mem_io                                                                                         (  pf2_bar3_mem_io                                                                                       ) ,
       .pf2_bar3_prefetch                                                                                       (  pf2_bar3_prefetch                                                                                     ) ,
       .pf2_bar3_start                                                                                          (  pf2_bar3_start                                                                                        ) ,
       .pf2_bar3_type                                                                                           (  pf2_bar3_type                                                                                         ) ,
       .pf2_bar4_mem_io                                                                                         (  pf2_bar4_mem_io                                                                                       ) ,
       .pf2_bar4_prefetch                                                                                       (  pf2_bar4_prefetch                                                                                     ) ,
       .pf2_bar4_start                                                                                          (  pf2_bar4_start                                                                                        ) ,
       .pf2_bar4_type                                                                                           (  pf2_bar4_type                                                                                         ) ,
       .pf2_bar5_mem_io                                                                                         (  pf2_bar5_mem_io                                                                                       ) ,
       .pf2_bar5_prefetch                                                                                       (  pf2_bar5_prefetch                                                                                     ) ,
       .pf2_bar5_start                                                                                          (  pf2_bar5_start                                                                                        ) ,
       .pf2_bar5_type                                                                                           (  pf2_bar5_type                                                                                         ) ,
       .pf2_base_class_code                                                                                     (  pf2_base_class_code                                                                                   ) ,
       .pf2_cap_id_nxt_ptr_reg_rsvdp_20                                                                         (  pf2_cap_id_nxt_ptr_reg_rsvdp_20                                                                       ) ,
       .pf2_cap_pointer                                                                                         (  pf2_cap_pointer                                                                                       ) ,
       .pf2_cardbus_cis_pointer                                                                                 (  lcl_int_pf2_cardbus_cis_pointer                                                                       ) ,
       .pf2_con_status_reg_rsvdp_2                                                                              (  pf2_con_status_reg_rsvdp_2                                                                            ) ,
       .pf2_con_status_reg_rsvdp_4                                                                              (  pf2_con_status_reg_rsvdp_4                                                                            ) ,
       .pf2_d1_support                                                                                          (  pf2_d1_support                                                                                        ) ,
       .pf2_d2_support                                                                                          (  pf2_d2_support                                                                                        ) ,
       .pf2_dbi_reserved_0                                                                                      (  pf2_dbi_reserved_0                                                                                    ) ,
       .pf2_dbi_reserved_1                                                                                      (  pf2_dbi_reserved_1                                                                                    ) ,
       .pf2_dbi_reserved_10                                                                                     (  pf2_dbi_reserved_10                                                                                   ) ,
       .pf2_dbi_reserved_11                                                                                     (  pf2_dbi_reserved_11                                                                                   ) ,
       .pf2_dbi_reserved_12                                                                                     (  pf2_dbi_reserved_12                                                                                   ) ,
       .pf2_dbi_reserved_13                                                                                     (  pf2_dbi_reserved_13                                                                                   ) ,
       .pf2_dbi_reserved_14                                                                                     (  pf2_dbi_reserved_14                                                                                   ) ,
       .pf2_dbi_reserved_15                                                                                     (  pf2_dbi_reserved_15                                                                                   ) ,
       .pf2_dbi_reserved_16                                                                                     (  pf2_dbi_reserved_16                                                                                   ) ,
       .pf2_dbi_reserved_17                                                                                     (  pf2_dbi_reserved_17                                                                                   ) ,
       .pf2_dbi_reserved_18                                                                                     (  pf2_dbi_reserved_18                                                                                   ) ,
       .pf2_dbi_reserved_19                                                                                     (  pf2_dbi_reserved_19                                                                                   ) ,
       .pf2_dbi_reserved_2                                                                                      (  pf2_dbi_reserved_2                                                                                    ) ,
       .pf2_dbi_reserved_3                                                                                      (  pf2_dbi_reserved_3                                                                                    ) ,
       .pf2_dbi_reserved_4                                                                                      (  pf2_dbi_reserved_4                                                                                    ) ,
       .pf2_dbi_reserved_5                                                                                      (  pf2_dbi_reserved_5                                                                                    ) ,
       .pf2_dbi_reserved_6                                                                                      (  pf2_dbi_reserved_6                                                                                    ) ,
       .pf2_dbi_reserved_7                                                                                      (  pf2_dbi_reserved_7                                                                                    ) ,
       .pf2_dbi_reserved_8                                                                                      (  pf2_dbi_reserved_8                                                                                    ) ,
       .pf2_dbi_reserved_9                                                                                      (  pf2_dbi_reserved_9                                                                                    ) ,
       .pf2_device_capabilities_reg_rsvdp_12                                                                    (  pf2_device_capabilities_reg_rsvdp_12                                                                  ) ,
       .pf2_device_capabilities_reg_rsvdp_16                                                                    (  pf2_device_capabilities_reg_rsvdp_16                                                                  ) ,
       .pf2_device_capabilities_reg_rsvdp_29                                                                    (  pf2_device_capabilities_reg_rsvdp_29                                                                  ) ,
       .pf2_dsi                                                                                                 (  pf2_dsi                                                                                               ) ,
       .pf2_exp_rom_bar_mask_reg_rsvdp_1                                                                        (  pf2_exp_rom_bar_mask_reg_rsvdp_1                                                                      ) ,
       .pf2_exp_rom_base_addr_reg_rsvdp_1                                                                       (  pf2_exp_rom_base_addr_reg_rsvdp_1                                                                     ) ,
       .pf2_forward_user_vsec                                                                                   (  pf2_forward_user_vsec                                                                                 ) ,
       .pf2_global_inval_spprtd                                                                                 (  pf2_global_inval_spprtd                                                                               ) ,
       .pf2_header_type                                                                                         (  pf2_header_type                                                                                       ) ,
       .pf2_int_pin                                                                                             (  pf2_int_pin                                                                                           ) ,
       .pf2_invalidate_q_depth                                                                                  (  pf2_invalidate_q_depth                                                                                ) ,
       .pf2_link_capabilities_reg_rsvdp_23                                                                      (  pf2_link_capabilities_reg_rsvdp_23                                                                    ) ,
       .pf2_link_control_link_status_reg_rsvdp_12                                                               (  pf2_link_control_link_status_reg_rsvdp_12                                                             ) ,
       .pf2_link_control_link_status_reg_rsvdp_2                                                                (  pf2_link_control_link_status_reg_rsvdp_2                                                              ) ,
       .pf2_link_control_link_status_reg_rsvdp_25                                                               (  pf2_link_control_link_status_reg_rsvdp_25                                                             ) ,
       .pf2_link_control_link_status_reg_rsvdp_9                                                                (  pf2_link_control_link_status_reg_rsvdp_9                                                              ) ,
       .pf2_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte1                                                     (  pf2_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte1                                                   ) ,
       .pf2_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte2                                                     (  pf2_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte2                                                   ) ,
       .pf2_msix_cap_msix_pba_offset_reg_addr_byte0                                                             (  pf2_msix_cap_msix_pba_offset_reg_addr_byte0                                                           ) ,
       .pf2_msix_cap_msix_pba_offset_reg_addr_byte1                                                             (  pf2_msix_cap_msix_pba_offset_reg_addr_byte1                                                           ) ,
       .pf2_msix_cap_msix_pba_offset_reg_addr_byte2                                                             (  pf2_msix_cap_msix_pba_offset_reg_addr_byte2                                                           ) ,
       .pf2_msix_cap_msix_pba_offset_reg_addr_byte3                                                             (  pf2_msix_cap_msix_pba_offset_reg_addr_byte3                                                           ) ,
       .pf2_msix_cap_msix_table_offset_reg_addr_byte0                                                           (  pf2_msix_cap_msix_table_offset_reg_addr_byte0                                                         ) ,
       .pf2_msix_cap_msix_table_offset_reg_addr_byte1                                                           (  pf2_msix_cap_msix_table_offset_reg_addr_byte1                                                         ) ,
       .pf2_msix_cap_msix_table_offset_reg_addr_byte2                                                           (  pf2_msix_cap_msix_table_offset_reg_addr_byte2                                                         ) ,
       .pf2_msix_cap_msix_table_offset_reg_addr_byte3                                                           (  pf2_msix_cap_msix_table_offset_reg_addr_byte3                                                         ) ,
       .pf2_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte1                                                   (  pf2_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte1                                                 ) ,
       .pf2_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte2                                                   (  pf2_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte2                                                 ) ,
       .pf2_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte3                                                   (  pf2_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte3                                                 ) ,
       .pf2_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte2                                        (  pf2_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte2                                      ) ,
       .pf2_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte3                                        (  pf2_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte3                                      ) ,
       .pf2_multi_func                                                                                          (  pf2_multi_func                                                                                        ) ,
       .pf2_no_soft_rst                                                                                         (  pf2_no_soft_rst                                                                                       ) ,
       .pf2_page_aligned_req                                                                                    (  pf2_page_aligned_req                                                                                  ) ,
       .pf2_pci_msi_64_bit_addr_cap                                                                             (  pf2_pci_msi_64_bit_addr_cap                                                                           ) ,
       .pf2_pci_msi_cap_next_offset                                                                             (  pf2_pci_msi_cap_next_offset                                                                           ) ,
       .pf2_pci_msi_enable                                                                                      (  pf2_pci_msi_enable                                                                                    ) ,
       .pf2_pci_msi_multiple_msg_cap                                                                            (  pf2_pci_msi_multiple_msg_cap                                                                          ) ,
       .pf2_pci_msi_multiple_msg_en                                                                             (  pf2_pci_msi_multiple_msg_en                                                                           ) ,
       .pf2_pci_msix_bir                                                                                        (  pf2_pci_msix_bir                                                                                      ) ,
       .pf2_pci_msix_cap_id_next_ctrl_reg_rsvdp_27                                                              (  pf2_pci_msix_cap_id_next_ctrl_reg_rsvdp_27                                                            ) ,
       .pf2_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                                        (  pf2_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                                      ) ,
       .pf2_pci_msix_cap_next_offset                                                                            (  pf2_pci_msix_cap_next_offset                                                                          ) ,
       .pf2_pci_msix_enable                                                                                     (  pf2_pci_msix_enable                                                                                   ) ,
       .pf2_pci_msix_enable_vfcomm_cs2                                                                          (  pf2_pci_msix_enable_vfcomm_cs2                                                                        ) ,
       .pf2_pci_msix_function_mask                                                                              (  pf2_pci_msix_function_mask                                                                            ) ,
       .pf2_pci_msix_function_mask_vfcomm_cs2                                                                   (  pf2_pci_msix_function_mask_vfcomm_cs2                                                                 ) ,
       .pf2_pci_msix_pba                                                                                        (  pf2_pci_msix_pba                                                                                      ) ,
       .pf2_pci_msix_pba_offset                                                                                 (  pf2_pci_msix_pba_offset                                                                               ) ,
       .pf2_pci_msix_table_offset                                                                               (  pf2_pci_msix_table_offset                                                                             ) ,
       .pf2_pci_msix_table_size                                                                                 (  pf2_pci_msix_table_size                                                                               ) ,
       .pf2_pci_msix_table_size_vfcomm_cs2                                                                      (  pf2_pci_msix_table_size_vfcomm_cs2                                                                    ) ,
       .pf2_pci_type0_bar0_enabled                                                                              (  pf2_pci_type0_bar0_enabled                                                                            ) ,
       .pf2_pci_type0_bar0_mask_31_1                                                                            (  pf2_pci_type0_bar0_mask_31_1                                                                          ) ,
       .pf2_pci_type0_bar1_dummy_mask_7_1                                                                       (  pf2_pci_type0_bar1_dummy_mask_7_1                                                                     ) ,
       .pf2_pci_type0_bar1_enabled                                                                              (  pf2_pci_type0_bar1_enabled                                                                            ) ,
       .pf2_pci_type0_bar1_enabled_or_mask64lsb                                                                 (  pf2_pci_type0_bar1_enabled_or_mask64lsb                                                               ) ,
       .pf2_pci_type0_bar1_mask_31_1                                                                            (  pf2_pci_type0_bar1_mask_31_1                                                                          ) ,
       .pf2_pci_type0_bar2_enabled                                                                              (  pf2_pci_type0_bar2_enabled                                                                            ) ,
       .pf2_pci_type0_bar2_mask_31_1                                                                            (  pf2_pci_type0_bar2_mask_31_1                                                                          ) ,
       .pf2_pci_type0_bar3_dummy_mask_7_1                                                                       (  pf2_pci_type0_bar3_dummy_mask_7_1                                                                     ) ,
       .pf2_pci_type0_bar3_enabled                                                                              (  pf2_pci_type0_bar3_enabled                                                                            ) ,
       .pf2_pci_type0_bar3_enabled_or_mask64lsb                                                                 (  pf2_pci_type0_bar3_enabled_or_mask64lsb                                                               ) ,
       .pf2_pci_type0_bar3_mask_31_1                                                                            (  pf2_pci_type0_bar3_mask_31_1                                                                          ) ,
       .pf2_pci_type0_bar4_enabled                                                                              (  pf2_pci_type0_bar4_enabled                                                                            ) ,
       .pf2_pci_type0_bar4_mask_31_1                                                                            (  pf2_pci_type0_bar4_mask_31_1                                                                          ) ,
       .pf2_pci_type0_bar5_dummy_mask_7_1                                                                       (  pf2_pci_type0_bar5_dummy_mask_7_1                                                                     ) ,
       .pf2_pci_type0_bar5_enabled                                                                              (  pf2_pci_type0_bar5_enabled                                                                            ) ,
       .pf2_pci_type0_bar5_enabled_or_mask64lsb                                                                 (  pf2_pci_type0_bar5_enabled_or_mask64lsb                                                               ) ,
       .pf2_pci_type0_bar5_mask_31_1                                                                            (  pf2_pci_type0_bar5_mask_31_1                                                                          ) ,
       .pf2_pci_type0_device_id                                                                                 (  pf2_pci_type0_device_id                                                                               ) ,
       .pf2_pci_type0_vendor_id                                                                                 (  pf2_pci_type0_vendor_id                                                                               ) ,
       .pf2_pcie_cap_active_state_link_pm_control                                                               (  pf2_pcie_cap_active_state_link_pm_control                                                             ) ,
       .pf2_pcie_cap_active_state_link_pm_support                                                               (  pf2_pcie_cap_active_state_link_pm_support                                                             ) ,
       .pf2_pcie_cap_aspm_opt_compliance                                                                        (  pf2_pcie_cap_aspm_opt_compliance                                                                      ) ,
       .pf2_pcie_cap_aux_power_pm_en                                                                            (  pf2_pcie_cap_aux_power_pm_en                                                                          ) ,
       .pf2_pcie_cap_clock_power_man                                                                            (  pf2_pcie_cap_clock_power_man                                                                          ) ,
       .pf2_pcie_cap_common_clk_config                                                                          (  pf2_pcie_cap_common_clk_config                                                                        ) ,
       .pf2_pcie_cap_device_capabilities_reg_addr_byte0                                                         (  pf2_pcie_cap_device_capabilities_reg_addr_byte0                                                       ) ,
       .pf2_pcie_cap_device_capabilities_reg_addr_byte1                                                         (  pf2_pcie_cap_device_capabilities_reg_addr_byte1                                                       ) ,
       .pf2_pcie_cap_device_capabilities_reg_addr_byte3                                                         (  pf2_pcie_cap_device_capabilities_reg_addr_byte3                                                       ) ,
       .pf2_pcie_cap_device_control_device_status_addr_byte1                                                    (  pf2_pcie_cap_device_control_device_status_addr_byte1                                                  ) ,
       .pf2_pcie_cap_dll_active                                                                                 (  pf2_pcie_cap_dll_active                                                                               ) ,
       .pf2_pcie_cap_dll_active_rep_cap                                                                         (  pf2_pcie_cap_dll_active_rep_cap                                                                       ) ,
       .pf2_pcie_cap_en_clk_power_man                                                                           (  pf2_pcie_cap_en_clk_power_man                                                                         ) ,
       .pf2_pcie_cap_en_no_snoop                                                                                (  pf2_pcie_cap_en_no_snoop                                                                              ) ,
       .pf2_pcie_cap_enter_compliance                                                                           (  pf2_pcie_cap_enter_compliance                                                                         ) ,
       .pf2_pcie_cap_ep_l0s_accpt_latency                                                                       (  pf2_pcie_cap_ep_l0s_accpt_latency                                                                     ) ,
       .pf2_pcie_cap_ep_l1_accpt_latency                                                                        (  pf2_pcie_cap_ep_l1_accpt_latency                                                                      ) ,
       .pf2_pcie_cap_ext_tag_en                                                                                 (  pf2_pcie_cap_ext_tag_en                                                                               ) ,
       .pf2_pcie_cap_ext_tag_supp                                                                               (  pf2_pcie_cap_ext_tag_supp                                                                             ) ,
       .pf2_pcie_cap_extended_synch                                                                             (  pf2_pcie_cap_extended_synch                                                                           ) ,
       .pf2_pcie_cap_flr_cap                                                                                    (  pf2_pcie_cap_flr_cap                                                                                  ) ,
       .pf2_pcie_cap_hw_auto_speed_disable                                                                      (  pf2_pcie_cap_hw_auto_speed_disable                                                                    ) ,
       .pf2_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvd                                                     (  pf2_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvd                                                   ) ,
       .pf2_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvdp_31                                                 (  pf2_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvdp_31                                               ) ,
       .pf2_pcie_cap_initiate_flr                                                                               (  pf2_pcie_cap_initiate_flr                                                                             ) ,
       .pf2_pcie_cap_l0s_exit_latency_commclk_dis                                                               (  pf2_pcie_cap_l0s_exit_latency_commclk_dis                                                             ) ,
       .pf2_pcie_cap_l0s_exit_latency_commclk_ena_cs2                                                           (  pf2_pcie_cap_l0s_exit_latency_commclk_ena_cs2                                                         ) ,
       .pf2_pcie_cap_l1_exit_latency_commclk_dis                                                                (  pf2_pcie_cap_l1_exit_latency_commclk_dis                                                              ) ,
       .pf2_pcie_cap_l1_exit_latency_commclk_ena_cs2                                                            (  pf2_pcie_cap_l1_exit_latency_commclk_ena_cs2                                                          ) ,
       .pf2_pcie_cap_link_auto_bw_int_en                                                                        (  pf2_pcie_cap_link_auto_bw_int_en                                                                      ) ,
       .pf2_pcie_cap_link_auto_bw_status                                                                        (  pf2_pcie_cap_link_auto_bw_status                                                                      ) ,
       .pf2_pcie_cap_link_bw_man_int_en                                                                         (  pf2_pcie_cap_link_bw_man_int_en                                                                       ) ,
       .pf2_pcie_cap_link_bw_man_status                                                                         (  pf2_pcie_cap_link_bw_man_status                                                                       ) ,
       .pf2_pcie_cap_link_bw_not_cap                                                                            (  pf2_pcie_cap_link_bw_not_cap                                                                          ) ,
       .pf2_pcie_cap_link_capabilities_reg_addr_byte0                                                           (  pf2_pcie_cap_link_capabilities_reg_addr_byte0                                                         ) ,
       .pf2_pcie_cap_link_capabilities_reg_addr_byte1                                                           (  pf2_pcie_cap_link_capabilities_reg_addr_byte1                                                         ) ,
       .pf2_pcie_cap_link_capabilities_reg_addr_byte2                                                           (  pf2_pcie_cap_link_capabilities_reg_addr_byte2                                                         ) ,
       .pf2_pcie_cap_link_capabilities_reg_addr_byte3                                                           (  pf2_pcie_cap_link_capabilities_reg_addr_byte3                                                         ) ,
       .pf2_pcie_cap_link_control2_link_status2_reg_addr_byte0                                                  (  pf2_pcie_cap_link_control2_link_status2_reg_addr_byte0                                                ) ,
       .pf2_pcie_cap_link_control_link_status_reg_addr_byte0                                                    (  pf2_pcie_cap_link_control_link_status_reg_addr_byte0                                                  ) ,
       .pf2_pcie_cap_link_control_link_status_reg_addr_byte1                                                    (  pf2_pcie_cap_link_control_link_status_reg_addr_byte1                                                  ) ,
       .pf2_pcie_cap_link_control_link_status_reg_addr_byte2                                                    (  pf2_pcie_cap_link_control_link_status_reg_addr_byte2                                                  ) ,
       .pf2_pcie_cap_link_disable                                                                               (  pf2_pcie_cap_link_disable                                                                             ) ,
       .pf2_pcie_cap_link_training                                                                              (  pf2_pcie_cap_link_training                                                                            ) ,
       .pf2_pcie_cap_max_link_speed                                                                             (  pf2_pcie_cap_max_link_speed                                                                           ) ,
       .pf2_pcie_cap_max_link_width                                                                             (  pf2_pcie_cap_max_link_width                                                                           ) ,
       .pf2_pcie_cap_max_payload_size                                                                           (  pf2_pcie_cap_max_payload_size                                                                         ) ,
       .pf2_pcie_cap_max_read_req_size                                                                          (  pf2_pcie_cap_max_read_req_size                                                                        ) ,
       .pf2_pcie_cap_nego_link_width                                                                            (  pf2_pcie_cap_nego_link_width                                                                          ) ,
       .pf2_pcie_cap_next_ptr                                                                                   (  pf2_pcie_cap_next_ptr                                                                                 ) ,
       .pf2_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte1                                      (  pf2_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte1                                    ) ,
       .pf2_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte3                                      (  pf2_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte3                                    ) ,
       .pf2_pcie_cap_phantom_func_en                                                                            (  pf2_pcie_cap_phantom_func_en                                                                          ) ,
       .pf2_pcie_cap_phantom_func_support                                                                       (  pf2_pcie_cap_phantom_func_support                                                                     ) ,
       .pf2_pcie_cap_port_num                                                                                   (  pf2_pcie_cap_port_num                                                                                 ) ,
       .pf2_pcie_cap_rcb                                                                                        (  pf2_pcie_cap_rcb                                                                                      ) ,
       .pf2_pcie_cap_retrain_link                                                                               (  pf2_pcie_cap_retrain_link                                                                             ) ,
       .pf2_pcie_cap_role_based_err_report                                                                      (  pf2_pcie_cap_role_based_err_report                                                                    ) ,
       .pf2_pcie_cap_sel_deemphasis                                                                             (  pf2_pcie_cap_sel_deemphasis                                                                           ) ,
       .pf2_pcie_cap_shadow_link_capabilities_reg_addr_byte0                                                    (  pf2_pcie_cap_shadow_link_capabilities_reg_addr_byte0                                                  ) ,
       .pf2_pcie_cap_shadow_link_capabilities_reg_addr_byte1                                                    (  pf2_pcie_cap_shadow_link_capabilities_reg_addr_byte1                                                  ) ,
       .pf2_pcie_cap_slot_clk_config                                                                            (  pf2_pcie_cap_slot_clk_config                                                                          ) ,
       .pf2_pcie_cap_surprise_down_err_rep_cap                                                                  (  pf2_pcie_cap_surprise_down_err_rep_cap                                                                ) ,
       .pf2_pcie_cap_target_link_speed                                                                          (  pf2_pcie_cap_target_link_speed                                                                        ) ,
       .pf2_pcie_cap_tx_margin                                                                                  (  pf2_pcie_cap_tx_margin                                                                                ) ,
       .pf2_pcie_int_msg_num                                                                                    (  pf2_pcie_int_msg_num                                                                                  ) ,
       .pf2_pcie_slot_imp                                                                                       (  pf2_pcie_slot_imp                                                                                     ) ,
       .pf2_pm_cap_cap_id_nxt_ptr_reg_addr_byte1                                                                (  pf2_pm_cap_cap_id_nxt_ptr_reg_addr_byte1                                                              ) ,
       .pf2_pm_cap_cap_id_nxt_ptr_reg_addr_byte2                                                                (  pf2_pm_cap_cap_id_nxt_ptr_reg_addr_byte2                                                              ) ,
       .pf2_pm_cap_cap_id_nxt_ptr_reg_addr_byte3                                                                (  pf2_pm_cap_cap_id_nxt_ptr_reg_addr_byte3                                                              ) ,
       .pf2_pm_cap_con_status_reg_addr_byte0                                                                    (  pf2_pm_cap_con_status_reg_addr_byte0                                                                  ) ,
       .pf2_pm_next_pointer                                                                                     (  pf2_pm_next_pointer                                                                                   ) ,
       .pf2_pm_spec_ver                                                                                         (  pf2_pm_spec_ver                                                                                       ) ,
       .pf2_pme_clk                                                                                             (  pf2_pme_clk                                                                                           ) ,
       .pf2_pme_support                                                                                         (  pf2_pme_support                                                                                       ) ,
       .pf2_power_state                                                                                         (  pf2_power_state                                                                                       ) ,
       .pf2_program_interface                                                                                   (  pf2_program_interface                                                                                 ) ,
       .pf2_reserved_0_addr                                                                                     (  pf2_reserved_0_addr                                                                                   ) ,
       .pf2_reserved_10_addr                                                                                    (  pf2_reserved_10_addr                                                                                  ) ,
       .pf2_reserved_11_addr                                                                                    (  pf2_reserved_11_addr                                                                                  ) ,
       .pf2_reserved_12_addr                                                                                    (  pf2_reserved_12_addr                                                                                  ) ,
       .pf2_reserved_13_addr                                                                                    (  pf2_reserved_13_addr                                                                                  ) ,
       .pf2_reserved_14_addr                                                                                    (  pf2_reserved_14_addr                                                                                  ) ,
       .pf2_reserved_15_addr                                                                                    (  pf2_reserved_15_addr                                                                                  ) ,
       .pf2_reserved_16_addr                                                                                    (  pf2_reserved_16_addr                                                                                  ) ,
       .pf2_reserved_17_addr                                                                                    (  pf2_reserved_17_addr                                                                                  ) ,
       .pf2_reserved_18_addr                                                                                    (  pf2_reserved_18_addr                                                                                  ) ,
       .pf2_reserved_19_addr                                                                                    (  pf2_reserved_19_addr                                                                                  ) ,
       .pf2_reserved_1_addr                                                                                     (  pf2_reserved_1_addr                                                                                   ) ,
       .pf2_reserved_2_addr                                                                                     (  pf2_reserved_2_addr                                                                                   ) ,
       .pf2_reserved_3_addr                                                                                     (  pf2_reserved_3_addr                                                                                   ) ,
       .pf2_reserved_4_addr                                                                                     (  pf2_reserved_4_addr                                                                                   ) ,
       .pf2_reserved_5_addr                                                                                     (  pf2_reserved_5_addr                                                                                   ) ,
       .pf2_reserved_6_addr                                                                                     (  pf2_reserved_6_addr                                                                                   ) ,
       .pf2_reserved_7_addr                                                                                     (  pf2_reserved_7_addr                                                                                   ) ,
       .pf2_reserved_8_addr                                                                                     (  pf2_reserved_8_addr                                                                                   ) ,
       .pf2_reserved_9_addr                                                                                     (  pf2_reserved_9_addr                                                                                   ) ,
       .pf2_revision_id                                                                                         (  pf2_revision_id                                                                                       ) ,
       .pf2_rom_bar_enable                                                                                      (  pf2_rom_bar_enable                                                                                    ) ,
       .pf2_rom_bar_enabled                                                                                     (  pf2_rom_bar_enabled                                                                                   ) ,
       .pf2_rom_mask                                                                                            (  pf2_rom_mask                                                                                          ) ,
       .pf2_shadow_link_capabilities_reg_shadow_rsvdp_23                                                        (  pf2_shadow_link_capabilities_reg_shadow_rsvdp_23                                                      ) ,
       .pf2_shadow_pcie_cap_active_state_link_pm_support                                                        (  pf2_shadow_pcie_cap_active_state_link_pm_support                                                      ) ,
       .pf2_shadow_pcie_cap_aspm_opt_compliance                                                                 (  pf2_shadow_pcie_cap_aspm_opt_compliance                                                               ) ,
       .pf2_shadow_pcie_cap_clock_power_man                                                                     (  pf2_shadow_pcie_cap_clock_power_man                                                                   ) ,
       .pf2_shadow_pcie_cap_dll_active_rep_cap                                                                  (  pf2_shadow_pcie_cap_dll_active_rep_cap                                                                ) ,
       .pf2_shadow_pcie_cap_link_bw_not_cap                                                                     (  pf2_shadow_pcie_cap_link_bw_not_cap                                                                   ) ,
       .pf2_shadow_pcie_cap_max_link_width                                                                      (  pf2_shadow_pcie_cap_max_link_width                                                                    ) ,
       .pf2_shadow_pcie_cap_surprise_down_err_rep_cap                                                           (  pf2_shadow_pcie_cap_surprise_down_err_rep_cap                                                         ) ,
       .pf2_shadow_sriov_vf_stride_ari_cs2                                                                      (  pf2_shadow_sriov_vf_stride_ari_cs2                                                                    ) ,
       .pf2_sn_cap_ser_num_reg_dw_1_addr_byte0                                                                  (  pf2_sn_cap_ser_num_reg_dw_1_addr_byte0                                                                ) ,
       .pf2_sn_cap_ser_num_reg_dw_1_addr_byte1                                                                  (  pf2_sn_cap_ser_num_reg_dw_1_addr_byte1                                                                ) ,
       .pf2_sn_cap_ser_num_reg_dw_1_addr_byte2                                                                  (  pf2_sn_cap_ser_num_reg_dw_1_addr_byte2                                                                ) ,
       .pf2_sn_cap_ser_num_reg_dw_1_addr_byte3                                                                  (  pf2_sn_cap_ser_num_reg_dw_1_addr_byte3                                                                ) ,
       .pf2_sn_cap_ser_num_reg_dw_2_addr_byte0                                                                  (  pf2_sn_cap_ser_num_reg_dw_2_addr_byte0                                                                ) ,
       .pf2_sn_cap_ser_num_reg_dw_2_addr_byte1                                                                  (  pf2_sn_cap_ser_num_reg_dw_2_addr_byte1                                                                ) ,
       .pf2_sn_cap_ser_num_reg_dw_2_addr_byte2                                                                  (  pf2_sn_cap_ser_num_reg_dw_2_addr_byte2                                                                ) ,
       .pf2_sn_cap_ser_num_reg_dw_2_addr_byte3                                                                  (  pf2_sn_cap_ser_num_reg_dw_2_addr_byte3                                                                ) ,
       .pf2_sn_cap_sn_base_addr_byte2                                                                           (  pf2_sn_cap_sn_base_addr_byte2                                                                         ) ,
       .pf2_sn_cap_sn_base_addr_byte3                                                                           (  pf2_sn_cap_sn_base_addr_byte3                                                                         ) ,
       .pf2_sn_cap_version                                                                                      (  pf2_sn_cap_version                                                                                    ) ,
       .pf2_sn_next_offset                                                                                      (  pf2_sn_next_offset                                                                                    ) ,
       .pf2_sn_ser_num_reg_1_dw                                                                                 (  lcl_int_pf2_sn_ser_num_reg_1_dw                                                                       ) ,
       .pf2_sn_ser_num_reg_2_dw                                                                                 (  lcl_int_pf2_sn_ser_num_reg_2_dw                                                                       ) ,
       .pf2_sriov_cap_shadow_sriov_initial_vfs_addr_byte0                                                       (  pf2_sriov_cap_shadow_sriov_initial_vfs_addr_byte0                                                     ) ,
       .pf2_sriov_cap_shadow_sriov_initial_vfs_addr_byte1                                                       (  pf2_sriov_cap_shadow_sriov_initial_vfs_addr_byte1                                                     ) ,
       .pf2_sriov_cap_shadow_sriov_vf_offset_position_addr_byte0                                                (  pf2_sriov_cap_shadow_sriov_vf_offset_position_addr_byte0                                              ) ,
       .pf2_sriov_cap_shadow_sriov_vf_offset_position_addr_byte1                                                (  pf2_sriov_cap_shadow_sriov_vf_offset_position_addr_byte1                                              ) ,
       .pf2_sriov_cap_shadow_sriov_vf_offset_position_addr_byte2                                                (  pf2_sriov_cap_shadow_sriov_vf_offset_position_addr_byte2                                              ) ,
       .pf2_sriov_cap_shadow_sriov_vf_offset_position_addr_byte3                                                (  pf2_sriov_cap_shadow_sriov_vf_offset_position_addr_byte3                                              ) ,
       .pf2_sriov_cap_shadow_vf_bar0_reg_addr_byte0                                                             (  pf2_sriov_cap_shadow_vf_bar0_reg_addr_byte0                                                           ) ,
       .pf2_sriov_cap_shadow_vf_bar0_reg_addr_byte1                                                             (  pf2_sriov_cap_shadow_vf_bar0_reg_addr_byte1                                                           ) ,
       .pf2_sriov_cap_shadow_vf_bar0_reg_addr_byte2                                                             (  pf2_sriov_cap_shadow_vf_bar0_reg_addr_byte2                                                           ) ,
       .pf2_sriov_cap_shadow_vf_bar0_reg_addr_byte3                                                             (  pf2_sriov_cap_shadow_vf_bar0_reg_addr_byte3                                                           ) ,
       .pf2_sriov_cap_shadow_vf_bar1_reg_addr_byte0                                                             (  pf2_sriov_cap_shadow_vf_bar1_reg_addr_byte0                                                           ) ,
       .pf2_sriov_cap_shadow_vf_bar1_reg_addr_byte1                                                             (  pf2_sriov_cap_shadow_vf_bar1_reg_addr_byte1                                                           ) ,
       .pf2_sriov_cap_shadow_vf_bar1_reg_addr_byte2                                                             (  pf2_sriov_cap_shadow_vf_bar1_reg_addr_byte2                                                           ) ,
       .pf2_sriov_cap_shadow_vf_bar1_reg_addr_byte3                                                             (  pf2_sriov_cap_shadow_vf_bar1_reg_addr_byte3                                                           ) ,
       .pf2_sriov_cap_shadow_vf_bar2_reg_addr_byte0                                                             (  pf2_sriov_cap_shadow_vf_bar2_reg_addr_byte0                                                           ) ,
       .pf2_sriov_cap_shadow_vf_bar2_reg_addr_byte1                                                             (  pf2_sriov_cap_shadow_vf_bar2_reg_addr_byte1                                                           ) ,
       .pf2_sriov_cap_shadow_vf_bar2_reg_addr_byte2                                                             (  pf2_sriov_cap_shadow_vf_bar2_reg_addr_byte2                                                           ) ,
       .pf2_sriov_cap_shadow_vf_bar2_reg_addr_byte3                                                             (  pf2_sriov_cap_shadow_vf_bar2_reg_addr_byte3                                                           ) ,
       .pf2_sriov_cap_shadow_vf_bar3_reg_addr_byte0                                                             (  pf2_sriov_cap_shadow_vf_bar3_reg_addr_byte0                                                           ) ,
       .pf2_sriov_cap_shadow_vf_bar3_reg_addr_byte1                                                             (  pf2_sriov_cap_shadow_vf_bar3_reg_addr_byte1                                                           ) ,
       .pf2_sriov_cap_shadow_vf_bar3_reg_addr_byte2                                                             (  pf2_sriov_cap_shadow_vf_bar3_reg_addr_byte2                                                           ) ,
       .pf2_sriov_cap_shadow_vf_bar3_reg_addr_byte3                                                             (  pf2_sriov_cap_shadow_vf_bar3_reg_addr_byte3                                                           ) ,
       .pf2_sriov_cap_shadow_vf_bar4_reg_addr_byte0                                                             (  pf2_sriov_cap_shadow_vf_bar4_reg_addr_byte0                                                           ) ,
       .pf2_sriov_cap_shadow_vf_bar4_reg_addr_byte1                                                             (  pf2_sriov_cap_shadow_vf_bar4_reg_addr_byte1                                                           ) ,
       .pf2_sriov_cap_shadow_vf_bar4_reg_addr_byte2                                                             (  pf2_sriov_cap_shadow_vf_bar4_reg_addr_byte2                                                           ) ,
       .pf2_sriov_cap_shadow_vf_bar4_reg_addr_byte3                                                             (  pf2_sriov_cap_shadow_vf_bar4_reg_addr_byte3                                                           ) ,
       .pf2_sriov_cap_shadow_vf_bar5_reg_addr_byte0                                                             (  pf2_sriov_cap_shadow_vf_bar5_reg_addr_byte0                                                           ) ,
       .pf2_sriov_cap_shadow_vf_bar5_reg_addr_byte1                                                             (  pf2_sriov_cap_shadow_vf_bar5_reg_addr_byte1                                                           ) ,
       .pf2_sriov_cap_shadow_vf_bar5_reg_addr_byte2                                                             (  pf2_sriov_cap_shadow_vf_bar5_reg_addr_byte2                                                           ) ,
       .pf2_sriov_cap_shadow_vf_bar5_reg_addr_byte3                                                             (  pf2_sriov_cap_shadow_vf_bar5_reg_addr_byte3                                                           ) ,
       .pf2_sriov_cap_sriov_bar1_enable_reg_addr_byte0                                                          (  pf2_sriov_cap_sriov_bar1_enable_reg_addr_byte0                                                        ) ,
       .pf2_sriov_cap_sriov_bar3_enable_reg_addr_byte0                                                          (  pf2_sriov_cap_sriov_bar3_enable_reg_addr_byte0                                                        ) ,
       .pf2_sriov_cap_sriov_bar5_enable_reg_addr_byte0                                                          (  pf2_sriov_cap_sriov_bar5_enable_reg_addr_byte0                                                        ) ,
       .pf2_sriov_cap_sriov_base_reg_addr_byte2                                                                 (  pf2_sriov_cap_sriov_base_reg_addr_byte2                                                               ) ,
       .pf2_sriov_cap_sriov_base_reg_addr_byte3                                                                 (  pf2_sriov_cap_sriov_base_reg_addr_byte3                                                               ) ,
       .pf2_sriov_cap_sriov_initial_vfs_addr_byte0                                                              (  pf2_sriov_cap_sriov_initial_vfs_addr_byte0                                                            ) ,
       .pf2_sriov_cap_sriov_initial_vfs_addr_byte1                                                              (  pf2_sriov_cap_sriov_initial_vfs_addr_byte1                                                            ) ,
       .pf2_sriov_cap_sriov_vf_offset_position_addr_byte0                                                       (  pf2_sriov_cap_sriov_vf_offset_position_addr_byte0                                                     ) ,
       .pf2_sriov_cap_sriov_vf_offset_position_addr_byte1                                                       (  pf2_sriov_cap_sriov_vf_offset_position_addr_byte1                                                     ) ,
       .pf2_sriov_cap_sriov_vf_offset_position_addr_byte2                                                       (  pf2_sriov_cap_sriov_vf_offset_position_addr_byte2                                                     ) ,
       .pf2_sriov_cap_sriov_vf_offset_position_addr_byte3                                                       (  pf2_sriov_cap_sriov_vf_offset_position_addr_byte3                                                     ) ,
       .pf2_sriov_cap_sup_page_sizes_reg_addr_byte0                                                             (  pf2_sriov_cap_sup_page_sizes_reg_addr_byte0                                                           ) ,
       .pf2_sriov_cap_sup_page_sizes_reg_addr_byte1                                                             (  pf2_sriov_cap_sup_page_sizes_reg_addr_byte1                                                           ) ,
       .pf2_sriov_cap_sup_page_sizes_reg_addr_byte2                                                             (  pf2_sriov_cap_sup_page_sizes_reg_addr_byte2                                                           ) ,
       .pf2_sriov_cap_sup_page_sizes_reg_addr_byte3                                                             (  pf2_sriov_cap_sup_page_sizes_reg_addr_byte3                                                           ) ,
       .pf2_sriov_cap_version                                                                                   (  pf2_sriov_cap_version                                                                                 ) ,
       .pf2_sriov_cap_vf_bar0_reg_addr_byte0                                                                    (  pf2_sriov_cap_vf_bar0_reg_addr_byte0                                                                  ) ,
       .pf2_sriov_cap_vf_bar1_reg_addr_byte0                                                                    (  pf2_sriov_cap_vf_bar1_reg_addr_byte0                                                                  ) ,
       .pf2_sriov_cap_vf_bar2_reg_addr_byte0                                                                    (  pf2_sriov_cap_vf_bar2_reg_addr_byte0                                                                  ) ,
       .pf2_sriov_cap_vf_bar3_reg_addr_byte0                                                                    (  pf2_sriov_cap_vf_bar3_reg_addr_byte0                                                                  ) ,
       .pf2_sriov_cap_vf_bar4_reg_addr_byte0                                                                    (  pf2_sriov_cap_vf_bar4_reg_addr_byte0                                                                  ) ,
       .pf2_sriov_cap_vf_bar5_reg_addr_byte0                                                                    (  pf2_sriov_cap_vf_bar5_reg_addr_byte0                                                                  ) ,
       .pf2_sriov_cap_vf_device_id_reg_addr_byte2                                                               (  pf2_sriov_cap_vf_device_id_reg_addr_byte2                                                             ) ,
       .pf2_sriov_cap_vf_device_id_reg_addr_byte3                                                               (  pf2_sriov_cap_vf_device_id_reg_addr_byte3                                                             ) ,
       .pf2_sriov_initial_vfs_ari_cs2                                                                           (  pf2_sriov_initial_vfs_ari_cs2                                                                         ) ,
       .pf2_sriov_initial_vfs_nonari                                                                            (  pf2_sriov_initial_vfs_nonari                                                                          ) ,
       .pf2_sriov_next_offset                                                                                   (  pf2_sriov_next_offset                                                                                 ) ,
       .pf2_sriov_sup_page_size                                                                                 (  lcl_int_pf2_sriov_sup_page_size                                                                       ) ,
       .pf2_sriov_vf_bar0_mask                                                                                  (  pf2_sriov_vf_bar0_mask                                                                                ) ,
       .pf2_sriov_vf_bar0_prefetch                                                                              (  pf2_sriov_vf_bar0_prefetch                                                                            ) ,
       .pf2_sriov_vf_bar0_start                                                                                 (  pf2_sriov_vf_bar0_start                                                                               ) ,
       .pf2_sriov_vf_bar0_type                                                                                  (  pf2_sriov_vf_bar0_type                                                                                ) ,
       .pf2_sriov_vf_bar1_dummy_mask_7_1                                                                        (  pf2_sriov_vf_bar1_dummy_mask_7_1                                                                      ) ,
       .pf2_sriov_vf_bar1_enabled                                                                               (  pf2_sriov_vf_bar1_enabled                                                                             ) ,
       .pf2_sriov_vf_bar1_mask                                                                                  (  pf2_sriov_vf_bar1_mask                                                                                ) ,
       .pf2_sriov_vf_bar1_prefetch                                                                              (  pf2_sriov_vf_bar1_prefetch                                                                            ) ,
       .pf2_sriov_vf_bar1_start                                                                                 (  pf2_sriov_vf_bar1_start                                                                               ) ,
       .pf2_sriov_vf_bar1_type                                                                                  (  pf2_sriov_vf_bar1_type                                                                                ) ,
       .pf2_sriov_vf_bar2_mask                                                                                  (  pf2_sriov_vf_bar2_mask                                                                                ) ,
       .pf2_sriov_vf_bar2_prefetch                                                                              (  pf2_sriov_vf_bar2_prefetch                                                                            ) ,
       .pf2_sriov_vf_bar2_start                                                                                 (  pf2_sriov_vf_bar2_start                                                                               ) ,
       .pf2_sriov_vf_bar2_type                                                                                  (  pf2_sriov_vf_bar2_type                                                                                ) ,
       .pf2_sriov_vf_bar3_dummy_mask_7_1                                                                        (  pf2_sriov_vf_bar3_dummy_mask_7_1                                                                      ) ,
       .pf2_sriov_vf_bar3_enabled                                                                               (  pf2_sriov_vf_bar3_enabled                                                                             ) ,
       .pf2_sriov_vf_bar3_mask                                                                                  (  pf2_sriov_vf_bar3_mask                                                                                ) ,
       .pf2_sriov_vf_bar3_prefetch                                                                              (  pf2_sriov_vf_bar3_prefetch                                                                            ) ,
       .pf2_sriov_vf_bar3_start                                                                                 (  pf2_sriov_vf_bar3_start                                                                               ) ,
       .pf2_sriov_vf_bar3_type                                                                                  (  pf2_sriov_vf_bar3_type                                                                                ) ,
       .pf2_sriov_vf_bar4_mask                                                                                  (  pf2_sriov_vf_bar4_mask                                                                                ) ,
       .pf2_sriov_vf_bar4_prefetch                                                                              (  pf2_sriov_vf_bar4_prefetch                                                                            ) ,
       .pf2_sriov_vf_bar4_start                                                                                 (  pf2_sriov_vf_bar4_start                                                                               ) ,
       .pf2_sriov_vf_bar4_type                                                                                  (  pf2_sriov_vf_bar4_type                                                                                ) ,
       .pf2_sriov_vf_bar5_dummy_mask_7_1                                                                        (  pf2_sriov_vf_bar5_dummy_mask_7_1                                                                      ) ,
       .pf2_sriov_vf_bar5_enabled                                                                               (  pf2_sriov_vf_bar5_enabled                                                                             ) ,
       .pf2_sriov_vf_bar5_mask                                                                                  (  pf2_sriov_vf_bar5_mask                                                                                ) ,
       .pf2_sriov_vf_bar5_prefetch                                                                              (  pf2_sriov_vf_bar5_prefetch                                                                            ) ,
       .pf2_sriov_vf_bar5_start                                                                                 (  pf2_sriov_vf_bar5_start                                                                               ) ,
       .pf2_sriov_vf_bar5_type                                                                                  (  pf2_sriov_vf_bar5_type                                                                                ) ,
       .pf2_sriov_vf_device_id                                                                                  (  pf2_sriov_vf_device_id                                                                                ) ,
       .pf2_sriov_vf_offset_ari_cs2                                                                             (  pf2_sriov_vf_offset_ari_cs2                                                                           ) ,
       .pf2_sriov_vf_offset_position_nonari                                                                     (  pf2_sriov_vf_offset_position_nonari                                                                   ) ,
       .pf2_sriov_vf_stride_nonari                                                                              (  pf2_sriov_vf_stride_nonari                                                                            ) ,
       .pf2_subclass_code                                                                                       (  pf2_subclass_code                                                                                     ) ,
       .pf2_subsys_dev_id                                                                                       (  pf2_subsys_dev_id                                                                                     ) ,
       .pf2_subsys_vendor_id                                                                                    (  pf2_subsys_vendor_id                                                                                  ) ,
       .pf2_tph_cap_tph_ext_cap_hdr_reg_addr_byte2                                                              (  pf2_tph_cap_tph_ext_cap_hdr_reg_addr_byte2                                                            ) ,
       .pf2_tph_cap_tph_ext_cap_hdr_reg_addr_byte3                                                              (  pf2_tph_cap_tph_ext_cap_hdr_reg_addr_byte3                                                            ) ,
       .pf2_tph_cap_tph_req_cap_reg_addr_byte0                                                                  (  pf2_tph_cap_tph_req_cap_reg_addr_byte0                                                                ) ,
       .pf2_tph_cap_tph_req_cap_reg_addr_byte1                                                                  (  pf2_tph_cap_tph_req_cap_reg_addr_byte1                                                                ) ,
       .pf2_tph_cap_tph_req_cap_reg_addr_byte2                                                                  (  pf2_tph_cap_tph_req_cap_reg_addr_byte2                                                                ) ,
       .pf2_tph_cap_tph_req_cap_reg_addr_byte3                                                                  (  pf2_tph_cap_tph_req_cap_reg_addr_byte3                                                                ) ,
       .pf2_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte0                                                       (  pf2_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte0                                                     ) ,
       .pf2_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte1                                                       (  pf2_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte1                                                     ) ,
       .pf2_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte2                                                       (  pf2_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte2                                                     ) ,
       .pf2_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte3                                                       (  pf2_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte3                                                     ) ,
       .pf2_tph_req_cap_int_vec                                                                                 (  pf2_tph_req_cap_int_vec                                                                               ) ,
       .pf2_tph_req_cap_int_vec_vfcomm_cs2                                                                      (  pf2_tph_req_cap_int_vec_vfcomm_cs2                                                                    ) ,
       .pf2_tph_req_cap_reg_rsvdp_11                                                                            (  pf2_tph_req_cap_reg_rsvdp_11                                                                          ) ,
       .pf2_tph_req_cap_reg_rsvdp_27                                                                            (  pf2_tph_req_cap_reg_rsvdp_27                                                                          ) ,
       .pf2_tph_req_cap_reg_rsvdp_3                                                                             (  pf2_tph_req_cap_reg_rsvdp_3                                                                           ) ,
       .pf2_tph_req_cap_reg_vfcomm_cs2_rsvdp_11_vfcomm_cs2                                                      (  pf2_tph_req_cap_reg_vfcomm_cs2_rsvdp_11_vfcomm_cs2                                                    ) ,
       .pf2_tph_req_cap_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                                                      (  pf2_tph_req_cap_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                                                    ) ,
       .pf2_tph_req_cap_reg_vfcomm_cs2_rsvdp_3_vfcomm_cs2                                                       (  pf2_tph_req_cap_reg_vfcomm_cs2_rsvdp_3_vfcomm_cs2                                                     ) ,
       .pf2_tph_req_cap_st_table_loc_0                                                                          (  pf2_tph_req_cap_st_table_loc_0                                                                        ) ,
       .pf2_tph_req_cap_st_table_loc_0_vfcomm_cs2                                                               (  pf2_tph_req_cap_st_table_loc_0_vfcomm_cs2                                                             ) ,
       .pf2_tph_req_cap_st_table_loc_1                                                                          (  pf2_tph_req_cap_st_table_loc_1                                                                        ) ,
       .pf2_tph_req_cap_st_table_loc_1_vfcomm_cs2                                                               (  pf2_tph_req_cap_st_table_loc_1_vfcomm_cs2                                                             ) ,
       .pf2_tph_req_cap_st_table_size                                                                           (  pf2_tph_req_cap_st_table_size                                                                         ) ,
       .pf2_tph_req_cap_st_table_size_vfcomm_cs2                                                                (  pf2_tph_req_cap_st_table_size_vfcomm_cs2                                                              ) ,
       .pf2_tph_req_cap_ver                                                                                     (  pf2_tph_req_cap_ver                                                                                   ) ,
       .pf2_tph_req_device_spec                                                                                 (  pf2_tph_req_device_spec                                                                               ) ,
       .pf2_tph_req_device_spec_vfcomm_cs2                                                                      (  pf2_tph_req_device_spec_vfcomm_cs2                                                                    ) ,
       .pf2_tph_req_extended_tph                                                                                (  pf2_tph_req_extended_tph                                                                              ) ,
       .pf2_tph_req_extended_tph_vfcomm_cs2                                                                     (  pf2_tph_req_extended_tph_vfcomm_cs2                                                                   ) ,
       .pf2_tph_req_next_ptr                                                                                    (  pf2_tph_req_next_ptr                                                                                  ) ,
       .pf2_tph_req_no_st_mode                                                                                  (  pf2_tph_req_no_st_mode                                                                                ) ,
       .pf2_tph_req_no_st_mode_vfcomm_cs2                                                                       (  pf2_tph_req_no_st_mode_vfcomm_cs2                                                                     ) ,
       .pf2_type0_hdr_bar0_mask_reg_addr_byte0                                                                  (  pf2_type0_hdr_bar0_mask_reg_addr_byte0                                                                ) ,
       .pf2_type0_hdr_bar0_mask_reg_addr_byte1                                                                  (  pf2_type0_hdr_bar0_mask_reg_addr_byte1                                                                ) ,
       .pf2_type0_hdr_bar0_mask_reg_addr_byte2                                                                  (  pf2_type0_hdr_bar0_mask_reg_addr_byte2                                                                ) ,
       .pf2_type0_hdr_bar0_mask_reg_addr_byte3                                                                  (  pf2_type0_hdr_bar0_mask_reg_addr_byte3                                                                ) ,
       .pf2_type0_hdr_bar0_reg_addr_byte0                                                                       (  pf2_type0_hdr_bar0_reg_addr_byte0                                                                     ) ,
       .pf2_type0_hdr_bar1_enable_reg_addr_byte0                                                                (  pf2_type0_hdr_bar1_enable_reg_addr_byte0                                                              ) ,
       .pf2_type0_hdr_bar1_mask_reg_addr_byte0                                                                  (  pf2_type0_hdr_bar1_mask_reg_addr_byte0                                                                ) ,
       .pf2_type0_hdr_bar1_mask_reg_addr_byte1                                                                  (  pf2_type0_hdr_bar1_mask_reg_addr_byte1                                                                ) ,
       .pf2_type0_hdr_bar1_mask_reg_addr_byte2                                                                  (  pf2_type0_hdr_bar1_mask_reg_addr_byte2                                                                ) ,
       .pf2_type0_hdr_bar1_mask_reg_addr_byte3                                                                  (  pf2_type0_hdr_bar1_mask_reg_addr_byte3                                                                ) ,
       .pf2_type0_hdr_bar1_reg_addr_byte0                                                                       (  pf2_type0_hdr_bar1_reg_addr_byte0                                                                     ) ,
       .pf2_type0_hdr_bar2_mask_reg_addr_byte0                                                                  (  pf2_type0_hdr_bar2_mask_reg_addr_byte0                                                                ) ,
       .pf2_type0_hdr_bar2_mask_reg_addr_byte1                                                                  (  pf2_type0_hdr_bar2_mask_reg_addr_byte1                                                                ) ,
       .pf2_type0_hdr_bar2_mask_reg_addr_byte2                                                                  (  pf2_type0_hdr_bar2_mask_reg_addr_byte2                                                                ) ,
       .pf2_type0_hdr_bar2_mask_reg_addr_byte3                                                                  (  pf2_type0_hdr_bar2_mask_reg_addr_byte3                                                                ) ,
       .pf2_type0_hdr_bar2_reg_addr_byte0                                                                       (  pf2_type0_hdr_bar2_reg_addr_byte0                                                                     ) ,
       .pf2_type0_hdr_bar3_enable_reg_addr_byte0                                                                (  pf2_type0_hdr_bar3_enable_reg_addr_byte0                                                              ) ,
       .pf2_type0_hdr_bar3_mask_reg_addr_byte0                                                                  (  pf2_type0_hdr_bar3_mask_reg_addr_byte0                                                                ) ,
       .pf2_type0_hdr_bar3_mask_reg_addr_byte1                                                                  (  pf2_type0_hdr_bar3_mask_reg_addr_byte1                                                                ) ,
       .pf2_type0_hdr_bar3_mask_reg_addr_byte2                                                                  (  pf2_type0_hdr_bar3_mask_reg_addr_byte2                                                                ) ,
       .pf2_type0_hdr_bar3_mask_reg_addr_byte3                                                                  (  pf2_type0_hdr_bar3_mask_reg_addr_byte3                                                                ) ,
       .pf2_type0_hdr_bar3_reg_addr_byte0                                                                       (  pf2_type0_hdr_bar3_reg_addr_byte0                                                                     ) ,
       .pf2_type0_hdr_bar4_mask_reg_addr_byte0                                                                  (  pf2_type0_hdr_bar4_mask_reg_addr_byte0                                                                ) ,
       .pf2_type0_hdr_bar4_mask_reg_addr_byte1                                                                  (  pf2_type0_hdr_bar4_mask_reg_addr_byte1                                                                ) ,
       .pf2_type0_hdr_bar4_mask_reg_addr_byte2                                                                  (  pf2_type0_hdr_bar4_mask_reg_addr_byte2                                                                ) ,
       .pf2_type0_hdr_bar4_mask_reg_addr_byte3                                                                  (  pf2_type0_hdr_bar4_mask_reg_addr_byte3                                                                ) ,
       .pf2_type0_hdr_bar4_reg_addr_byte0                                                                       (  pf2_type0_hdr_bar4_reg_addr_byte0                                                                     ) ,
       .pf2_type0_hdr_bar5_enable_reg_addr_byte0                                                                (  pf2_type0_hdr_bar5_enable_reg_addr_byte0                                                              ) ,
       .pf2_type0_hdr_bar5_mask_reg_addr_byte0                                                                  (  pf2_type0_hdr_bar5_mask_reg_addr_byte0                                                                ) ,
       .pf2_type0_hdr_bar5_mask_reg_addr_byte1                                                                  (  pf2_type0_hdr_bar5_mask_reg_addr_byte1                                                                ) ,
       .pf2_type0_hdr_bar5_mask_reg_addr_byte2                                                                  (  pf2_type0_hdr_bar5_mask_reg_addr_byte2                                                                ) ,
       .pf2_type0_hdr_bar5_mask_reg_addr_byte3                                                                  (  pf2_type0_hdr_bar5_mask_reg_addr_byte3                                                                ) ,
       .pf2_type0_hdr_bar5_reg_addr_byte0                                                                       (  pf2_type0_hdr_bar5_reg_addr_byte0                                                                     ) ,
       .pf2_type0_hdr_bist_header_type_latency_cache_line_size_reg_addr_byte2                                   (  pf2_type0_hdr_bist_header_type_latency_cache_line_size_reg_addr_byte2                                 ) ,
       .pf2_type0_hdr_cardbus_cis_ptr_reg_addr_byte0                                                            (  pf2_type0_hdr_cardbus_cis_ptr_reg_addr_byte0                                                          ) ,
       .pf2_type0_hdr_cardbus_cis_ptr_reg_addr_byte1                                                            (  pf2_type0_hdr_cardbus_cis_ptr_reg_addr_byte1                                                          ) ,
       .pf2_type0_hdr_cardbus_cis_ptr_reg_addr_byte2                                                            (  pf2_type0_hdr_cardbus_cis_ptr_reg_addr_byte2                                                          ) ,
       .pf2_type0_hdr_cardbus_cis_ptr_reg_addr_byte3                                                            (  pf2_type0_hdr_cardbus_cis_ptr_reg_addr_byte3                                                          ) ,
       .pf2_type0_hdr_class_code_revision_id_addr_byte0                                                         (  pf2_type0_hdr_class_code_revision_id_addr_byte0                                                       ) ,
       .pf2_type0_hdr_class_code_revision_id_addr_byte1                                                         (  pf2_type0_hdr_class_code_revision_id_addr_byte1                                                       ) ,
       .pf2_type0_hdr_class_code_revision_id_addr_byte2                                                         (  pf2_type0_hdr_class_code_revision_id_addr_byte2                                                       ) ,
       .pf2_type0_hdr_class_code_revision_id_addr_byte3                                                         (  pf2_type0_hdr_class_code_revision_id_addr_byte3                                                       ) ,
       .pf2_type0_hdr_device_id_vendor_id_reg_addr_byte0                                                        (  pf2_type0_hdr_device_id_vendor_id_reg_addr_byte0                                                      ) ,
       .pf2_type0_hdr_device_id_vendor_id_reg_addr_byte1                                                        (  pf2_type0_hdr_device_id_vendor_id_reg_addr_byte1                                                      ) ,
       .pf2_type0_hdr_device_id_vendor_id_reg_addr_byte2                                                        (  pf2_type0_hdr_device_id_vendor_id_reg_addr_byte2                                                      ) ,
       .pf2_type0_hdr_device_id_vendor_id_reg_addr_byte3                                                        (  pf2_type0_hdr_device_id_vendor_id_reg_addr_byte3                                                      ) ,
       .pf2_type0_hdr_exp_rom_bar_mask_reg_addr_byte0                                                           (  pf2_type0_hdr_exp_rom_bar_mask_reg_addr_byte0                                                         ) ,
       .pf2_type0_hdr_exp_rom_bar_mask_reg_addr_byte1                                                           (  pf2_type0_hdr_exp_rom_bar_mask_reg_addr_byte1                                                         ) ,
       .pf2_type0_hdr_exp_rom_bar_mask_reg_addr_byte2                                                           (  pf2_type0_hdr_exp_rom_bar_mask_reg_addr_byte2                                                         ) ,
       .pf2_type0_hdr_exp_rom_bar_mask_reg_addr_byte3                                                           (  pf2_type0_hdr_exp_rom_bar_mask_reg_addr_byte3                                                         ) ,
       .pf2_type0_hdr_exp_rom_base_addr_reg_addr_byte0                                                          (  pf2_type0_hdr_exp_rom_base_addr_reg_addr_byte0                                                        ) ,
       .pf2_type0_hdr_max_latency_min_grant_interrupt_pin_interrupt_line_reg_addr_byte1                         (  pf2_type0_hdr_max_latency_min_grant_interrupt_pin_interrupt_line_reg_addr_byte1                       ) ,
       .pf2_type0_hdr_pci_cap_ptr_reg_addr_byte0                                                                (  pf2_type0_hdr_pci_cap_ptr_reg_addr_byte0                                                              ) ,
       .pf2_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte0                                           (  pf2_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte0                                         ) ,
       .pf2_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte1                                           (  pf2_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte1                                         ) ,
       .pf2_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte2                                           (  pf2_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte2                                         ) ,
       .pf2_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte3                                           (  pf2_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte3                                         ) ,
       .pf2_vf_bar0_reg_rsvdp_0                                                                                 (  pf2_vf_bar0_reg_rsvdp_0                                                                               ) ,
       .pf2_vf_bar1_reg_rsvdp_0                                                                                 (  pf2_vf_bar1_reg_rsvdp_0                                                                               ) ,
       .pf2_vf_bar2_reg_rsvdp_0                                                                                 (  pf2_vf_bar2_reg_rsvdp_0                                                                               ) ,
       .pf2_vf_bar3_reg_rsvdp_0                                                                                 (  pf2_vf_bar3_reg_rsvdp_0                                                                               ) ,
       .pf2_vf_bar4_reg_rsvdp_0                                                                                 (  pf2_vf_bar4_reg_rsvdp_0                                                                               ) ,
       .pf2_vf_bar5_reg_rsvdp_0                                                                                 (  pf2_vf_bar5_reg_rsvdp_0                                                                               ) ,
       .pf3_aer_cap_aer_ext_cap_hdr_off_addr_byte2                                                              (  pf3_aer_cap_aer_ext_cap_hdr_off_addr_byte2                                                            ) ,
       .pf3_aer_cap_aer_ext_cap_hdr_off_addr_byte3                                                              (  pf3_aer_cap_aer_ext_cap_hdr_off_addr_byte3                                                            ) ,
       .pf3_aer_cap_version                                                                                     (  pf3_aer_cap_version                                                                                   ) ,
       .pf3_aer_next_offset                                                                                     (  pf3_aer_next_offset                                                                                   ) ,
       .pf3_ari_cap_ari_base_addr_byte2                                                                         (  pf3_ari_cap_ari_base_addr_byte2                                                                       ) ,
       .pf3_ari_cap_ari_base_addr_byte3                                                                         (  pf3_ari_cap_ari_base_addr_byte3                                                                       ) ,
       .pf3_ari_cap_version                                                                                     (  pf3_ari_cap_version                                                                                   ) ,
       .pf3_ari_next_offset                                                                                     (  pf3_ari_next_offset                                                                                   ) ,
       .pf3_ats_cap_ats_cap_hdr_reg_addr_byte2                                                                  (  pf3_ats_cap_ats_cap_hdr_reg_addr_byte2                                                                ) ,
       .pf3_ats_cap_ats_cap_hdr_reg_addr_byte3                                                                  (  pf3_ats_cap_ats_cap_hdr_reg_addr_byte3                                                                ) ,
       .pf3_ats_cap_ats_capabilities_ctrl_reg_addr_byte0                                                        (  pf3_ats_cap_ats_capabilities_ctrl_reg_addr_byte0                                                      ) ,
       .pf3_ats_cap_version                                                                                     (  pf3_ats_cap_version                                                                                   ) ,
       .pf3_ats_capabilities_ctrl_reg_rsvdp_7                                                                   (  pf3_ats_capabilities_ctrl_reg_rsvdp_7                                                                 ) ,
       .pf3_ats_next_offset                                                                                     (  pf3_ats_next_offset                                                                                   ) ,
       .pf3_aux_curr                                                                                            (  pf3_aux_curr                                                                                          ) ,
       .pf3_bar0_mem_io                                                                                         (  pf3_bar0_mem_io                                                                                       ) ,
       .pf3_bar0_prefetch                                                                                       (  pf3_bar0_prefetch                                                                                     ) ,
       .pf3_bar0_start                                                                                          (  pf3_bar0_start                                                                                        ) ,
       .pf3_bar0_type                                                                                           (  pf3_bar0_type                                                                                         ) ,
       .pf3_bar1_mem_io                                                                                         (  pf3_bar1_mem_io                                                                                       ) ,
       .pf3_bar1_prefetch                                                                                       (  pf3_bar1_prefetch                                                                                     ) ,
       .pf3_bar1_start                                                                                          (  pf3_bar1_start                                                                                        ) ,
       .pf3_bar1_type                                                                                           (  pf3_bar1_type                                                                                         ) ,
       .pf3_bar2_mem_io                                                                                         (  pf3_bar2_mem_io                                                                                       ) ,
       .pf3_bar2_prefetch                                                                                       (  pf3_bar2_prefetch                                                                                     ) ,
       .pf3_bar2_start                                                                                          (  pf3_bar2_start                                                                                        ) ,
       .pf3_bar2_type                                                                                           (  pf3_bar2_type                                                                                         ) ,
       .pf3_bar3_mem_io                                                                                         (  pf3_bar3_mem_io                                                                                       ) ,
       .pf3_bar3_prefetch                                                                                       (  pf3_bar3_prefetch                                                                                     ) ,
       .pf3_bar3_start                                                                                          (  pf3_bar3_start                                                                                        ) ,
       .pf3_bar3_type                                                                                           (  pf3_bar3_type                                                                                         ) ,
       .pf3_bar4_mem_io                                                                                         (  pf3_bar4_mem_io                                                                                       ) ,
       .pf3_bar4_prefetch                                                                                       (  pf3_bar4_prefetch                                                                                     ) ,
       .pf3_bar4_start                                                                                          (  pf3_bar4_start                                                                                        ) ,
       .pf3_bar4_type                                                                                           (  pf3_bar4_type                                                                                         ) ,
       .pf3_bar5_mem_io                                                                                         (  pf3_bar5_mem_io                                                                                       ) ,
       .pf3_bar5_prefetch                                                                                       (  pf3_bar5_prefetch                                                                                     ) ,
       .pf3_bar5_start                                                                                          (  pf3_bar5_start                                                                                        ) ,
       .pf3_bar5_type                                                                                           (  pf3_bar5_type                                                                                         ) ,
       .pf3_base_class_code                                                                                     (  pf3_base_class_code                                                                                   ) ,
       .pf3_cap_id_nxt_ptr_reg_rsvdp_20                                                                         (  pf3_cap_id_nxt_ptr_reg_rsvdp_20                                                                       ) ,
       .pf3_cap_pointer                                                                                         (  pf3_cap_pointer                                                                                       ) ,
       .pf3_cardbus_cis_pointer                                                                                 (  lcl_int_pf3_cardbus_cis_pointer                                                                       ) ,
       .pf3_con_status_reg_rsvdp_2                                                                              (  pf3_con_status_reg_rsvdp_2                                                                            ) ,
       .pf3_con_status_reg_rsvdp_4                                                                              (  pf3_con_status_reg_rsvdp_4                                                                            ) ,
       .pf3_d1_support                                                                                          (  pf3_d1_support                                                                                        ) ,
       .pf3_d2_support                                                                                          (  pf3_d2_support                                                                                        ) ,
       .pf3_dbi_reserved_0                                                                                      (  pf3_dbi_reserved_0                                                                                    ) ,
       .pf3_dbi_reserved_1                                                                                      (  pf3_dbi_reserved_1                                                                                    ) ,
       .pf3_dbi_reserved_10                                                                                     (  pf3_dbi_reserved_10                                                                                   ) ,
       .pf3_dbi_reserved_11                                                                                     (  pf3_dbi_reserved_11                                                                                   ) ,
       .pf3_dbi_reserved_12                                                                                     (  pf3_dbi_reserved_12                                                                                   ) ,
       .pf3_dbi_reserved_13                                                                                     (  pf3_dbi_reserved_13                                                                                   ) ,
       .pf3_dbi_reserved_14                                                                                     (  pf3_dbi_reserved_14                                                                                   ) ,
       .pf3_dbi_reserved_15                                                                                     (  pf3_dbi_reserved_15                                                                                   ) ,
       .pf3_dbi_reserved_16                                                                                     (  pf3_dbi_reserved_16                                                                                   ) ,
       .pf3_dbi_reserved_17                                                                                     (  pf3_dbi_reserved_17                                                                                   ) ,
       .pf3_dbi_reserved_18                                                                                     (  pf3_dbi_reserved_18                                                                                   ) ,
       .pf3_dbi_reserved_19                                                                                     (  pf3_dbi_reserved_19                                                                                   ) ,
       .pf3_dbi_reserved_2                                                                                      (  pf3_dbi_reserved_2                                                                                    ) ,
       .pf3_dbi_reserved_3                                                                                      (  pf3_dbi_reserved_3                                                                                    ) ,
       .pf3_dbi_reserved_4                                                                                      (  pf3_dbi_reserved_4                                                                                    ) ,
       .pf3_dbi_reserved_5                                                                                      (  pf3_dbi_reserved_5                                                                                    ) ,
       .pf3_dbi_reserved_6                                                                                      (  pf3_dbi_reserved_6                                                                                    ) ,
       .pf3_dbi_reserved_7                                                                                      (  pf3_dbi_reserved_7                                                                                    ) ,
       .pf3_dbi_reserved_8                                                                                      (  pf3_dbi_reserved_8                                                                                    ) ,
       .pf3_dbi_reserved_9                                                                                      (  pf3_dbi_reserved_9                                                                                    ) ,
       .pf3_device_capabilities_reg_rsvdp_12                                                                    (  pf3_device_capabilities_reg_rsvdp_12                                                                  ) ,
       .pf3_device_capabilities_reg_rsvdp_16                                                                    (  pf3_device_capabilities_reg_rsvdp_16                                                                  ) ,
       .pf3_device_capabilities_reg_rsvdp_29                                                                    (  pf3_device_capabilities_reg_rsvdp_29                                                                  ) ,
       .pf3_dsi                                                                                                 (  pf3_dsi                                                                                               ) ,
       .pf3_exp_rom_bar_mask_reg_rsvdp_1                                                                        (  pf3_exp_rom_bar_mask_reg_rsvdp_1                                                                      ) ,
       .pf3_exp_rom_base_addr_reg_rsvdp_1                                                                       (  pf3_exp_rom_base_addr_reg_rsvdp_1                                                                     ) ,
       .pf3_forward_user_vsec                                                                                   (  pf3_forward_user_vsec                                                                                 ) ,
       .pf3_global_inval_spprtd                                                                                 (  pf3_global_inval_spprtd                                                                               ) ,
       .pf3_header_type                                                                                         (  pf3_header_type                                                                                       ) ,
       .pf3_int_pin                                                                                             (  pf3_int_pin                                                                                           ) ,
       .pf3_invalidate_q_depth                                                                                  (  pf3_invalidate_q_depth                                                                                ) ,
       .pf3_link_capabilities_reg_rsvdp_23                                                                      (  pf3_link_capabilities_reg_rsvdp_23                                                                    ) ,
       .pf3_link_control_link_status_reg_rsvdp_12                                                               (  pf3_link_control_link_status_reg_rsvdp_12                                                             ) ,
       .pf3_link_control_link_status_reg_rsvdp_2                                                                (  pf3_link_control_link_status_reg_rsvdp_2                                                              ) ,
       .pf3_link_control_link_status_reg_rsvdp_25                                                               (  pf3_link_control_link_status_reg_rsvdp_25                                                             ) ,
       .pf3_link_control_link_status_reg_rsvdp_9                                                                (  pf3_link_control_link_status_reg_rsvdp_9                                                              ) ,
       .pf3_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte1                                                     (  pf3_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte1                                                   ) ,
       .pf3_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte2                                                     (  pf3_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte2                                                   ) ,
       .pf3_msix_cap_msix_pba_offset_reg_addr_byte0                                                             (  pf3_msix_cap_msix_pba_offset_reg_addr_byte0                                                           ) ,
       .pf3_msix_cap_msix_pba_offset_reg_addr_byte1                                                             (  pf3_msix_cap_msix_pba_offset_reg_addr_byte1                                                           ) ,
       .pf3_msix_cap_msix_pba_offset_reg_addr_byte2                                                             (  pf3_msix_cap_msix_pba_offset_reg_addr_byte2                                                           ) ,
       .pf3_msix_cap_msix_pba_offset_reg_addr_byte3                                                             (  pf3_msix_cap_msix_pba_offset_reg_addr_byte3                                                           ) ,
       .pf3_msix_cap_msix_table_offset_reg_addr_byte0                                                           (  pf3_msix_cap_msix_table_offset_reg_addr_byte0                                                         ) ,
       .pf3_msix_cap_msix_table_offset_reg_addr_byte1                                                           (  pf3_msix_cap_msix_table_offset_reg_addr_byte1                                                         ) ,
       .pf3_msix_cap_msix_table_offset_reg_addr_byte2                                                           (  pf3_msix_cap_msix_table_offset_reg_addr_byte2                                                         ) ,
       .pf3_msix_cap_msix_table_offset_reg_addr_byte3                                                           (  pf3_msix_cap_msix_table_offset_reg_addr_byte3                                                         ) ,
       .pf3_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte1                                                   (  pf3_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte1                                                 ) ,
       .pf3_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte2                                                   (  pf3_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte2                                                 ) ,
       .pf3_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte3                                                   (  pf3_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte3                                                 ) ,
       .pf3_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte2                                        (  pf3_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte2                                      ) ,
       .pf3_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte3                                        (  pf3_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte3                                      ) ,
       .pf3_multi_func                                                                                          (  pf3_multi_func                                                                                        ) ,
       .pf3_no_soft_rst                                                                                         (  pf3_no_soft_rst                                                                                       ) ,
       .pf3_page_aligned_req                                                                                    (  pf3_page_aligned_req                                                                                  ) ,
       .pf3_pci_msi_64_bit_addr_cap                                                                             (  pf3_pci_msi_64_bit_addr_cap                                                                           ) ,
       .pf3_pci_msi_cap_next_offset                                                                             (  pf3_pci_msi_cap_next_offset                                                                           ) ,
       .pf3_pci_msi_enable                                                                                      (  pf3_pci_msi_enable                                                                                    ) ,
       .pf3_pci_msi_multiple_msg_cap                                                                            (  pf3_pci_msi_multiple_msg_cap                                                                          ) ,
       .pf3_pci_msi_multiple_msg_en                                                                             (  pf3_pci_msi_multiple_msg_en                                                                           ) ,
       .pf3_pci_msix_bir                                                                                        (  pf3_pci_msix_bir                                                                                      ) ,
       .pf3_pci_msix_cap_id_next_ctrl_reg_rsvdp_27                                                              (  pf3_pci_msix_cap_id_next_ctrl_reg_rsvdp_27                                                            ) ,
       .pf3_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                                        (  pf3_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                                      ) ,
       .pf3_pci_msix_cap_next_offset                                                                            (  pf3_pci_msix_cap_next_offset                                                                          ) ,
       .pf3_pci_msix_enable                                                                                     (  pf3_pci_msix_enable                                                                                   ) ,
       .pf3_pci_msix_enable_vfcomm_cs2                                                                          (  pf3_pci_msix_enable_vfcomm_cs2                                                                        ) ,
       .pf3_pci_msix_function_mask                                                                              (  pf3_pci_msix_function_mask                                                                            ) ,
       .pf3_pci_msix_function_mask_vfcomm_cs2                                                                   (  pf3_pci_msix_function_mask_vfcomm_cs2                                                                 ) ,
       .pf3_pci_msix_pba                                                                                        (  pf3_pci_msix_pba                                                                                      ) ,
       .pf3_pci_msix_pba_offset                                                                                 (  pf3_pci_msix_pba_offset                                                                               ) ,
       .pf3_pci_msix_table_offset                                                                               (  pf3_pci_msix_table_offset                                                                             ) ,
       .pf3_pci_msix_table_size                                                                                 (  pf3_pci_msix_table_size                                                                               ) ,
       .pf3_pci_msix_table_size_vfcomm_cs2                                                                      (  pf3_pci_msix_table_size_vfcomm_cs2                                                                    ) ,
       .pf3_pci_type0_bar0_enabled                                                                              (  pf3_pci_type0_bar0_enabled                                                                            ) ,
       .pf3_pci_type0_bar0_mask_31_1                                                                            (  pf3_pci_type0_bar0_mask_31_1                                                                          ) ,
       .pf3_pci_type0_bar1_dummy_mask_7_1                                                                       (  pf3_pci_type0_bar1_dummy_mask_7_1                                                                     ) ,
       .pf3_pci_type0_bar1_enabled                                                                              (  pf3_pci_type0_bar1_enabled                                                                            ) ,
       .pf3_pci_type0_bar1_enabled_or_mask64lsb                                                                 (  pf3_pci_type0_bar1_enabled_or_mask64lsb                                                               ) ,
       .pf3_pci_type0_bar1_mask_31_1                                                                            (  pf3_pci_type0_bar1_mask_31_1                                                                          ) ,
       .pf3_pci_type0_bar2_enabled                                                                              (  pf3_pci_type0_bar2_enabled                                                                            ) ,
       .pf3_pci_type0_bar2_mask_31_1                                                                            (  pf3_pci_type0_bar2_mask_31_1                                                                          ) ,
       .pf3_pci_type0_bar3_dummy_mask_7_1                                                                       (  pf3_pci_type0_bar3_dummy_mask_7_1                                                                     ) ,
       .pf3_pci_type0_bar3_enabled                                                                              (  pf3_pci_type0_bar3_enabled                                                                            ) ,
       .pf3_pci_type0_bar3_enabled_or_mask64lsb                                                                 (  pf3_pci_type0_bar3_enabled_or_mask64lsb                                                               ) ,
       .pf3_pci_type0_bar3_mask_31_1                                                                            (  pf3_pci_type0_bar3_mask_31_1                                                                          ) ,
       .pf3_pci_type0_bar4_enabled                                                                              (  pf3_pci_type0_bar4_enabled                                                                            ) ,
       .pf3_pci_type0_bar4_mask_31_1                                                                            (  pf3_pci_type0_bar4_mask_31_1                                                                          ) ,
       .pf3_pci_type0_bar5_dummy_mask_7_1                                                                       (  pf3_pci_type0_bar5_dummy_mask_7_1                                                                     ) ,
       .pf3_pci_type0_bar5_enabled                                                                              (  pf3_pci_type0_bar5_enabled                                                                            ) ,
       .pf3_pci_type0_bar5_enabled_or_mask64lsb                                                                 (  pf3_pci_type0_bar5_enabled_or_mask64lsb                                                               ) ,
       .pf3_pci_type0_bar5_mask_31_1                                                                            (  pf3_pci_type0_bar5_mask_31_1                                                                          ) ,
       .pf3_pci_type0_device_id                                                                                 (  pf3_pci_type0_device_id                                                                               ) ,
       .pf3_pci_type0_vendor_id                                                                                 (  pf3_pci_type0_vendor_id                                                                               ) ,
       .pf3_pcie_cap_active_state_link_pm_control                                                               (  pf3_pcie_cap_active_state_link_pm_control                                                             ) ,
       .pf3_pcie_cap_active_state_link_pm_support                                                               (  pf3_pcie_cap_active_state_link_pm_support                                                             ) ,
       .pf3_pcie_cap_aspm_opt_compliance                                                                        (  pf3_pcie_cap_aspm_opt_compliance                                                                      ) ,
       .pf3_pcie_cap_aux_power_pm_en                                                                            (  pf3_pcie_cap_aux_power_pm_en                                                                          ) ,
       .pf3_pcie_cap_clock_power_man                                                                            (  pf3_pcie_cap_clock_power_man                                                                          ) ,
       .pf3_pcie_cap_common_clk_config                                                                          (  pf3_pcie_cap_common_clk_config                                                                        ) ,
       .pf3_pcie_cap_device_capabilities_reg_addr_byte0                                                         (  pf3_pcie_cap_device_capabilities_reg_addr_byte0                                                       ) ,
       .pf3_pcie_cap_device_capabilities_reg_addr_byte1                                                         (  pf3_pcie_cap_device_capabilities_reg_addr_byte1                                                       ) ,
       .pf3_pcie_cap_device_capabilities_reg_addr_byte3                                                         (  pf3_pcie_cap_device_capabilities_reg_addr_byte3                                                       ) ,
       .pf3_pcie_cap_device_control_device_status_addr_byte1                                                    (  pf3_pcie_cap_device_control_device_status_addr_byte1                                                  ) ,
       .pf3_pcie_cap_dll_active                                                                                 (  pf3_pcie_cap_dll_active                                                                               ) ,
       .pf3_pcie_cap_dll_active_rep_cap                                                                         (  pf3_pcie_cap_dll_active_rep_cap                                                                       ) ,
       .pf3_pcie_cap_en_clk_power_man                                                                           (  pf3_pcie_cap_en_clk_power_man                                                                         ) ,
       .pf3_pcie_cap_en_no_snoop                                                                                (  pf3_pcie_cap_en_no_snoop                                                                              ) ,
       .pf3_pcie_cap_enter_compliance                                                                           (  pf3_pcie_cap_enter_compliance                                                                         ) ,
       .pf3_pcie_cap_ep_l0s_accpt_latency                                                                       (  pf3_pcie_cap_ep_l0s_accpt_latency                                                                     ) ,
       .pf3_pcie_cap_ep_l1_accpt_latency                                                                        (  pf3_pcie_cap_ep_l1_accpt_latency                                                                      ) ,
       .pf3_pcie_cap_ext_tag_en                                                                                 (  pf3_pcie_cap_ext_tag_en                                                                               ) ,
       .pf3_pcie_cap_ext_tag_supp                                                                               (  pf3_pcie_cap_ext_tag_supp                                                                             ) ,
       .pf3_pcie_cap_extended_synch                                                                             (  pf3_pcie_cap_extended_synch                                                                           ) ,
       .pf3_pcie_cap_flr_cap                                                                                    (  pf3_pcie_cap_flr_cap                                                                                  ) ,
       .pf3_pcie_cap_hw_auto_speed_disable                                                                      (  pf3_pcie_cap_hw_auto_speed_disable                                                                    ) ,
       .pf3_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvd                                                     (  pf3_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvd                                                   ) ,
       .pf3_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvdp_31                                                 (  pf3_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvdp_31                                               ) ,
       .pf3_pcie_cap_initiate_flr                                                                               (  pf3_pcie_cap_initiate_flr                                                                             ) ,
       .pf3_pcie_cap_l0s_exit_latency_commclk_dis                                                               (  pf3_pcie_cap_l0s_exit_latency_commclk_dis                                                             ) ,
       .pf3_pcie_cap_l0s_exit_latency_commclk_ena_cs2                                                           (  pf3_pcie_cap_l0s_exit_latency_commclk_ena_cs2                                                         ) ,
       .pf3_pcie_cap_l1_exit_latency_commclk_dis                                                                (  pf3_pcie_cap_l1_exit_latency_commclk_dis                                                              ) ,
       .pf3_pcie_cap_l1_exit_latency_commclk_ena_cs2                                                            (  pf3_pcie_cap_l1_exit_latency_commclk_ena_cs2                                                          ) ,
       .pf3_pcie_cap_link_auto_bw_int_en                                                                        (  pf3_pcie_cap_link_auto_bw_int_en                                                                      ) ,
       .pf3_pcie_cap_link_auto_bw_status                                                                        (  pf3_pcie_cap_link_auto_bw_status                                                                      ) ,
       .pf3_pcie_cap_link_bw_man_int_en                                                                         (  pf3_pcie_cap_link_bw_man_int_en                                                                       ) ,
       .pf3_pcie_cap_link_bw_man_status                                                                         (  pf3_pcie_cap_link_bw_man_status                                                                       ) ,
       .pf3_pcie_cap_link_bw_not_cap                                                                            (  pf3_pcie_cap_link_bw_not_cap                                                                          ) ,
       .pf3_pcie_cap_link_capabilities_reg_addr_byte0                                                           (  pf3_pcie_cap_link_capabilities_reg_addr_byte0                                                         ) ,
       .pf3_pcie_cap_link_capabilities_reg_addr_byte1                                                           (  pf3_pcie_cap_link_capabilities_reg_addr_byte1                                                         ) ,
       .pf3_pcie_cap_link_capabilities_reg_addr_byte2                                                           (  pf3_pcie_cap_link_capabilities_reg_addr_byte2                                                         ) ,
       .pf3_pcie_cap_link_capabilities_reg_addr_byte3                                                           (  pf3_pcie_cap_link_capabilities_reg_addr_byte3                                                         ) ,
       .pf3_pcie_cap_link_control2_link_status2_reg_addr_byte0                                                  (  pf3_pcie_cap_link_control2_link_status2_reg_addr_byte0                                                ) ,
       .pf3_pcie_cap_link_control_link_status_reg_addr_byte0                                                    (  pf3_pcie_cap_link_control_link_status_reg_addr_byte0                                                  ) ,
       .pf3_pcie_cap_link_control_link_status_reg_addr_byte1                                                    (  pf3_pcie_cap_link_control_link_status_reg_addr_byte1                                                  ) ,
       .pf3_pcie_cap_link_control_link_status_reg_addr_byte2                                                    (  pf3_pcie_cap_link_control_link_status_reg_addr_byte2                                                  ) ,
       .pf3_pcie_cap_link_disable                                                                               (  pf3_pcie_cap_link_disable                                                                             ) ,
       .pf3_pcie_cap_link_training                                                                              (  pf3_pcie_cap_link_training                                                                            ) ,
       .pf3_pcie_cap_max_link_speed                                                                             (  pf3_pcie_cap_max_link_speed                                                                           ) ,
       .pf3_pcie_cap_max_link_width                                                                             (  pf3_pcie_cap_max_link_width                                                                           ) ,
       .pf3_pcie_cap_max_payload_size                                                                           (  pf3_pcie_cap_max_payload_size                                                                         ) ,
       .pf3_pcie_cap_max_read_req_size                                                                          (  pf3_pcie_cap_max_read_req_size                                                                        ) ,
       .pf3_pcie_cap_nego_link_width                                                                            (  pf3_pcie_cap_nego_link_width                                                                          ) ,
       .pf3_pcie_cap_next_ptr                                                                                   (  pf3_pcie_cap_next_ptr                                                                                 ) ,
       .pf3_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte1                                      (  pf3_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte1                                    ) ,
       .pf3_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte3                                      (  pf3_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte3                                    ) ,
       .pf3_pcie_cap_phantom_func_en                                                                            (  pf3_pcie_cap_phantom_func_en                                                                          ) ,
       .pf3_pcie_cap_phantom_func_support                                                                       (  pf3_pcie_cap_phantom_func_support                                                                     ) ,
       .pf3_pcie_cap_port_num                                                                                   (  pf3_pcie_cap_port_num                                                                                 ) ,
       .pf3_pcie_cap_rcb                                                                                        (  pf3_pcie_cap_rcb                                                                                      ) ,
       .pf3_pcie_cap_retrain_link                                                                               (  pf3_pcie_cap_retrain_link                                                                             ) ,
       .pf3_pcie_cap_role_based_err_report                                                                      (  pf3_pcie_cap_role_based_err_report                                                                    ) ,
       .pf3_pcie_cap_sel_deemphasis                                                                             (  pf3_pcie_cap_sel_deemphasis                                                                           ) ,
       .pf3_pcie_cap_shadow_link_capabilities_reg_addr_byte0                                                    (  pf3_pcie_cap_shadow_link_capabilities_reg_addr_byte0                                                  ) ,
       .pf3_pcie_cap_shadow_link_capabilities_reg_addr_byte1                                                    (  pf3_pcie_cap_shadow_link_capabilities_reg_addr_byte1                                                  ) ,
       .pf3_pcie_cap_slot_clk_config                                                                            (  pf3_pcie_cap_slot_clk_config                                                                          ) ,
       .pf3_pcie_cap_surprise_down_err_rep_cap                                                                  (  pf3_pcie_cap_surprise_down_err_rep_cap                                                                ) ,
       .pf3_pcie_cap_target_link_speed                                                                          (  pf3_pcie_cap_target_link_speed                                                                        ) ,
       .pf3_pcie_cap_tx_margin                                                                                  (  pf3_pcie_cap_tx_margin                                                                                ) ,
       .pf3_pcie_int_msg_num                                                                                    (  pf3_pcie_int_msg_num                                                                                  ) ,
       .pf3_pcie_slot_imp                                                                                       (  pf3_pcie_slot_imp                                                                                     ) ,
       .pf3_pm_cap_cap_id_nxt_ptr_reg_addr_byte1                                                                (  pf3_pm_cap_cap_id_nxt_ptr_reg_addr_byte1                                                              ) ,
       .pf3_pm_cap_cap_id_nxt_ptr_reg_addr_byte2                                                                (  pf3_pm_cap_cap_id_nxt_ptr_reg_addr_byte2                                                              ) ,
       .pf3_pm_cap_cap_id_nxt_ptr_reg_addr_byte3                                                                (  pf3_pm_cap_cap_id_nxt_ptr_reg_addr_byte3                                                              ) ,
       .pf3_pm_cap_con_status_reg_addr_byte0                                                                    (  pf3_pm_cap_con_status_reg_addr_byte0                                                                  ) ,
       .pf3_pm_next_pointer                                                                                     (  pf3_pm_next_pointer                                                                                   ) ,
       .pf3_pm_spec_ver                                                                                         (  pf3_pm_spec_ver                                                                                       ) ,
       .pf3_pme_clk                                                                                             (  pf3_pme_clk                                                                                           ) ,
       .pf3_pme_support                                                                                         (  pf3_pme_support                                                                                       ) ,
       .pf3_power_state                                                                                         (  pf3_power_state                                                                                       ) ,
       .pf3_program_interface                                                                                   (  pf3_program_interface                                                                                 ) ,
       .pf3_reserved_0_addr                                                                                     (  pf3_reserved_0_addr                                                                                   ) ,
       .pf3_reserved_10_addr                                                                                    (  pf3_reserved_10_addr                                                                                  ) ,
       .pf3_reserved_11_addr                                                                                    (  pf3_reserved_11_addr                                                                                  ) ,
       .pf3_reserved_12_addr                                                                                    (  pf3_reserved_12_addr                                                                                  ) ,
       .pf3_reserved_13_addr                                                                                    (  pf3_reserved_13_addr                                                                                  ) ,
       .pf3_reserved_14_addr                                                                                    (  pf3_reserved_14_addr                                                                                  ) ,
       .pf3_reserved_15_addr                                                                                    (  pf3_reserved_15_addr                                                                                  ) ,
       .pf3_reserved_16_addr                                                                                    (  pf3_reserved_16_addr                                                                                  ) ,
       .pf3_reserved_17_addr                                                                                    (  pf3_reserved_17_addr                                                                                  ) ,
       .pf3_reserved_18_addr                                                                                    (  pf3_reserved_18_addr                                                                                  ) ,
       .pf3_reserved_19_addr                                                                                    (  pf3_reserved_19_addr                                                                                  ) ,
       .pf3_reserved_1_addr                                                                                     (  pf3_reserved_1_addr                                                                                   ) ,
       .pf3_reserved_2_addr                                                                                     (  pf3_reserved_2_addr                                                                                   ) ,
       .pf3_reserved_3_addr                                                                                     (  pf3_reserved_3_addr                                                                                   ) ,
       .pf3_reserved_4_addr                                                                                     (  pf3_reserved_4_addr                                                                                   ) ,
       .pf3_reserved_5_addr                                                                                     (  pf3_reserved_5_addr                                                                                   ) ,
       .pf3_reserved_6_addr                                                                                     (  pf3_reserved_6_addr                                                                                   ) ,
       .pf3_reserved_7_addr                                                                                     (  pf3_reserved_7_addr                                                                                   ) ,
       .pf3_reserved_8_addr                                                                                     (  pf3_reserved_8_addr                                                                                   ) ,
       .pf3_reserved_9_addr                                                                                     (  pf3_reserved_9_addr                                                                                   ) ,
       .pf3_revision_id                                                                                         (  pf3_revision_id                                                                                       ) ,
       .pf3_rom_bar_enable                                                                                      (  pf3_rom_bar_enable                                                                                    ) ,
       .pf3_rom_bar_enabled                                                                                     (  pf3_rom_bar_enabled                                                                                   ) ,
       .pf3_rom_mask                                                                                            (  pf3_rom_mask                                                                                          ) ,
       .pf3_shadow_link_capabilities_reg_shadow_rsvdp_23                                                        (  pf3_shadow_link_capabilities_reg_shadow_rsvdp_23                                                      ) ,
       .pf3_shadow_pcie_cap_active_state_link_pm_support                                                        (  pf3_shadow_pcie_cap_active_state_link_pm_support                                                      ) ,
       .pf3_shadow_pcie_cap_aspm_opt_compliance                                                                 (  pf3_shadow_pcie_cap_aspm_opt_compliance                                                               ) ,
       .pf3_shadow_pcie_cap_clock_power_man                                                                     (  pf3_shadow_pcie_cap_clock_power_man                                                                   ) ,
       .pf3_shadow_pcie_cap_dll_active_rep_cap                                                                  (  pf3_shadow_pcie_cap_dll_active_rep_cap                                                                ) ,
       .pf3_shadow_pcie_cap_link_bw_not_cap                                                                     (  pf3_shadow_pcie_cap_link_bw_not_cap                                                                   ) ,
       .pf3_shadow_pcie_cap_max_link_width                                                                      (  pf3_shadow_pcie_cap_max_link_width                                                                    ) ,
       .pf3_shadow_pcie_cap_surprise_down_err_rep_cap                                                           (  pf3_shadow_pcie_cap_surprise_down_err_rep_cap                                                         ) ,
       .pf3_shadow_sriov_vf_stride_ari_cs2                                                                      (  pf3_shadow_sriov_vf_stride_ari_cs2                                                                    ) ,
       .pf3_sn_cap_ser_num_reg_dw_1_addr_byte0                                                                  (  pf3_sn_cap_ser_num_reg_dw_1_addr_byte0                                                                ) ,
       .pf3_sn_cap_ser_num_reg_dw_1_addr_byte1                                                                  (  pf3_sn_cap_ser_num_reg_dw_1_addr_byte1                                                                ) ,
       .pf3_sn_cap_ser_num_reg_dw_1_addr_byte2                                                                  (  pf3_sn_cap_ser_num_reg_dw_1_addr_byte2                                                                ) ,
       .pf3_sn_cap_ser_num_reg_dw_1_addr_byte3                                                                  (  pf3_sn_cap_ser_num_reg_dw_1_addr_byte3                                                                ) ,
       .pf3_sn_cap_ser_num_reg_dw_2_addr_byte0                                                                  (  pf3_sn_cap_ser_num_reg_dw_2_addr_byte0                                                                ) ,
       .pf3_sn_cap_ser_num_reg_dw_2_addr_byte1                                                                  (  pf3_sn_cap_ser_num_reg_dw_2_addr_byte1                                                                ) ,
       .pf3_sn_cap_ser_num_reg_dw_2_addr_byte2                                                                  (  pf3_sn_cap_ser_num_reg_dw_2_addr_byte2                                                                ) ,
       .pf3_sn_cap_ser_num_reg_dw_2_addr_byte3                                                                  (  pf3_sn_cap_ser_num_reg_dw_2_addr_byte3                                                                ) ,
       .pf3_sn_cap_sn_base_addr_byte2                                                                           (  pf3_sn_cap_sn_base_addr_byte2                                                                         ) ,
       .pf3_sn_cap_sn_base_addr_byte3                                                                           (  pf3_sn_cap_sn_base_addr_byte3                                                                         ) ,
       .pf3_sn_cap_version                                                                                      (  pf3_sn_cap_version                                                                                    ) ,
       .pf3_sn_next_offset                                                                                      (  pf3_sn_next_offset                                                                                    ) ,
       .pf3_sn_ser_num_reg_1_dw                                                                                 (  lcl_int_pf3_sn_ser_num_reg_1_dw                                                                       ) ,
       .pf3_sn_ser_num_reg_2_dw                                                                                 (  lcl_int_pf3_sn_ser_num_reg_2_dw                                                                       ) ,
       .pf3_sriov_cap_shadow_sriov_initial_vfs_addr_byte0                                                       (  pf3_sriov_cap_shadow_sriov_initial_vfs_addr_byte0                                                     ) ,
       .pf3_sriov_cap_shadow_sriov_initial_vfs_addr_byte1                                                       (  pf3_sriov_cap_shadow_sriov_initial_vfs_addr_byte1                                                     ) ,
       .pf3_sriov_cap_shadow_sriov_vf_offset_position_addr_byte0                                                (  pf3_sriov_cap_shadow_sriov_vf_offset_position_addr_byte0                                              ) ,
       .pf3_sriov_cap_shadow_sriov_vf_offset_position_addr_byte1                                                (  pf3_sriov_cap_shadow_sriov_vf_offset_position_addr_byte1                                              ) ,
       .pf3_sriov_cap_shadow_sriov_vf_offset_position_addr_byte2                                                (  pf3_sriov_cap_shadow_sriov_vf_offset_position_addr_byte2                                              ) ,
       .pf3_sriov_cap_shadow_sriov_vf_offset_position_addr_byte3                                                (  pf3_sriov_cap_shadow_sriov_vf_offset_position_addr_byte3                                              ) ,
       .pf3_sriov_cap_shadow_vf_bar0_reg_addr_byte0                                                             (  pf3_sriov_cap_shadow_vf_bar0_reg_addr_byte0                                                           ) ,
       .pf3_sriov_cap_shadow_vf_bar0_reg_addr_byte1                                                             (  pf3_sriov_cap_shadow_vf_bar0_reg_addr_byte1                                                           ) ,
       .pf3_sriov_cap_shadow_vf_bar0_reg_addr_byte2                                                             (  pf3_sriov_cap_shadow_vf_bar0_reg_addr_byte2                                                           ) ,
       .pf3_sriov_cap_shadow_vf_bar0_reg_addr_byte3                                                             (  pf3_sriov_cap_shadow_vf_bar0_reg_addr_byte3                                                           ) ,
       .pf3_sriov_cap_shadow_vf_bar1_reg_addr_byte0                                                             (  pf3_sriov_cap_shadow_vf_bar1_reg_addr_byte0                                                           ) ,
       .pf3_sriov_cap_shadow_vf_bar1_reg_addr_byte1                                                             (  pf3_sriov_cap_shadow_vf_bar1_reg_addr_byte1                                                           ) ,
       .pf3_sriov_cap_shadow_vf_bar1_reg_addr_byte2                                                             (  pf3_sriov_cap_shadow_vf_bar1_reg_addr_byte2                                                           ) ,
       .pf3_sriov_cap_shadow_vf_bar1_reg_addr_byte3                                                             (  pf3_sriov_cap_shadow_vf_bar1_reg_addr_byte3                                                           ) ,
       .pf3_sriov_cap_shadow_vf_bar2_reg_addr_byte0                                                             (  pf3_sriov_cap_shadow_vf_bar2_reg_addr_byte0                                                           ) ,
       .pf3_sriov_cap_shadow_vf_bar2_reg_addr_byte1                                                             (  pf3_sriov_cap_shadow_vf_bar2_reg_addr_byte1                                                           ) ,
       .pf3_sriov_cap_shadow_vf_bar2_reg_addr_byte2                                                             (  pf3_sriov_cap_shadow_vf_bar2_reg_addr_byte2                                                           ) ,
       .pf3_sriov_cap_shadow_vf_bar2_reg_addr_byte3                                                             (  pf3_sriov_cap_shadow_vf_bar2_reg_addr_byte3                                                           ) ,
       .pf3_sriov_cap_shadow_vf_bar3_reg_addr_byte0                                                             (  pf3_sriov_cap_shadow_vf_bar3_reg_addr_byte0                                                           ) ,
       .pf3_sriov_cap_shadow_vf_bar3_reg_addr_byte1                                                             (  pf3_sriov_cap_shadow_vf_bar3_reg_addr_byte1                                                           ) ,
       .pf3_sriov_cap_shadow_vf_bar3_reg_addr_byte2                                                             (  pf3_sriov_cap_shadow_vf_bar3_reg_addr_byte2                                                           ) ,
       .pf3_sriov_cap_shadow_vf_bar3_reg_addr_byte3                                                             (  pf3_sriov_cap_shadow_vf_bar3_reg_addr_byte3                                                           ) ,
       .pf3_sriov_cap_shadow_vf_bar4_reg_addr_byte0                                                             (  pf3_sriov_cap_shadow_vf_bar4_reg_addr_byte0                                                           ) ,
       .pf3_sriov_cap_shadow_vf_bar4_reg_addr_byte1                                                             (  pf3_sriov_cap_shadow_vf_bar4_reg_addr_byte1                                                           ) ,
       .pf3_sriov_cap_shadow_vf_bar4_reg_addr_byte2                                                             (  pf3_sriov_cap_shadow_vf_bar4_reg_addr_byte2                                                           ) ,
       .pf3_sriov_cap_shadow_vf_bar4_reg_addr_byte3                                                             (  pf3_sriov_cap_shadow_vf_bar4_reg_addr_byte3                                                           ) ,
       .pf3_sriov_cap_shadow_vf_bar5_reg_addr_byte0                                                             (  pf3_sriov_cap_shadow_vf_bar5_reg_addr_byte0                                                           ) ,
       .pf3_sriov_cap_shadow_vf_bar5_reg_addr_byte1                                                             (  pf3_sriov_cap_shadow_vf_bar5_reg_addr_byte1                                                           ) ,
       .pf3_sriov_cap_shadow_vf_bar5_reg_addr_byte2                                                             (  pf3_sriov_cap_shadow_vf_bar5_reg_addr_byte2                                                           ) ,
       .pf3_sriov_cap_shadow_vf_bar5_reg_addr_byte3                                                             (  pf3_sriov_cap_shadow_vf_bar5_reg_addr_byte3                                                           ) ,
       .pf3_sriov_cap_sriov_bar1_enable_reg_addr_byte0                                                          (  pf3_sriov_cap_sriov_bar1_enable_reg_addr_byte0                                                        ) ,
       .pf3_sriov_cap_sriov_bar3_enable_reg_addr_byte0                                                          (  pf3_sriov_cap_sriov_bar3_enable_reg_addr_byte0                                                        ) ,
       .pf3_sriov_cap_sriov_bar5_enable_reg_addr_byte0                                                          (  pf3_sriov_cap_sriov_bar5_enable_reg_addr_byte0                                                        ) ,
       .pf3_sriov_cap_sriov_base_reg_addr_byte2                                                                 (  pf3_sriov_cap_sriov_base_reg_addr_byte2                                                               ) ,
       .pf3_sriov_cap_sriov_base_reg_addr_byte3                                                                 (  pf3_sriov_cap_sriov_base_reg_addr_byte3                                                               ) ,
       .pf3_sriov_cap_sriov_initial_vfs_addr_byte0                                                              (  pf3_sriov_cap_sriov_initial_vfs_addr_byte0                                                            ) ,
       .pf3_sriov_cap_sriov_initial_vfs_addr_byte1                                                              (  pf3_sriov_cap_sriov_initial_vfs_addr_byte1                                                            ) ,
       .pf3_sriov_cap_sriov_vf_offset_position_addr_byte0                                                       (  pf3_sriov_cap_sriov_vf_offset_position_addr_byte0                                                     ) ,
       .pf3_sriov_cap_sriov_vf_offset_position_addr_byte1                                                       (  pf3_sriov_cap_sriov_vf_offset_position_addr_byte1                                                     ) ,
       .pf3_sriov_cap_sriov_vf_offset_position_addr_byte2                                                       (  pf3_sriov_cap_sriov_vf_offset_position_addr_byte2                                                     ) ,
       .pf3_sriov_cap_sriov_vf_offset_position_addr_byte3                                                       (  pf3_sriov_cap_sriov_vf_offset_position_addr_byte3                                                     ) ,
       .pf3_sriov_cap_sup_page_sizes_reg_addr_byte0                                                             (  pf3_sriov_cap_sup_page_sizes_reg_addr_byte0                                                           ) ,
       .pf3_sriov_cap_sup_page_sizes_reg_addr_byte1                                                             (  pf3_sriov_cap_sup_page_sizes_reg_addr_byte1                                                           ) ,
       .pf3_sriov_cap_sup_page_sizes_reg_addr_byte2                                                             (  pf3_sriov_cap_sup_page_sizes_reg_addr_byte2                                                           ) ,
       .pf3_sriov_cap_sup_page_sizes_reg_addr_byte3                                                             (  pf3_sriov_cap_sup_page_sizes_reg_addr_byte3                                                           ) ,
       .pf3_sriov_cap_version                                                                                   (  pf3_sriov_cap_version                                                                                 ) ,
       .pf3_sriov_cap_vf_bar0_reg_addr_byte0                                                                    (  pf3_sriov_cap_vf_bar0_reg_addr_byte0                                                                  ) ,
       .pf3_sriov_cap_vf_bar1_reg_addr_byte0                                                                    (  pf3_sriov_cap_vf_bar1_reg_addr_byte0                                                                  ) ,
       .pf3_sriov_cap_vf_bar2_reg_addr_byte0                                                                    (  pf3_sriov_cap_vf_bar2_reg_addr_byte0                                                                  ) ,
       .pf3_sriov_cap_vf_bar3_reg_addr_byte0                                                                    (  pf3_sriov_cap_vf_bar3_reg_addr_byte0                                                                  ) ,
       .pf3_sriov_cap_vf_bar4_reg_addr_byte0                                                                    (  pf3_sriov_cap_vf_bar4_reg_addr_byte0                                                                  ) ,
       .pf3_sriov_cap_vf_bar5_reg_addr_byte0                                                                    (  pf3_sriov_cap_vf_bar5_reg_addr_byte0                                                                  ) ,
       .pf3_sriov_cap_vf_device_id_reg_addr_byte2                                                               (  pf3_sriov_cap_vf_device_id_reg_addr_byte2                                                             ) ,
       .pf3_sriov_cap_vf_device_id_reg_addr_byte3                                                               (  pf3_sriov_cap_vf_device_id_reg_addr_byte3                                                             ) ,
       .pf3_sriov_initial_vfs_ari_cs2                                                                           (  pf3_sriov_initial_vfs_ari_cs2                                                                         ) ,
       .pf3_sriov_initial_vfs_nonari                                                                            (  pf3_sriov_initial_vfs_nonari                                                                          ) ,
       .pf3_sriov_next_offset                                                                                   (  pf3_sriov_next_offset                                                                                 ) ,
       .pf3_sriov_sup_page_size                                                                                 (  lcl_int_pf3_sriov_sup_page_size                                                                       ) ,
       .pf3_sriov_vf_bar0_mask                                                                                  (  pf3_sriov_vf_bar0_mask                                                                                ) ,
       .pf3_sriov_vf_bar0_prefetch                                                                              (  pf3_sriov_vf_bar0_prefetch                                                                            ) ,
       .pf3_sriov_vf_bar0_start                                                                                 (  pf3_sriov_vf_bar0_start                                                                               ) ,
       .pf3_sriov_vf_bar0_type                                                                                  (  pf3_sriov_vf_bar0_type                                                                                ) ,
       .pf3_sriov_vf_bar1_dummy_mask_7_1                                                                        (  pf3_sriov_vf_bar1_dummy_mask_7_1                                                                      ) ,
       .pf3_sriov_vf_bar1_enabled                                                                               (  pf3_sriov_vf_bar1_enabled                                                                             ) ,
       .pf3_sriov_vf_bar1_mask                                                                                  (  pf3_sriov_vf_bar1_mask                                                                                ) ,
       .pf3_sriov_vf_bar1_prefetch                                                                              (  pf3_sriov_vf_bar1_prefetch                                                                            ) ,
       .pf3_sriov_vf_bar1_start                                                                                 (  pf3_sriov_vf_bar1_start                                                                               ) ,
       .pf3_sriov_vf_bar1_type                                                                                  (  pf3_sriov_vf_bar1_type                                                                                ) ,
       .pf3_sriov_vf_bar2_mask                                                                                  (  pf3_sriov_vf_bar2_mask                                                                                ) ,
       .pf3_sriov_vf_bar2_prefetch                                                                              (  pf3_sriov_vf_bar2_prefetch                                                                            ) ,
       .pf3_sriov_vf_bar2_start                                                                                 (  pf3_sriov_vf_bar2_start                                                                               ) ,
       .pf3_sriov_vf_bar2_type                                                                                  (  pf3_sriov_vf_bar2_type                                                                                ) ,
       .pf3_sriov_vf_bar3_dummy_mask_7_1                                                                        (  pf3_sriov_vf_bar3_dummy_mask_7_1                                                                      ) ,
       .pf3_sriov_vf_bar3_enabled                                                                               (  pf3_sriov_vf_bar3_enabled                                                                             ) ,
       .pf3_sriov_vf_bar3_mask                                                                                  (  pf3_sriov_vf_bar3_mask                                                                                ) ,
       .pf3_sriov_vf_bar3_prefetch                                                                              (  pf3_sriov_vf_bar3_prefetch                                                                            ) ,
       .pf3_sriov_vf_bar3_start                                                                                 (  pf3_sriov_vf_bar3_start                                                                               ) ,
       .pf3_sriov_vf_bar3_type                                                                                  (  pf3_sriov_vf_bar3_type                                                                                ) ,
       .pf3_sriov_vf_bar4_mask                                                                                  (  pf3_sriov_vf_bar4_mask                                                                                ) ,
       .pf3_sriov_vf_bar4_prefetch                                                                              (  pf3_sriov_vf_bar4_prefetch                                                                            ) ,
       .pf3_sriov_vf_bar4_start                                                                                 (  pf3_sriov_vf_bar4_start                                                                               ) ,
       .pf3_sriov_vf_bar4_type                                                                                  (  pf3_sriov_vf_bar4_type                                                                                ) ,
       .pf3_sriov_vf_bar5_dummy_mask_7_1                                                                        (  pf3_sriov_vf_bar5_dummy_mask_7_1                                                                      ) ,
       .pf3_sriov_vf_bar5_enabled                                                                               (  pf3_sriov_vf_bar5_enabled                                                                             ) ,
       .pf3_sriov_vf_bar5_mask                                                                                  (  pf3_sriov_vf_bar5_mask                                                                                ) ,
       .pf3_sriov_vf_bar5_prefetch                                                                              (  pf3_sriov_vf_bar5_prefetch                                                                            ) ,
       .pf3_sriov_vf_bar5_start                                                                                 (  pf3_sriov_vf_bar5_start                                                                               ) ,
       .pf3_sriov_vf_bar5_type                                                                                  (  pf3_sriov_vf_bar5_type                                                                                ) ,
       .pf3_sriov_vf_device_id                                                                                  (  pf3_sriov_vf_device_id                                                                                ) ,
       .pf3_sriov_vf_offset_ari_cs2                                                                             (  pf3_sriov_vf_offset_ari_cs2                                                                           ) ,
       .pf3_sriov_vf_offset_position_nonari                                                                     (  pf3_sriov_vf_offset_position_nonari                                                                   ) ,
       .pf3_sriov_vf_stride_nonari                                                                              (  pf3_sriov_vf_stride_nonari                                                                            ) ,
       .pf3_subclass_code                                                                                       (  pf3_subclass_code                                                                                     ) ,
       .pf3_subsys_dev_id                                                                                       (  pf3_subsys_dev_id                                                                                     ) ,
       .pf3_subsys_vendor_id                                                                                    (  pf3_subsys_vendor_id                                                                                  ) ,
       .pf3_tph_cap_tph_ext_cap_hdr_reg_addr_byte2                                                              (  pf3_tph_cap_tph_ext_cap_hdr_reg_addr_byte2                                                            ) ,
       .pf3_tph_cap_tph_ext_cap_hdr_reg_addr_byte3                                                              (  pf3_tph_cap_tph_ext_cap_hdr_reg_addr_byte3                                                            ) ,
       .pf3_tph_cap_tph_req_cap_reg_addr_byte0                                                                  (  pf3_tph_cap_tph_req_cap_reg_addr_byte0                                                                ) ,
       .pf3_tph_cap_tph_req_cap_reg_addr_byte1                                                                  (  pf3_tph_cap_tph_req_cap_reg_addr_byte1                                                                ) ,
       .pf3_tph_cap_tph_req_cap_reg_addr_byte2                                                                  (  pf3_tph_cap_tph_req_cap_reg_addr_byte2                                                                ) ,
       .pf3_tph_cap_tph_req_cap_reg_addr_byte3                                                                  (  pf3_tph_cap_tph_req_cap_reg_addr_byte3                                                                ) ,
       .pf3_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte0                                                       (  pf3_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte0                                                     ) ,
       .pf3_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte1                                                       (  pf3_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte1                                                     ) ,
       .pf3_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte2                                                       (  pf3_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte2                                                     ) ,
       .pf3_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte3                                                       (  pf3_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte3                                                     ) ,
       .pf3_tph_req_cap_int_vec                                                                                 (  pf3_tph_req_cap_int_vec                                                                               ) ,
       .pf3_tph_req_cap_int_vec_vfcomm_cs2                                                                      (  pf3_tph_req_cap_int_vec_vfcomm_cs2                                                                    ) ,
       .pf3_tph_req_cap_reg_rsvdp_11                                                                            (  pf3_tph_req_cap_reg_rsvdp_11                                                                          ) ,
       .pf3_tph_req_cap_reg_rsvdp_27                                                                            (  pf3_tph_req_cap_reg_rsvdp_27                                                                          ) ,
       .pf3_tph_req_cap_reg_rsvdp_3                                                                             (  pf3_tph_req_cap_reg_rsvdp_3                                                                           ) ,
       .pf3_tph_req_cap_reg_vfcomm_cs2_rsvdp_11_vfcomm_cs2                                                      (  pf3_tph_req_cap_reg_vfcomm_cs2_rsvdp_11_vfcomm_cs2                                                    ) ,
       .pf3_tph_req_cap_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                                                      (  pf3_tph_req_cap_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                                                    ) ,
       .pf3_tph_req_cap_reg_vfcomm_cs2_rsvdp_3_vfcomm_cs2                                                       (  pf3_tph_req_cap_reg_vfcomm_cs2_rsvdp_3_vfcomm_cs2                                                     ) ,
       .pf3_tph_req_cap_st_table_loc_0                                                                          (  pf3_tph_req_cap_st_table_loc_0                                                                        ) ,
       .pf3_tph_req_cap_st_table_loc_0_vfcomm_cs2                                                               (  pf3_tph_req_cap_st_table_loc_0_vfcomm_cs2                                                             ) ,
       .pf3_tph_req_cap_st_table_loc_1                                                                          (  pf3_tph_req_cap_st_table_loc_1                                                                        ) ,
       .pf3_tph_req_cap_st_table_loc_1_vfcomm_cs2                                                               (  pf3_tph_req_cap_st_table_loc_1_vfcomm_cs2                                                             ) ,
       .pf3_tph_req_cap_st_table_size                                                                           (  pf3_tph_req_cap_st_table_size                                                                         ) ,
       .pf3_tph_req_cap_st_table_size_vfcomm_cs2                                                                (  pf3_tph_req_cap_st_table_size_vfcomm_cs2                                                              ) ,
       .pf3_tph_req_cap_ver                                                                                     (  pf3_tph_req_cap_ver                                                                                   ) ,
       .pf3_tph_req_device_spec                                                                                 (  pf3_tph_req_device_spec                                                                               ) ,
       .pf3_tph_req_device_spec_vfcomm_cs2                                                                      (  pf3_tph_req_device_spec_vfcomm_cs2                                                                    ) ,
       .pf3_tph_req_extended_tph                                                                                (  pf3_tph_req_extended_tph                                                                              ) ,
       .pf3_tph_req_extended_tph_vfcomm_cs2                                                                     (  pf3_tph_req_extended_tph_vfcomm_cs2                                                                   ) ,
       .pf3_tph_req_next_ptr                                                                                    (  pf3_tph_req_next_ptr                                                                                  ) ,
       .pf3_tph_req_no_st_mode                                                                                  (  pf3_tph_req_no_st_mode                                                                                ) ,
       .pf3_tph_req_no_st_mode_vfcomm_cs2                                                                       (  pf3_tph_req_no_st_mode_vfcomm_cs2                                                                     ) ,
       .pf3_type0_hdr_bar0_mask_reg_addr_byte0                                                                  (  pf3_type0_hdr_bar0_mask_reg_addr_byte0                                                                ) ,
       .pf3_type0_hdr_bar0_mask_reg_addr_byte1                                                                  (  pf3_type0_hdr_bar0_mask_reg_addr_byte1                                                                ) ,
       .pf3_type0_hdr_bar0_mask_reg_addr_byte2                                                                  (  pf3_type0_hdr_bar0_mask_reg_addr_byte2                                                                ) ,
       .pf3_type0_hdr_bar0_mask_reg_addr_byte3                                                                  (  pf3_type0_hdr_bar0_mask_reg_addr_byte3                                                                ) ,
       .pf3_type0_hdr_bar0_reg_addr_byte0                                                                       (  pf3_type0_hdr_bar0_reg_addr_byte0                                                                     ) ,
       .pf3_type0_hdr_bar1_enable_reg_addr_byte0                                                                (  pf3_type0_hdr_bar1_enable_reg_addr_byte0                                                              ) ,
       .pf3_type0_hdr_bar1_mask_reg_addr_byte0                                                                  (  pf3_type0_hdr_bar1_mask_reg_addr_byte0                                                                ) ,
       .pf3_type0_hdr_bar1_mask_reg_addr_byte1                                                                  (  pf3_type0_hdr_bar1_mask_reg_addr_byte1                                                                ) ,
       .pf3_type0_hdr_bar1_mask_reg_addr_byte2                                                                  (  pf3_type0_hdr_bar1_mask_reg_addr_byte2                                                                ) ,
       .pf3_type0_hdr_bar1_mask_reg_addr_byte3                                                                  (  pf3_type0_hdr_bar1_mask_reg_addr_byte3                                                                ) ,
       .pf3_type0_hdr_bar1_reg_addr_byte0                                                                       (  pf3_type0_hdr_bar1_reg_addr_byte0                                                                     ) ,
       .pf3_type0_hdr_bar2_mask_reg_addr_byte0                                                                  (  pf3_type0_hdr_bar2_mask_reg_addr_byte0                                                                ) ,
       .pf3_type0_hdr_bar2_mask_reg_addr_byte1                                                                  (  pf3_type0_hdr_bar2_mask_reg_addr_byte1                                                                ) ,
       .pf3_type0_hdr_bar2_mask_reg_addr_byte2                                                                  (  pf3_type0_hdr_bar2_mask_reg_addr_byte2                                                                ) ,
       .pf3_type0_hdr_bar2_mask_reg_addr_byte3                                                                  (  pf3_type0_hdr_bar2_mask_reg_addr_byte3                                                                ) ,
       .pf3_type0_hdr_bar2_reg_addr_byte0                                                                       (  pf3_type0_hdr_bar2_reg_addr_byte0                                                                     ) ,
       .pf3_type0_hdr_bar3_enable_reg_addr_byte0                                                                (  pf3_type0_hdr_bar3_enable_reg_addr_byte0                                                              ) ,
       .pf3_type0_hdr_bar3_mask_reg_addr_byte0                                                                  (  pf3_type0_hdr_bar3_mask_reg_addr_byte0                                                                ) ,
       .pf3_type0_hdr_bar3_mask_reg_addr_byte1                                                                  (  pf3_type0_hdr_bar3_mask_reg_addr_byte1                                                                ) ,
       .pf3_type0_hdr_bar3_mask_reg_addr_byte2                                                                  (  pf3_type0_hdr_bar3_mask_reg_addr_byte2                                                                ) ,
       .pf3_type0_hdr_bar3_mask_reg_addr_byte3                                                                  (  pf3_type0_hdr_bar3_mask_reg_addr_byte3                                                                ) ,
       .pf3_type0_hdr_bar3_reg_addr_byte0                                                                       (  pf3_type0_hdr_bar3_reg_addr_byte0                                                                     ) ,
       .pf3_type0_hdr_bar4_mask_reg_addr_byte0                                                                  (  pf3_type0_hdr_bar4_mask_reg_addr_byte0                                                                ) ,
       .pf3_type0_hdr_bar4_mask_reg_addr_byte1                                                                  (  pf3_type0_hdr_bar4_mask_reg_addr_byte1                                                                ) ,
       .pf3_type0_hdr_bar4_mask_reg_addr_byte2                                                                  (  pf3_type0_hdr_bar4_mask_reg_addr_byte2                                                                ) ,
       .pf3_type0_hdr_bar4_mask_reg_addr_byte3                                                                  (  pf3_type0_hdr_bar4_mask_reg_addr_byte3                                                                ) ,
       .pf3_type0_hdr_bar4_reg_addr_byte0                                                                       (  pf3_type0_hdr_bar4_reg_addr_byte0                                                                     ) ,
       .pf3_type0_hdr_bar5_enable_reg_addr_byte0                                                                (  pf3_type0_hdr_bar5_enable_reg_addr_byte0                                                              ) ,
       .pf3_type0_hdr_bar5_mask_reg_addr_byte0                                                                  (  pf3_type0_hdr_bar5_mask_reg_addr_byte0                                                                ) ,
       .pf3_type0_hdr_bar5_mask_reg_addr_byte1                                                                  (  pf3_type0_hdr_bar5_mask_reg_addr_byte1                                                                ) ,
       .pf3_type0_hdr_bar5_mask_reg_addr_byte2                                                                  (  pf3_type0_hdr_bar5_mask_reg_addr_byte2                                                                ) ,
       .pf3_type0_hdr_bar5_mask_reg_addr_byte3                                                                  (  pf3_type0_hdr_bar5_mask_reg_addr_byte3                                                                ) ,
       .pf3_type0_hdr_bar5_reg_addr_byte0                                                                       (  pf3_type0_hdr_bar5_reg_addr_byte0                                                                     ) ,
       .pf3_type0_hdr_bist_header_type_latency_cache_line_size_reg_addr_byte2                                   (  pf3_type0_hdr_bist_header_type_latency_cache_line_size_reg_addr_byte2                                 ) ,
       .pf3_type0_hdr_cardbus_cis_ptr_reg_addr_byte0                                                            (  pf3_type0_hdr_cardbus_cis_ptr_reg_addr_byte0                                                          ) ,
       .pf3_type0_hdr_cardbus_cis_ptr_reg_addr_byte1                                                            (  pf3_type0_hdr_cardbus_cis_ptr_reg_addr_byte1                                                          ) ,
       .pf3_type0_hdr_cardbus_cis_ptr_reg_addr_byte2                                                            (  pf3_type0_hdr_cardbus_cis_ptr_reg_addr_byte2                                                          ) ,
       .pf3_type0_hdr_cardbus_cis_ptr_reg_addr_byte3                                                            (  pf3_type0_hdr_cardbus_cis_ptr_reg_addr_byte3                                                          ) ,
       .pf3_type0_hdr_class_code_revision_id_addr_byte0                                                         (  pf3_type0_hdr_class_code_revision_id_addr_byte0                                                       ) ,
       .pf3_type0_hdr_class_code_revision_id_addr_byte1                                                         (  pf3_type0_hdr_class_code_revision_id_addr_byte1                                                       ) ,
       .pf3_type0_hdr_class_code_revision_id_addr_byte2                                                         (  pf3_type0_hdr_class_code_revision_id_addr_byte2                                                       ) ,
       .pf3_type0_hdr_class_code_revision_id_addr_byte3                                                         (  pf3_type0_hdr_class_code_revision_id_addr_byte3                                                       ) ,
       .pf3_type0_hdr_device_id_vendor_id_reg_addr_byte0                                                        (  pf3_type0_hdr_device_id_vendor_id_reg_addr_byte0                                                      ) ,
       .pf3_type0_hdr_device_id_vendor_id_reg_addr_byte1                                                        (  pf3_type0_hdr_device_id_vendor_id_reg_addr_byte1                                                      ) ,
       .pf3_type0_hdr_device_id_vendor_id_reg_addr_byte2                                                        (  pf3_type0_hdr_device_id_vendor_id_reg_addr_byte2                                                      ) ,
       .pf3_type0_hdr_device_id_vendor_id_reg_addr_byte3                                                        (  pf3_type0_hdr_device_id_vendor_id_reg_addr_byte3                                                      ) ,
       .pf3_type0_hdr_exp_rom_bar_mask_reg_addr_byte0                                                           (  pf3_type0_hdr_exp_rom_bar_mask_reg_addr_byte0                                                         ) ,
       .pf3_type0_hdr_exp_rom_bar_mask_reg_addr_byte1                                                           (  pf3_type0_hdr_exp_rom_bar_mask_reg_addr_byte1                                                         ) ,
       .pf3_type0_hdr_exp_rom_bar_mask_reg_addr_byte2                                                           (  pf3_type0_hdr_exp_rom_bar_mask_reg_addr_byte2                                                         ) ,
       .pf3_type0_hdr_exp_rom_bar_mask_reg_addr_byte3                                                           (  pf3_type0_hdr_exp_rom_bar_mask_reg_addr_byte3                                                         ) ,
       .pf3_type0_hdr_exp_rom_base_addr_reg_addr_byte0                                                          (  pf3_type0_hdr_exp_rom_base_addr_reg_addr_byte0                                                        ) ,
       .pf3_type0_hdr_max_latency_min_grant_interrupt_pin_interrupt_line_reg_addr_byte1                         (  pf3_type0_hdr_max_latency_min_grant_interrupt_pin_interrupt_line_reg_addr_byte1                       ) ,
       .pf3_type0_hdr_pci_cap_ptr_reg_addr_byte0                                                                (  pf3_type0_hdr_pci_cap_ptr_reg_addr_byte0                                                              ) ,
       .pf3_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte0                                           (  pf3_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte0                                         ) ,
       .pf3_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte1                                           (  pf3_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte1                                         ) ,
       .pf3_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte2                                           (  pf3_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte2                                         ) ,
       .pf3_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte3                                           (  pf3_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte3                                         ) ,
       .pf3_vf_bar0_reg_rsvdp_0                                                                                 (  pf3_vf_bar0_reg_rsvdp_0                                                                               ) ,
       .pf3_vf_bar1_reg_rsvdp_0                                                                                 (  pf3_vf_bar1_reg_rsvdp_0                                                                               ) ,
       .pf3_vf_bar2_reg_rsvdp_0                                                                                 (  pf3_vf_bar2_reg_rsvdp_0                                                                               ) ,
       .pf3_vf_bar3_reg_rsvdp_0                                                                                 (  pf3_vf_bar3_reg_rsvdp_0                                                                               ) ,
       .pf3_vf_bar4_reg_rsvdp_0                                                                                 (  pf3_vf_bar4_reg_rsvdp_0                                                                               ) ,
       .pf3_vf_bar5_reg_rsvdp_0                                                                                 (  pf3_vf_bar5_reg_rsvdp_0                                                                               ) ,
       .pipe_ctrl                                                                                               (  pipe_ctrl                                                                                             ) ,
       .pld_aib_loopback_en                                                                                     (  pld_aib_loopback_en                                                                                   ) ,
       .pld_aux_gate_en                                                                                         (  pld_aux_gate_en                                                                                       ) ,
       .pld_aux_prog_en                                                                                         (  pld_aux_prog_en                                                                                       ) ,
       .pld_crs_en                                                                                              (  pld_crs_en                                                                                            ) ,
       .pld_rx_cpl_bufflimit_bypass                                                                             (  pld_rx_cpl_bufflimit_bypass                                                                           ) ,
       .pld_rx_np_bufflimit_bypass                                                                              (  pld_rx_np_bufflimit_bypass                                                                            ) ,
       .pld_rx_parity_ena                                                                                       (  pld_rx_parity_ena                                                                                     ) ,
       .pld_rx_posted_bufflimit_bypass                                                                          (  pld_rx_posted_bufflimit_bypass                                                                        ) ,
       .pld_tx_fifo_dyn_empty_dis                                                                               (  pld_tx_fifo_dyn_empty_dis                                                                             ) ,
       .pld_tx_fifo_empty_threshold_1                                                                           (  pld_tx_fifo_empty_threshold_1                                                                         ) ,
       .pld_tx_fifo_empty_threshold_2                                                                           (  pld_tx_fifo_empty_threshold_2                                                                         ) ,
       .pld_tx_fifo_empty_threshold_3                                                                           (  pld_tx_fifo_empty_threshold_3                                                                         ) ,
       .pld_tx_fifo_full_threshold                                                                              (  pld_tx_fifo_full_threshold                                                                            ) ,
       .pld_tx_parity_ena                                                                                       (  pld_tx_parity_ena                                                                                     ) ,
       .powerdown_mode                                                                                          (  powerdown_mode                                                                                        ) ,
       .rx_lane_flip_en                                                                                         (  rx_lane_flip_en                                                                                       ) ,
       .sim_mode                                                                                                (  sim_mode                                                                                              ) ,
       .ssm_aux_prog_en                                                                                         (  ssm_aux_prog_en                                                                                       ) ,
       .sup_mode                                                                                                (  sup_mode                                                                                              ) ,
       .test_in_hi                                                                                              (  lcl_int_test_in_hi                                                                                    ) ,
       .test_in_lo                                                                                              (  lcl_int_test_in_lo                                                                                    ) ,
       .test_in_override                                                                                        (  test_in_override                                                                                      ) ,
       .tx_avst_dsk_en                                                                                          (  tx_avst_dsk_en                                                                                        ) ,
       .tx_lane_flip_en                                                                                         (  tx_lane_flip_en                                                                                       ) ,
       .user_mode_del_count                                                                                     (  user_mode_del_count                                                                                   ) ,
       .valid_ecc_err_rpt_en                                                                                    (  valid_ecc_err_rpt_en                                                                                  ) ,
       .virtual_drop_vendor0_msg                                                                                (  virtual_drop_vendor0_msg                                                                              ) ,
       .virtual_drop_vendor1_msg                                                                                (  virtual_drop_vendor1_msg                                                                              ) ,
       .virtual_ep_native                                                                                       (  virtual_ep_native                                                                                     ) ,
       .virtual_gen2_pma_pll_usage                                                                              (  virtual_gen2_pma_pll_usage                                                                            ) ,
       .virtual_hrdrstctrl_en                                                                                   (  virtual_hrdrstctrl_en                                                                                 ) ,
       .virtual_link_rate                                                                                       (  virtual_link_rate                                                                                     ) ,
       .virtual_link_width                                                                                      (  virtual_link_width                                                                                    ) ,
       .virtual_maxpayload_size                                                                                 (  virtual_maxpayload_size                                                                               ) ,
       .virtual_pf0_ats_cap_enable                                                                              (  virtual_pf0_ats_cap_enable                                                                            ) ,
       .virtual_pf0_bar1_mask_bit0                                                                              (  virtual_pf0_bar1_mask_bit0                                                                            ) ,
       .virtual_pf0_bar3_mask_bit0                                                                              (  virtual_pf0_bar3_mask_bit0                                                                            ) ,
       .virtual_pf0_bar5_mask_bit0                                                                              (  virtual_pf0_bar5_mask_bit0                                                                            ) ,
       .virtual_pf0_io_decode                                                                                   (  virtual_pf0_io_decode                                                                                 ) ,
       .virtual_pf0_msi_enable                                                                                  (  virtual_pf0_msi_enable                                                                                ) ,
       .virtual_pf0_msix_enable                                                                                 (  virtual_pf0_msix_enable                                                                               ) ,
       .virtual_pf0_pb_cap_enable                                                                               (  virtual_pf0_pb_cap_enable                                                                             ) ,
       .virtual_pf0_prefetch_decode                                                                             (  virtual_pf0_prefetch_decode                                                                           ) ,
       .virtual_pf0_sn_cap_enable                                                                               (  virtual_pf0_sn_cap_enable                                                                             ) ,
       .virtual_pf0_sriov_enable                                                                                (  virtual_pf0_sriov_enable                                                                              ) ,
       .virtual_pf0_sriov_num_vf_ari                                                                            (  virtual_pf0_sriov_num_vf_ari                                                                          ) ,
       .virtual_pf0_sriov_num_vf_non_ari                                                                        (  virtual_pf0_sriov_num_vf_non_ari                                                                      ) ,
       .virtual_pf0_sriov_vf_bar0_enabled                                                                       (  virtual_pf0_sriov_vf_bar0_enabled                                                                     ) ,
       .virtual_pf0_sriov_vf_bar1_enabled                                                                       (  virtual_pf0_sriov_vf_bar1_enabled                                                                     ) ,
       .virtual_pf0_sriov_vf_bar2_enabled                                                                       (  virtual_pf0_sriov_vf_bar2_enabled                                                                     ) ,
       .virtual_pf0_sriov_vf_bar3_enabled                                                                       (  virtual_pf0_sriov_vf_bar3_enabled                                                                     ) ,
       .virtual_pf0_sriov_vf_bar4_enabled                                                                       (  virtual_pf0_sriov_vf_bar4_enabled                                                                     ) ,
       .virtual_pf0_sriov_vf_bar5_enabled                                                                       (  virtual_pf0_sriov_vf_bar5_enabled                                                                     ) ,
       .virtual_pf0_tph_cap_enable                                                                              (  virtual_pf0_tph_cap_enable                                                                            ) ,
       .virtual_pf0_user_vsec_cap_enable                                                                        (  virtual_pf0_user_vsec_cap_enable                                                                      ) ,
       .virtual_pf1_ats_cap_enable                                                                              (  virtual_pf1_ats_cap_enable                                                                            ) ,
       .virtual_pf1_bar1_mask_bit0                                                                              (  virtual_pf1_bar1_mask_bit0                                                                            ) ,
       .virtual_pf1_bar3_mask_bit0                                                                              (  virtual_pf1_bar3_mask_bit0                                                                            ) ,
       .virtual_pf1_bar5_mask_bit0                                                                              (  virtual_pf1_bar5_mask_bit0                                                                            ) ,
       .virtual_pf1_enable                                                                                      (  virtual_pf1_enable                                                                                    ) ,
       .virtual_pf1_msi_enable                                                                                  (  virtual_pf1_msi_enable                                                                                ) ,
       .virtual_pf1_msix_enable                                                                                 (  virtual_pf1_msix_enable                                                                               ) ,
       .virtual_pf1_pb_cap_enable                                                                               (  virtual_pf1_pb_cap_enable                                                                             ) ,
       .virtual_pf1_sn_cap_enable                                                                               (  virtual_pf1_sn_cap_enable                                                                             ) ,
       .virtual_pf1_sriov_enable                                                                                (  virtual_pf1_sriov_enable                                                                              ) ,
       .virtual_pf1_sriov_num_vf_ari                                                                            (  virtual_pf1_sriov_num_vf_ari                                                                          ) ,
       .virtual_pf1_sriov_num_vf_non_ari                                                                        (  virtual_pf1_sriov_num_vf_non_ari                                                                      ) ,
       .virtual_pf1_sriov_vf_bar0_enabled                                                                       (  virtual_pf1_sriov_vf_bar0_enabled                                                                     ) ,
       .virtual_pf1_sriov_vf_bar1_enabled                                                                       (  virtual_pf1_sriov_vf_bar1_enabled                                                                     ) ,
       .virtual_pf1_sriov_vf_bar2_enabled                                                                       (  virtual_pf1_sriov_vf_bar2_enabled                                                                     ) ,
       .virtual_pf1_sriov_vf_bar3_enabled                                                                       (  virtual_pf1_sriov_vf_bar3_enabled                                                                     ) ,
       .virtual_pf1_sriov_vf_bar4_enabled                                                                       (  virtual_pf1_sriov_vf_bar4_enabled                                                                     ) ,
       .virtual_pf1_sriov_vf_bar5_enabled                                                                       (  virtual_pf1_sriov_vf_bar5_enabled                                                                     ) ,
       .virtual_pf1_tph_cap_enable                                                                              (  virtual_pf1_tph_cap_enable                                                                            ) ,
       .virtual_pf1_user_vsec_cap_enable                                                                        (  virtual_pf1_user_vsec_cap_enable                                                                      ) ,
       .virtual_pf2_ats_cap_enable                                                                              (  virtual_pf2_ats_cap_enable                                                                            ) ,
       .virtual_pf2_bar1_mask_bit0                                                                              (  virtual_pf2_bar1_mask_bit0                                                                            ) ,
       .virtual_pf2_bar3_mask_bit0                                                                              (  virtual_pf2_bar3_mask_bit0                                                                            ) ,
       .virtual_pf2_bar5_mask_bit0                                                                              (  virtual_pf2_bar5_mask_bit0                                                                            ) ,
       .virtual_pf2_enable                                                                                      (  virtual_pf2_enable                                                                                    ) ,
       .virtual_pf2_msi_enable                                                                                  (  virtual_pf2_msi_enable                                                                                ) ,
       .virtual_pf2_msix_enable                                                                                 (  virtual_pf2_msix_enable                                                                               ) ,
       .virtual_pf2_pb_cap_enable                                                                               (  virtual_pf2_pb_cap_enable                                                                             ) ,
       .virtual_pf2_sn_cap_enable                                                                               (  virtual_pf2_sn_cap_enable                                                                             ) ,
       .virtual_pf2_sriov_enable                                                                                (  virtual_pf2_sriov_enable                                                                              ) ,
       .virtual_pf2_sriov_num_vf_ari                                                                            (  virtual_pf2_sriov_num_vf_ari                                                                          ) ,
       .virtual_pf2_sriov_num_vf_non_ari                                                                        (  virtual_pf2_sriov_num_vf_non_ari                                                                      ) ,
       .virtual_pf2_sriov_vf_bar0_enabled                                                                       (  virtual_pf2_sriov_vf_bar0_enabled                                                                     ) ,
       .virtual_pf2_sriov_vf_bar1_enabled                                                                       (  virtual_pf2_sriov_vf_bar1_enabled                                                                     ) ,
       .virtual_pf2_sriov_vf_bar2_enabled                                                                       (  virtual_pf2_sriov_vf_bar2_enabled                                                                     ) ,
       .virtual_pf2_sriov_vf_bar3_enabled                                                                       (  virtual_pf2_sriov_vf_bar3_enabled                                                                     ) ,
       .virtual_pf2_sriov_vf_bar4_enabled                                                                       (  virtual_pf2_sriov_vf_bar4_enabled                                                                     ) ,
       .virtual_pf2_sriov_vf_bar5_enabled                                                                       (  virtual_pf2_sriov_vf_bar5_enabled                                                                     ) ,
       .virtual_pf2_tph_cap_enable                                                                              (  virtual_pf2_tph_cap_enable                                                                            ) ,
       .virtual_pf2_user_vsec_cap_enable                                                                        (  virtual_pf2_user_vsec_cap_enable                                                                      ) ,
       .virtual_pf3_ats_cap_enable                                                                              (  virtual_pf3_ats_cap_enable                                                                            ) ,
       .virtual_pf3_bar1_mask_bit0                                                                              (  virtual_pf3_bar1_mask_bit0                                                                            ) ,
       .virtual_pf3_bar3_mask_bit0                                                                              (  virtual_pf3_bar3_mask_bit0                                                                            ) ,
       .virtual_pf3_bar5_mask_bit0                                                                              (  virtual_pf3_bar5_mask_bit0                                                                            ) ,
       .virtual_pf3_enable                                                                                      (  virtual_pf3_enable                                                                                    ) ,
       .virtual_pf3_msi_enable                                                                                  (  virtual_pf3_msi_enable                                                                                ) ,
       .virtual_pf3_msix_enable                                                                                 (  virtual_pf3_msix_enable                                                                               ) ,
       .virtual_pf3_pb_cap_enable                                                                               (  virtual_pf3_pb_cap_enable                                                                             ) ,
       .virtual_pf3_sn_cap_enable                                                                               (  virtual_pf3_sn_cap_enable                                                                             ) ,
       .virtual_pf3_sriov_enable                                                                                (  virtual_pf3_sriov_enable                                                                              ) ,
       .virtual_pf3_sriov_num_vf_ari                                                                            (  virtual_pf3_sriov_num_vf_ari                                                                          ) ,
       .virtual_pf3_sriov_num_vf_non_ari                                                                        (  virtual_pf3_sriov_num_vf_non_ari                                                                      ) ,
       .virtual_pf3_sriov_vf_bar0_enabled                                                                       (  virtual_pf3_sriov_vf_bar0_enabled                                                                     ) ,
       .virtual_pf3_sriov_vf_bar1_enabled                                                                       (  virtual_pf3_sriov_vf_bar1_enabled                                                                     ) ,
       .virtual_pf3_sriov_vf_bar2_enabled                                                                       (  virtual_pf3_sriov_vf_bar2_enabled                                                                     ) ,
       .virtual_pf3_sriov_vf_bar3_enabled                                                                       (  virtual_pf3_sriov_vf_bar3_enabled                                                                     ) ,
       .virtual_pf3_sriov_vf_bar4_enabled                                                                       (  virtual_pf3_sriov_vf_bar4_enabled                                                                     ) ,
       .virtual_pf3_sriov_vf_bar5_enabled                                                                       (  virtual_pf3_sriov_vf_bar5_enabled                                                                     ) ,
       .virtual_pf3_tph_cap_enable                                                                              (  virtual_pf3_tph_cap_enable                                                                            ) ,
       .virtual_pf3_user_vsec_cap_enable                                                                        (  virtual_pf3_user_vsec_cap_enable                                                                      ) ,
       .virtual_phase23_txpreset                                                                                (  virtual_phase23_txpreset                                                                              ) ,
       .virtual_rp_ep_mode                                                                                      (  virtual_rp_ep_mode                                                                                    ) ,
       .virtual_txeq_mode                                                                                       (  virtual_txeq_mode                                                                                     ) ,
       .virtual_uc_calibration_en                                                                               (  virtual_uc_calibration_en                                                                             ) ,
       .vsec_legacy_interr_mask_en                                                                              (  vsec_legacy_interr_mask_en                                                                            ) ,
       .vsec_next_offset                                                                                        (  vsec_next_offset                                                                                      ) ,
       .silicon_rev                                                                                             (  silicon_rev                                                                                           ) ,
       .total_pf_count_hwtcl                                                                                    (  total_pf_count_hwtcl                                                                                  ) ,
       .pcie_link_inspector_en                                                                                  (  pcie_link_inspector_hwtcl                                                                             ) ,
       .pcie_link_inspector_avmm_en                                                                             (  pcie_link_inspector_avmm_hwtcl                                                                        ) ,
       .eios_workaround_enable_hwtcl                                                                            (  eios_workaround_enable_hwtcl                                                                          ) ,
       .enable_test_out_hwtcl                                                                                   (  enable_test_out_hwtcl                                                                                 )
      )
altera_pcie_s10_hip_ast_pipen1b_inst
    (
// Clk Interface
  .refclk                                      (   refclk                                            ) ,    //input
  .coreclkout_hip                              (  coreclkout_hip_wire                                ) ,    //output

// 250 MHz-synchronization signals
  .clk250                                      (   coreclkout_hip                                    ) ,    //input; used to synchronize some signals to app side
  .rst_n_clk250                                (   ~reset_status                                     ) ,    //input; used to synchronize some signals to app side

//Reset Interface
  .npor                                        (   npor                                              ) ,    //input
  .pin_perst                                   (   pin_perst                                         ) ,    //input
  .reset_status                                (   reset_status_wire                                 ) ,    //output
  .clr_st                                      (   clr_st_wire                                                           ) ,    //output
  .pld_warm_rst_rdy                            (   enable_512adapter_hwtcl? pld_warm_rst_rdy_o :~link_req_rst_n_wire     ) ,    //input//TODO
  .link_req_rst_n                              (   link_req_rst_n_wire                                                   ) ,    //output

// RX Data Path
  .rx_st_ready                                 (  enable_512adapter_hwtcl? rx_st_ready_o : rx_st_ready                   ) ,    //input
  .rx_st_sop                                   (  rx_st_sop_wire                                                         ) ,    //output
  .rx_st_eop                                   (  rx_st_eop_wire                                                         ) ,    //output
  .rx_st_data                                  (  rx_st_data_wire                                                        ) ,    //output
  .rx_st_parity                                (  rx_st_parity_wire                                                      ) ,    //output
  .rx_st_valid                                 (  rx_st_valid_wire                                                       ) ,    //output
  .rx_st_bar_range                             (  rx_st_bar_range_wire                                                   ) ,    //output
  .rx_st_empty                                 (  rx_st_empty_wire                                                       ) ,    //output
  .rx_st_vf_active                             (  rx_st_vf_active_wire                                                   ),
  .rx_st_func_num                              (  rx_st_func_num_wire                                                    ),
  .rx_st_vf_num                                (  rx_st_vf_num_wire                                                      ),

// TX Data Path
  .tx_st_sop                                   (  enable_512adapter_hwtcl? tx_st_sop_o      : tx_st_sop[0]               ) ,    //input
  .tx_st_eop                                   (  enable_512adapter_hwtcl? tx_st_eop_o      : tx_st_eop[0]               ) ,    //input
  .tx_st_data                                  (  enable_512adapter_hwtcl? tx_st_data_o     : tx_st_data[255:0]          ) ,    //input
  .tx_st_parity                                (  enable_512adapter_hwtcl? tx_st_parity_o   : tx_st_parity[31:0]         ) ,    //input
  .tx_st_valid                                 (  enable_512adapter_hwtcl? tx_st_valid_o    : tx_st_valid[0]             ) ,    //input
  .tx_st_vf_active                             (  enable_512adapter_hwtcl? tx_st_vf_active_o: tx_st_vf_active[0]         ) ,    //input,
  .tx_st_err                                   (  enable_512adapter_hwtcl? tx_st_err_o      : tx_st_err[0]               ) ,    //input
  .tx_avst_dsk_clr                             (  1'b0                                                                      ) ,    //input
  .tx_st_ready                                 (  tx_st_ready_wire                                                       ) ,    //output

//TX Packet Interface Credit
  .tx_cdts_type                                (    tx_cdts_type_wire                                ) ,    //output
  .tx_data_cdts_consumed                       (    tx_data_cdts_consumed_wire                       ) ,    //output
  .tx_hdr_cdts_consumed                        (    tx_hdr_cdts_consumed_wire                        ) ,    //output
  .tx_cdts_data_value                          (    tx_cdts_data_value_wire                          ) ,    //output
  .tx_pd_cdts                                  (    tx_pd_cdts_wire                                  ) ,    //output
  .tx_ph_cdts                                  (    tx_ph_cdts_wire                                  ) ,    //output
  .tx_nph_cdts                                 (    tx_nph_cdts_wire                                 ) ,    //output
  .tx_cplh_cdts                                (    tx_cplh_cdts_wire                                ) ,    //output

  .user_avmm_rst_n                             (   hip_reconfig_rst_n                                ) ,    //input
  .user_avmm_waitrequest                       (   hip_reconfig_waitrequest                          ) ,    //output
  .user_avmm_read                              (   hip_reconfig_read                                 ) ,    //input
  .user_avmm_addr                              (   hip_reconfig_address                              ) ,    //input
  .user_avmm_write                             (   hip_reconfig_write                                ) ,    //input
  .user_avmm_writedata                         (   hip_reconfig_writedata                            ) ,    //input
  .user_avmm_clk                               (   hip_reconfig_clk                                  ) ,    //input
  .user_avmm_readdatavalid                     (   hip_reconfig_readdatavalid                        ) ,    //output
  .user_avmm_readdata                          (   hip_reconfig_readdata                             ) ,    //output

// MSI Interface
  .app_msi_req                                 (  enable_512adapter_hwtcl? app_msi_req_o : app_msi_req  ) ,    //input
  .app_msi_ack                                 (  app_msi_ack_wire                                      ) ,    //output
  .app_msi_tc                                  (  enable_512adapter_hwtcl? app_msi_tc_o  : app_msi_tc   ) ,    //input
  .app_msi_num                                 (  enable_512adapter_hwtcl? app_msi_num_o : app_msi_num  ) ,    //input
  .app_msi_func_num                            (  enable_512adapter_hwtcl? app_msi_func_num_o : app_msi_func_num  ),

// Interrupt Interface
  .app_int                                     (  enable_512adapter_hwtcl? app_int_sts_o : app_int_sts  ) ,    //input
  .int_status                                  (  int_status_wire                                       ) ,    //output


//Configuration Status Output
  .tl_cfg_func                                  (   tl_cfg_func_wire                   ) ,    //output
  .tl_cfg_add                                   (   tl_cfg_add_wire                    ) ,    //output
  .tl_cfg_ctl                                   (   tl_cfg_ctl_wire                    ) ,    //output

// Error Interface
  .serr_out                                     (  serr_out_wire                                             ) ,    //output
  .app_err_valid                                (  enable_512adapter_hwtcl? app_err_valid_o : app_err_valid  ) ,    //input
  .app_err_hdr                                  (  enable_512adapter_hwtcl? app_err_hdr_o   : app_err_hdr    ) ,    //input
  .app_err_info                                 (  enable_512adapter_hwtcl? app_err_info_o  : app_err_info   ) ,    //input
  .app_err_func_num                             (  ZEROS[1:0]                                                ) ,  //enable_512adapter_hwtcl? app_err_func_num_o      : app_err_func_num     ),

  .rx_par_err                                   ( rx_par_err_wire              ) ,    //output
  .tx_par_err                                   ( tx_par_err_wire              ) ,    //output
// FLR Interface


//Status and Link Trainig Interface
  .serdes_pll_locked                           (  serdes_pll_locked_wire                     ) ,    //output
  .pld_core_ready_init                              (  enable_512adapter_hwtcl?  pld_core_ready_o :  pld_core_ready                      ) ,    //input
  .pld_clk_inuse                               (  pld_clk_inuse_wire                         ) ,    //output
  .link_up                                     (  link_up_wire                               ) ,    //output
  .ltssm_state                                 (  ltssmstate_wire                            ) ,    //output
  .currentspeed                                (  currentspeed_wire                          ) ,    //output
  .lane_act                                    (  lane_act_wire                              ) ,    //output

//Configuration Extension Bus Interface
  .ceb_req                                     (  ceb_req_wire                                      ) ,    //output
  .ceb_ack                                     (  enable_sriov_hwtcl      ? ceb_ack_wire              :
                                                  enable_512adapter_hwtcl ? ceb_ack_o                 :  ceb_ack             ) ,    //input
  .ceb_addr                                    (  ceb_addr_wire                                    ) ,    //output
  .ceb_din                                     (  enable_sriov_hwtcl      ? ceb_din_wire              :
                                                  enable_512adapter_hwtcl ? ceb_din_o                 :  ceb_din             ) ,    //input
  .ceb_dout                                    (  ceb_dout_wire                                    ) ,    //output
  .ceb_wr                                      (  ceb_wr_wire                                      ) ,    //output
  .ceb_cdm_convert_data                        (  enable_sriov_hwtcl      ? ceb_cdm_convert_data_wire :
                                                  enable_512adapter_hwtcl ? ceb_cdm_convert_data_o    : ceb_cdm_convert_data ) ,    //input
   .ceb_func_num                               (  ceb_func_num_wire                                  ),
   .ceb_vf_active                              (  ceb_vf_active_wire                                 ),
   .ceb_vf_num                                 (  ceb_vf_num_wire                                    ),

//Power Management Interface
  .pm_linkst_in_l1                             (  pm_linkst_in_l1_wire                             ) ,    //output
  .pm_linkst_in_l0s                            (  pm_linkst_in_l0s_wire                            ) ,    //output
  .pm_state                                    (  pm_state_wire                                    ) ,    //output
  .pm_dstate                                   (  pm_dstate_wire                                   ) ,    //output
  .apps_ready_entr_l23                         (  apps_ready_entr_l23                              ) ,    //input
  .apps_pm_xmt_turnoff                         (  enable_512adapter_hwtcl? apps_pm_xmt_turnoff_o : apps_pm_xmt_turnoff  ) ,    //input
  .app_init_rst                                (  enable_512adapter_hwtcl? app_init_rst_o        : app_init_rst         ) ,    //input
  .app_xfer_pending                            (  enable_512adapter_hwtcl? app_xfer_pending_o    : app_xfer_pending     ) ,    //input

// PIPE Interface
  .pipe32_sim_only                             (   (ALTPCIE_S10_HIP_AST_HWTCL_SIM_ONLY==0)?1'b0:simu_mode_pipe         ),//input
  .sim_pipe_pclk_in                            (   sim_pipe_pclk_in                                  ) ,    //input
  .sim_pipe_mask_tx_pll_lock                   (   sim_pipe_mask_tx_pll_lock                         ) ,    //input
  .sim_pipe_pclk_out                           (   sim_pipe_pclk_out                                 ) ,    //output
  .sim_pipe_rate                               (   sim_pipe_rate                                     ) ,    //output
  .sim_ltssmstate                              (   sim_ltssmstate                                    ) ,    //output

  .txdata0                                     (   txdata0                                           ) ,    //output
  .txdata1                                     (   txdata1                                           ) ,    //output
  .txdata2                                     (   txdata2                                           ) ,    //output
  .txdata3                                     (   txdata3                                           ) ,    //output
  .txdata4                                     (   txdata4                                           ) ,    //output
  .txdata5                                     (   txdata5                                           ) ,    //output
  .txdata6                                     (   txdata6                                           ) ,    //output
  .txdata7                                     (   txdata7                                           ) ,    //output
  .txdata8                                     (   txdata8                                           ) ,    //output
  .txdata9                                     (   txdata9                                           ) ,    //output
  .txdata10                                    (   txdata10                                          ) ,    //output
  .txdata11                                    (   txdata11                                          ) ,    //output
  .txdata12                                    (   txdata12                                          ) ,    //output
  .txdata13                                    (   txdata13                                          ) ,    //output
  .txdata14                                    (   txdata14                                          ) ,    //output
  .txdata15                                    (   txdata15                                          ) ,    //output

  .txdatak0                                    (   txdatak0                                          ) ,    //output
  .txdatak1                                    (   txdatak1                                          ) ,    //output
  .txdatak2                                    (   txdatak2                                          ) ,    //output
  .txdatak3                                    (   txdatak3                                          ) ,    //output
  .txdatak4                                    (   txdatak4                                          ) ,    //output
  .txdatak5                                    (   txdatak5                                          ) ,    //output
  .txdatak6                                    (   txdatak6                                          ) ,    //output
  .txdatak7                                    (   txdatak7                                          ) ,    //output
  .txdatak8                                    (   txdatak8                                          ) ,    //output
  .txdatak9                                    (   txdatak9                                          ) ,    //output
  .txdatak10                                   (   txdatak10                                         ) ,    //output
  .txdatak11                                   (   txdatak11                                         ) ,    //output
  .txdatak12                                   (   txdatak12                                         ) ,    //output
  .txdatak13                                   (   txdatak13                                         ) ,    //output
  .txdatak14                                   (   txdatak14                                         ) ,    //output
  .txdatak15                                   (   txdatak15                                         ) ,    //output

  .txcompl0                                    (   txcompl0                                          ) ,    //output
  .txcompl1                                    (   txcompl1                                          ) ,    //output
  .txcompl2                                    (   txcompl2                                          ) ,    //output
  .txcompl3                                    (   txcompl3                                          ) ,    //output
  .txcompl4                                    (   txcompl4                                          ) ,    //output
  .txcompl5                                    (   txcompl5                                          ) ,    //output
  .txcompl6                                    (   txcompl6                                          ) ,    //output
  .txcompl7                                    (   txcompl7                                          ) ,    //output
  .txcompl8                                    (   txcompl8                                          ) ,    //output
  .txcompl9                                    (   txcompl9                                          ) ,    //output
  .txcompl10                                   (   txcompl10                                         ) ,    //output
  .txcompl11                                   (   txcompl11                                         ) ,    //output
  .txcompl12                                   (   txcompl12                                         ) ,    //output
  .txcompl13                                   (   txcompl13                                         ) ,    //output
  .txcompl14                                   (   txcompl14                                         ) ,    //output
  .txcompl15                                   (   txcompl15                                         ) ,    //output

  .txelecidle0                                 (   txelecidle0                                       ) ,    //output
  .txelecidle1                                 (   txelecidle1                                       ) ,    //output
  .txelecidle2                                 (   txelecidle2                                       ) ,    //output
  .txelecidle3                                 (   txelecidle3                                       ) ,    //output
  .txelecidle4                                 (   txelecidle4                                       ) ,    //output
  .txelecidle5                                 (   txelecidle5                                       ) ,    //output
  .txelecidle6                                 (   txelecidle6                                       ) ,    //output
  .txelecidle7                                 (   txelecidle7                                       ) ,    //output
  .txelecidle8                                 (   txelecidle8                                       ) ,    //output
  .txelecidle9                                 (   txelecidle9                                       ) ,    //output
  .txelecidle10                                (   txelecidle10                                      ) ,    //output
  .txelecidle11                                (   txelecidle11                                      ) ,    //output
  .txelecidle12                                (   txelecidle12                                      ) ,    //output
  .txelecidle13                                (   txelecidle13                                      ) ,    //output
  .txelecidle14                                (   txelecidle14                                      ) ,    //output
  .txelecidle15                                (   txelecidle15                                      ) ,    //output

  .txdetectrx0                                 (   txdetectrx0                                       ) ,    //output
  .txdetectrx1                                 (   txdetectrx1                                       ) ,    //output
  .txdetectrx2                                 (   txdetectrx2                                       ) ,    //output
  .txdetectrx3                                 (   txdetectrx3                                       ) ,    //output
  .txdetectrx4                                 (   txdetectrx4                                       ) ,    //output
  .txdetectrx5                                 (   txdetectrx5                                       ) ,    //output
  .txdetectrx6                                 (   txdetectrx6                                       ) ,    //output
  .txdetectrx7                                 (   txdetectrx7                                       ) ,    //output
  .txdetectrx8                                 (   txdetectrx8                                       ) ,    //output
  .txdetectrx9                                 (   txdetectrx9                                       ) ,    //output
  .txdetectrx10                                (   txdetectrx10                                      ) ,    //output
  .txdetectrx11                                (   txdetectrx11                                      ) ,    //output
  .txdetectrx12                                (   txdetectrx12                                      ) ,    //output
  .txdetectrx13                                (   txdetectrx13                                      ) ,    //output
  .txdetectrx14                                (   txdetectrx14                                      ) ,    //output
  .txdetectrx15                                (   txdetectrx15                                      ) ,    //output

  .powerdown0                                  (   powerdown0                                        ) ,    //output
  .powerdown1                                  (   powerdown1                                        ) ,    //output
  .powerdown2                                  (   powerdown2                                        ) ,    //output
  .powerdown3                                  (   powerdown3                                        ) ,    //output
  .powerdown4                                  (   powerdown4                                        ) ,    //output
  .powerdown5                                  (   powerdown5                                        ) ,    //output
  .powerdown6                                  (   powerdown6                                        ) ,    //output
  .powerdown7                                  (   powerdown7                                        ) ,    //output
  .powerdown8                                  (   powerdown8                                        ) ,    //output
  .powerdown9                                  (   powerdown9                                        ) ,    //output
  .powerdown10                                 (   powerdown10                                       ) ,    //output
  .powerdown11                                 (   powerdown11                                       ) ,    //output
  .powerdown12                                 (   powerdown12                                       ) ,    //output
  .powerdown13                                 (   powerdown13                                       ) ,    //output
  .powerdown14                                 (   powerdown14                                       ) ,    //output
  .powerdown15                                 (   powerdown15                                       ) ,    //output

  .txmargin0                                   (   txmargin0                                         ) ,    //output
  .txmargin1                                   (   txmargin1                                         ) ,    //output
  .txmargin2                                   (   txmargin2                                         ) ,    //output
  .txmargin3                                   (   txmargin3                                         ) ,    //output
  .txmargin4                                   (   txmargin4                                         ) ,    //output
  .txmargin5                                   (   txmargin5                                         ) ,    //output
  .txmargin6                                   (   txmargin6                                         ) ,    //output
  .txmargin7                                   (   txmargin7                                         ) ,    //output
  .txmargin8                                   (   txmargin8                                         ) ,    //output
  .txmargin9                                   (   txmargin9                                         ) ,    //output
  .txmargin10                                  (   txmargin10                                        ) ,    //output
  .txmargin11                                  (   txmargin11                                        ) ,    //output
  .txmargin12                                  (   txmargin12                                        ) ,    //output
  .txmargin13                                  (   txmargin13                                        ) ,    //output
  .txmargin14                                  (   txmargin14                                        ) ,    //output
  .txmargin15                                  (   txmargin15                                        ) ,    //output

  .txdeemph0                                   (   txdeemph0                                         ) ,    //output
  .txdeemph1                                   (   txdeemph1                                         ) ,    //output
  .txdeemph2                                   (   txdeemph2                                         ) ,    //output
  .txdeemph3                                   (   txdeemph3                                         ) ,    //output
  .txdeemph4                                   (   txdeemph4                                         ) ,    //output
  .txdeemph5                                   (   txdeemph5                                         ) ,    //output
  .txdeemph6                                   (   txdeemph6                                         ) ,    //output
  .txdeemph7                                   (   txdeemph7                                         ) ,    //output
  .txdeemph8                                   (   txdeemph8                                         ) ,    //output
  .txdeemph9                                   (   txdeemph9                                         ) ,    //output
  .txdeemph10                                  (   txdeemph10                                        ) ,    //output
  .txdeemph11                                  (   txdeemph11                                        ) ,    //output
  .txdeemph12                                  (   txdeemph12                                        ) ,    //output
  .txdeemph13                                  (   txdeemph13                                        ) ,    //output
  .txdeemph14                                  (   txdeemph14                                        ) ,    //output
  .txdeemph15                                  (   txdeemph15                                        ) ,    //output

  .txswing0                                    (   txswing0                                          ) ,    //output
  .txswing1                                    (   txswing1                                          ) ,    //output
  .txswing2                                    (   txswing2                                          ) ,    //output
  .txswing3                                    (   txswing3                                          ) ,    //output
  .txswing4                                    (   txswing4                                          ) ,    //output
  .txswing5                                    (   txswing5                                          ) ,    //output
  .txswing6                                    (   txswing6                                          ) ,    //output
  .txswing7                                    (   txswing7                                          ) ,    //output
  .txswing8                                    (   txswing8                                          ) ,    //output
  .txswing9                                    (   txswing9                                          ) ,    //output
  .txswing10                                   (   txswing10                                         ) ,    //output
  .txswing11                                   (   txswing11                                         ) ,    //output
  .txswing12                                   (   txswing12                                         ) ,    //output
  .txswing13                                   (   txswing13                                         ) ,    //output
  .txswing14                                   (   txswing14                                         ) ,    //output
  .txswing15                                   (   txswing15                                         ) ,    //output

  .txsynchd0                                   (   txsynchd0                                         ) ,    //output
  .txsynchd1                                   (   txsynchd1                                         ) ,    //output
  .txsynchd2                                   (   txsynchd2                                         ) ,    //output
  .txsynchd3                                   (   txsynchd3                                         ) ,    //output
  .txsynchd4                                   (   txsynchd4                                         ) ,    //output
  .txsynchd5                                   (   txsynchd5                                         ) ,    //output
  .txsynchd6                                   (   txsynchd6                                         ) ,    //output
  .txsynchd7                                   (   txsynchd7                                         ) ,    //output
  .txsynchd8                                   (   txsynchd8                                         ) ,    //output
  .txsynchd9                                   (   txsynchd9                                         ) ,    //output
  .txsynchd10                                  (   txsynchd10                                        ) ,    //output
  .txsynchd11                                  (   txsynchd11                                        ) ,    //output
  .txsynchd12                                  (   txsynchd12                                        ) ,    //output
  .txsynchd13                                  (   txsynchd13                                        ) ,    //output
  .txsynchd14                                  (   txsynchd14                                        ) ,    //output
  .txsynchd15                                  (   txsynchd15                                        ) ,    //output

  .txblkst0                                    (   txblkst0                                          ) ,    //output
  .txblkst1                                    (   txblkst1                                          ) ,    //output
  .txblkst2                                    (   txblkst2                                          ) ,    //output
  .txblkst3                                    (   txblkst3                                          ) ,    //output
  .txblkst4                                    (   txblkst4                                          ) ,    //output
  .txblkst5                                    (   txblkst5                                          ) ,    //output
  .txblkst6                                    (   txblkst6                                          ) ,    //output
  .txblkst7                                    (   txblkst7                                          ) ,    //output
  .txblkst8                                    (   txblkst8                                          ) ,    //output
  .txblkst9                                    (   txblkst9                                          ) ,    //output
  .txblkst10                                   (   txblkst10                                         ) ,    //output
  .txblkst11                                   (   txblkst11                                         ) ,    //output
  .txblkst12                                   (   txblkst12                                         ) ,    //output
  .txblkst13                                   (   txblkst13                                         ) ,    //output
  .txblkst14                                   (   txblkst14                                         ) ,    //output
  .txblkst15                                   (   txblkst15                                         ) ,    //output

  .txdatavalid0                                (   txdataskip0                                       ) ,    //output
  .txdatavalid1                                (   txdataskip1                                       ) ,    //output
  .txdatavalid2                                (   txdataskip2                                       ) ,    //output
  .txdatavalid3                                (   txdataskip3                                       ) ,    //output
  .txdatavalid4                                (   txdataskip4                                       ) ,    //output
  .txdatavalid5                                (   txdataskip5                                       ) ,    //output
  .txdatavalid6                                (   txdataskip6                                       ) ,    //output
  .txdatavalid7                                (   txdataskip7                                       ) ,    //output
  .txdatavalid8                                (   txdataskip8                                       ) ,    //output
  .txdatavalid9                                (   txdataskip9                                       ) ,    //output
  .txdatavalid10                               (   txdataskip10                                      ) ,    //output
  .txdatavalid11                               (   txdataskip11                                      ) ,    //output
  .txdatavalid12                               (   txdataskip12                                      ) ,    //output
  .txdatavalid13                               (   txdataskip13                                      ) ,    //output
  .txdatavalid14                               (   txdataskip14                                      ) ,    //output
  .txdatavalid15                               (   txdataskip15                                      ) ,    //output

  .rate0                                       (   rate0                                             ) ,    //output
  .rate1                                       (   rate1                                             ) ,    //output
  .rate2                                       (   rate2                                             ) ,    //output
  .rate3                                       (   rate3                                             ) ,    //output
  .rate4                                       (   rate4                                             ) ,    //output
  .rate5                                       (   rate5                                             ) ,    //output
  .rate6                                       (   rate6                                             ) ,    //output
  .rate7                                       (   rate7                                             ) ,    //output
  .rate8                                       (   rate8                                             ) ,    //output
  .rate9                                       (   rate9                                             ) ,    //output
  .rate10                                      (   rate10                                            ) ,    //output
  .rate11                                      (   rate11                                            ) ,    //output
  .rate12                                      (   rate12                                            ) ,    //output
  .rate13                                      (   rate13                                            ) ,    //output
  .rate14                                      (   rate14                                            ) ,    //output
  .rate15                                      (   rate15                                            ) ,    //output

  .rxpolarity0                                 (   rxpolarity0                                       ) ,    //output
  .rxpolarity1                                 (   rxpolarity1                                       ) ,    //output
  .rxpolarity2                                 (   rxpolarity2                                       ) ,    //output
  .rxpolarity3                                 (   rxpolarity3                                       ) ,    //output
  .rxpolarity4                                 (   rxpolarity4                                       ) ,    //output
  .rxpolarity5                                 (   rxpolarity5                                       ) ,    //output
  .rxpolarity6                                 (   rxpolarity6                                       ) ,    //output
  .rxpolarity7                                 (   rxpolarity7                                       ) ,    //output
  .rxpolarity8                                 (   rxpolarity8                                       ) ,    //output
  .rxpolarity9                                 (   rxpolarity9                                       ) ,    //output
  .rxpolarity10                                (   rxpolarity10                                      ) ,    //output
  .rxpolarity11                                (   rxpolarity11                                      ) ,    //output
  .rxpolarity12                                (   rxpolarity12                                      ) ,    //output
  .rxpolarity13                                (   rxpolarity13                                      ) ,    //output
  .rxpolarity14                                (   rxpolarity14                                      ) ,    //output
  .rxpolarity15                                (   rxpolarity15                                      ) ,    //output

  .currentrxpreset0                            (   currentrxpreset0                                  ) ,    //output
  .currentrxpreset1                            (   currentrxpreset1                                  ) ,    //output
  .currentrxpreset2                            (   currentrxpreset2                                  ) ,    //output
  .currentrxpreset3                            (   currentrxpreset3                                  ) ,    //output
  .currentrxpreset4                            (   currentrxpreset4                                  ) ,    //output
  .currentrxpreset5                            (   currentrxpreset5                                  ) ,    //output
  .currentrxpreset6                            (   currentrxpreset6                                  ) ,    //output
  .currentrxpreset7                            (   currentrxpreset7                                  ) ,    //output
  .currentrxpreset8                            (   currentrxpreset8                                  ) ,    //output
  .currentrxpreset9                            (   currentrxpreset9                                  ) ,    //output
  .currentrxpreset10                           (   currentrxpreset10                                 ) ,    //output
  .currentrxpreset11                           (   currentrxpreset11                                 ) ,    //output
  .currentrxpreset12                           (   currentrxpreset12                                 ) ,    //output
  .currentrxpreset13                           (   currentrxpreset13                                 ) ,    //output
  .currentrxpreset14                           (   currentrxpreset14                                 ) ,    //output
  .currentrxpreset15                           (   currentrxpreset15                                 ) ,    //output

  .currentcoeff0                               (   currentcoeff0                                     ) ,    //output
  .currentcoeff1                               (   currentcoeff1                                     ) ,    //output
  .currentcoeff2                               (   currentcoeff2                                     ) ,    //output
  .currentcoeff3                               (   currentcoeff3                                     ) ,    //output
  .currentcoeff4                               (   currentcoeff4                                     ) ,    //output
  .currentcoeff5                               (   currentcoeff5                                     ) ,    //output
  .currentcoeff6                               (   currentcoeff6                                     ) ,    //output
  .currentcoeff7                               (   currentcoeff7                                     ) ,    //output
  .currentcoeff8                               (   currentcoeff8                                     ) ,    //output
  .currentcoeff9                               (   currentcoeff9                                     ) ,    //output
  .currentcoeff10                              (   currentcoeff10                                    ) ,    //output
  .currentcoeff11                              (   currentcoeff11                                    ) ,    //output
  .currentcoeff12                              (   currentcoeff12                                    ) ,    //output
  .currentcoeff13                              (   currentcoeff13                                    ) ,    //output
  .currentcoeff14                              (   currentcoeff14                                    ) ,    //output
  .currentcoeff15                              (   currentcoeff15                                    ) ,    //output

  .rxeqeval0                                   (   rxeqeval0                                         ) ,    //output
  .rxeqeval1                                   (   rxeqeval1                                         ) ,    //output
  .rxeqeval2                                   (   rxeqeval2                                         ) ,    //output
  .rxeqeval3                                   (   rxeqeval3                                         ) ,    //output
  .rxeqeval4                                   (   rxeqeval4                                         ) ,    //output
  .rxeqeval5                                   (   rxeqeval5                                         ) ,    //output
  .rxeqeval6                                   (   rxeqeval6                                         ) ,    //output
  .rxeqeval7                                   (   rxeqeval7                                         ) ,    //output
  .rxeqeval8                                   (   rxeqeval8                                         ) ,    //output
  .rxeqeval9                                   (   rxeqeval9                                         ) ,    //output
  .rxeqeval10                                  (   rxeqeval10                                        ) ,    //output
  .rxeqeval11                                  (   rxeqeval11                                        ) ,    //output
  .rxeqeval12                                  (   rxeqeval12                                        ) ,    //output
  .rxeqeval13                                  (   rxeqeval13                                        ) ,    //output
  .rxeqeval14                                  (   rxeqeval14                                        ) ,    //output
  .rxeqeval15                                  (   rxeqeval15                                        ) ,    //output

  .rxeqinprogress0                             (   rxeqinprogress0                                   ) ,    //output
  .rxeqinprogress1                             (   rxeqinprogress1                                   ) ,    //output
  .rxeqinprogress2                             (   rxeqinprogress2                                   ) ,    //output
  .rxeqinprogress3                             (   rxeqinprogress3                                   ) ,    //output
  .rxeqinprogress4                             (   rxeqinprogress4                                   ) ,    //output
  .rxeqinprogress5                             (   rxeqinprogress5                                   ) ,    //output
  .rxeqinprogress6                             (   rxeqinprogress6                                   ) ,    //output
  .rxeqinprogress7                             (   rxeqinprogress7                                   ) ,    //output
  .rxeqinprogress8                             (   rxeqinprogress8                                   ) ,    //output
  .rxeqinprogress9                             (   rxeqinprogress9                                   ) ,    //output
  .rxeqinprogress10                            (   rxeqinprogress10                                  ) ,    //output
  .rxeqinprogress11                            (   rxeqinprogress11                                  ) ,    //output
  .rxeqinprogress12                            (   rxeqinprogress12                                  ) ,    //output
  .rxeqinprogress13                            (   rxeqinprogress13                                  ) ,    //output
  .rxeqinprogress14                            (   rxeqinprogress14                                  ) ,    //output
  .rxeqinprogress15                            (   rxeqinprogress15                                  ) ,    //output

  .invalidreq0                                 (   invalidreq0                                       ) ,    //output
  .invalidreq1                                 (   invalidreq1                                       ) ,    //output
  .invalidreq2                                 (   invalidreq2                                       ) ,    //output
  .invalidreq3                                 (   invalidreq3                                       ) ,    //output
  .invalidreq4                                 (   invalidreq4                                       ) ,    //output
  .invalidreq5                                 (   invalidreq5                                       ) ,    //output
  .invalidreq6                                 (   invalidreq6                                       ) ,    //output
  .invalidreq7                                 (   invalidreq7                                       ) ,    //output
  .invalidreq8                                 (   invalidreq8                                       ) ,    //output
  .invalidreq9                                 (   invalidreq9                                       ) ,    //output
  .invalidreq10                                (   invalidreq10                                      ) ,    //output
  .invalidreq11                                (   invalidreq11                                      ) ,    //output
  .invalidreq12                                (   invalidreq12                                      ) ,    //output
  .invalidreq13                                (   invalidreq13                                      ) ,    //output
  .invalidreq14                                (   invalidreq14                                      ) ,    //output
  .invalidreq15                                (   invalidreq15                                      ) ,    //output

  .rxdata0                                     (   rxdata0                                           ) ,    //input
  .rxdata1                                     (   rxdata1                                           ) ,    //input
  .rxdata2                                     (   rxdata2                                           ) ,    //input
  .rxdata3                                     (   rxdata3                                           ) ,    //input
  .rxdata4                                     (   rxdata4                                           ) ,    //input
  .rxdata5                                     (   rxdata5                                           ) ,    //input
  .rxdata6                                     (   rxdata6                                           ) ,    //input
  .rxdata7                                     (   rxdata7                                           ) ,    //input
  .rxdata8                                     (   rxdata8                                           ) ,    //input
  .rxdata9                                     (   rxdata9                                           ) ,    //input
  .rxdata10                                    (   rxdata10                                          ) ,    //input
  .rxdata11                                    (   rxdata11                                          ) ,    //input
  .rxdata12                                    (   rxdata12                                          ) ,    //input
  .rxdata13                                    (   rxdata13                                          ) ,    //input
  .rxdata14                                    (   rxdata14                                          ) ,    //input
  .rxdata15                                    (   rxdata15                                          ) ,    //input

  .rxdatak0                                    (   rxdatak0                                          ) ,    //input
  .rxdatak1                                    (   rxdatak1                                          ) ,    //input
  .rxdatak2                                    (   rxdatak2                                          ) ,    //input
  .rxdatak3                                    (   rxdatak3                                          ) ,    //input
  .rxdatak4                                    (   rxdatak4                                          ) ,    //input
  .rxdatak5                                    (   rxdatak5                                          ) ,    //input
  .rxdatak6                                    (   rxdatak6                                          ) ,    //input
  .rxdatak7                                    (   rxdatak7                                          ) ,    //input
  .rxdatak8                                    (   rxdatak8                                          ) ,    //input
  .rxdatak9                                    (   rxdatak9                                          ) ,    //input
  .rxdatak10                                   (   rxdatak10                                         ) ,    //input
  .rxdatak11                                   (   rxdatak11                                         ) ,    //input
  .rxdatak12                                   (   rxdatak12                                         ) ,    //input
  .rxdatak13                                   (   rxdatak13                                         ) ,    //input
  .rxdatak14                                   (   rxdatak14                                         ) ,    //input
  .rxdatak15                                   (   rxdatak15                                         ) ,    //input

  .phystatus0                                  (   phystatus0                                        ) ,    //input
  .phystatus1                                  (   phystatus1                                        ) ,    //input
  .phystatus2                                  (   phystatus2                                        ) ,    //input
  .phystatus3                                  (   phystatus3                                        ) ,    //input
  .phystatus4                                  (   phystatus4                                        ) ,    //input
  .phystatus5                                  (   phystatus5                                        ) ,    //input
  .phystatus6                                  (   phystatus6                                        ) ,    //input
  .phystatus7                                  (   phystatus7                                        ) ,    //input
  .phystatus8                                  (   phystatus8                                        ) ,    //input
  .phystatus9                                  (   phystatus9                                        ) ,    //input
  .phystatus10                                 (   phystatus10                                       ) ,    //input
  .phystatus11                                 (   phystatus11                                       ) ,    //input
  .phystatus12                                 (   phystatus12                                       ) ,    //input
  .phystatus13                                 (   phystatus13                                       ) ,    //input
  .phystatus14                                 (   phystatus14                                       ) ,    //input
  .phystatus15                                 (   phystatus15                                       ) ,    //input

  .rxvalid0                                    (   rxvalid0                                          ) ,    //input
  .rxvalid1                                    (   rxvalid1                                          ) ,    //input
  .rxvalid2                                    (   rxvalid2                                          ) ,    //input
  .rxvalid3                                    (   rxvalid3                                          ) ,    //input
  .rxvalid4                                    (   rxvalid4                                          ) ,    //input
  .rxvalid5                                    (   rxvalid5                                          ) ,    //input
  .rxvalid6                                    (   rxvalid6                                          ) ,    //input
  .rxvalid7                                    (   rxvalid7                                          ) ,    //input
  .rxvalid8                                    (   rxvalid8                                          ) ,    //input
  .rxvalid9                                    (   rxvalid9                                          ) ,    //input
  .rxvalid10                                   (   rxvalid10                                         ) ,    //input
  .rxvalid11                                   (   rxvalid11                                         ) ,    //input
  .rxvalid12                                   (   rxvalid12                                         ) ,    //input
  .rxvalid13                                   (   rxvalid13                                         ) ,    //input
  .rxvalid14                                   (   rxvalid14                                         ) ,    //input
  .rxvalid15                                   (   rxvalid15                                         ) ,    //input

  .rxstatus0                                   (   rxstatus0                                         ) ,    //input
  .rxstatus1                                   (   rxstatus1                                         ) ,    //input
  .rxstatus2                                   (   rxstatus2                                         ) ,    //input
  .rxstatus3                                   (   rxstatus3                                         ) ,    //input
  .rxstatus4                                   (   rxstatus4                                         ) ,    //input
  .rxstatus5                                   (   rxstatus5                                         ) ,    //input
  .rxstatus6                                   (   rxstatus6                                         ) ,    //input
  .rxstatus7                                   (   rxstatus7                                         ) ,    //input
  .rxstatus8                                   (   rxstatus8                                         ) ,    //input
  .rxstatus9                                   (   rxstatus9                                         ) ,    //input
  .rxstatus10                                  (   rxstatus10                                        ) ,    //input
  .rxstatus11                                  (   rxstatus11                                        ) ,    //input
  .rxstatus12                                  (   rxstatus12                                        ) ,    //input
  .rxstatus13                                  (   rxstatus13                                        ) ,    //input
  .rxstatus14                                  (   rxstatus14                                        ) ,    //input
  .rxstatus15                                  (   rxstatus15                                        ) ,    //input

  .rxelecidle0                                 (   rxelecidle0                                       ) ,    //input
  .rxelecidle1                                 (   rxelecidle1                                       ) ,    //input
  .rxelecidle2                                 (   rxelecidle2                                       ) ,    //input
  .rxelecidle3                                 (   rxelecidle3                                       ) ,    //input
  .rxelecidle4                                 (   rxelecidle4                                       ) ,    //input
  .rxelecidle5                                 (   rxelecidle5                                       ) ,    //input
  .rxelecidle6                                 (   rxelecidle6                                       ) ,    //input
  .rxelecidle7                                 (   rxelecidle7                                       ) ,    //input
  .rxelecidle8                                 (   rxelecidle8                                       ) ,    //input
  .rxelecidle9                                 (   rxelecidle9                                       ) ,    //input
  .rxelecidle10                                (   rxelecidle10                                      ) ,    //input
  .rxelecidle11                                (   rxelecidle11                                      ) ,    //input
  .rxelecidle12                                (   rxelecidle12                                      ) ,    //input
  .rxelecidle13                                (   rxelecidle13                                      ) ,    //input
  .rxelecidle14                                (   rxelecidle14                                      ) ,    //input
  .rxelecidle15                                (   rxelecidle15                                      ) ,    //input

  .rxsynchd0                                   (   rxsynchd0                                         ) ,    //input
  .rxsynchd1                                   (   rxsynchd1                                         ) ,    //input
  .rxsynchd2                                   (   rxsynchd2                                         ) ,    //input
  .rxsynchd3                                   (   rxsynchd3                                         ) ,    //input
  .rxsynchd4                                   (   rxsynchd4                                         ) ,    //input
  .rxsynchd5                                   (   rxsynchd5                                         ) ,    //input
  .rxsynchd6                                   (   rxsynchd6                                         ) ,    //input
  .rxsynchd7                                   (   rxsynchd7                                         ) ,    //input
  .rxsynchd8                                   (   rxsynchd8                                         ) ,    //input
  .rxsynchd9                                   (   rxsynchd9                                         ) ,    //input
  .rxsynchd10                                  (   rxsynchd10                                        ) ,    //input
  .rxsynchd11                                  (   rxsynchd11                                        ) ,    //input
  .rxsynchd12                                  (   rxsynchd12                                        ) ,    //input
  .rxsynchd13                                  (   rxsynchd13                                        ) ,    //input
  .rxsynchd14                                  (   rxsynchd14                                        ) ,    //input
  .rxsynchd15                                  (   rxsynchd15                                        ) ,    //input

  .rxblkst0                                    (   rxblkst0                                          ) ,    //input
  .rxblkst1                                    (   rxblkst1                                          ) ,    //input
  .rxblkst2                                    (   rxblkst2                                          ) ,    //input
  .rxblkst3                                    (   rxblkst3                                          ) ,    //input
  .rxblkst4                                    (   rxblkst4                                          ) ,    //input
  .rxblkst5                                    (   rxblkst5                                          ) ,    //input
  .rxblkst6                                    (   rxblkst6                                          ) ,    //input
  .rxblkst7                                    (   rxblkst7                                          ) ,    //input
  .rxblkst8                                    (   rxblkst8                                          ) ,    //input
  .rxblkst9                                    (   rxblkst9                                          ) ,    //input
  .rxblkst10                                   (   rxblkst10                                         ) ,    //input
  .rxblkst11                                   (   rxblkst11                                         ) ,    //input
  .rxblkst12                                   (   rxblkst12                                         ) ,    //input
  .rxblkst13                                   (   rxblkst13                                         ) ,    //input
  .rxblkst14                                   (   rxblkst14                                         ) ,    //input
  .rxblkst15                                   (   rxblkst15                                         ) ,    //input

  .rxdatavalid0                                (   rxdataskip0                                       ) ,    //input
  .rxdatavalid1                                (   rxdataskip1                                       ) ,    //input
  .rxdatavalid2                                (   rxdataskip2                                       ) ,    //input
  .rxdatavalid3                                (   rxdataskip3                                       ) ,    //input
  .rxdatavalid4                                (   rxdataskip4                                       ) ,    //input
  .rxdatavalid5                                (   rxdataskip5                                       ) ,    //input
  .rxdatavalid6                                (   rxdataskip6                                       ) ,    //input
  .rxdatavalid7                                (   rxdataskip7                                       ) ,    //input
  .rxdatavalid8                                (   rxdataskip8                                       ) ,    //input
  .rxdatavalid9                                (   rxdataskip9                                       ) ,    //input
  .rxdatavalid10                               (   rxdataskip10                                      ) ,    //input
  .rxdatavalid11                               (   rxdataskip11                                      ) ,    //input
  .rxdatavalid12                               (   rxdataskip12                                      ) ,    //input
  .rxdatavalid13                               (   rxdataskip13                                      ) ,    //input
  .rxdatavalid14                               (   rxdataskip14                                      ) ,    //input
  .rxdatavalid15                               (   rxdataskip15                                      ) ,    //input

  .dirfeedback0                                (   dirfeedback0                                      ) ,    //input
  .dirfeedback1                                (   dirfeedback1                                      ) ,    //input
  .dirfeedback2                                (   dirfeedback2                                      ) ,    //input
  .dirfeedback3                                (   dirfeedback3                                      ) ,    //input
  .dirfeedback4                                (   dirfeedback4                                      ) ,    //input
  .dirfeedback5                                (   dirfeedback5                                      ) ,    //input
  .dirfeedback6                                (   dirfeedback6                                      ) ,    //input
  .dirfeedback7                                (   dirfeedback7                                      ) ,    //input
  .dirfeedback8                                (   dirfeedback8                                      ) ,    //input
  .dirfeedback9                                (   dirfeedback9                                      ) ,    //input
  .dirfeedback10                               (   dirfeedback10                                     ) ,    //input
  .dirfeedback11                               (   dirfeedback11                                     ) ,    //input
  .dirfeedback12                               (   dirfeedback12                                     ) ,    //input
  .dirfeedback13                               (   dirfeedback13                                     ) ,    //input
  .dirfeedback14                               (   dirfeedback14                                     ) ,    //input
  .dirfeedback15                               (   dirfeedback15                                     ) ,    //input

  .tx_out0                                     (   tx_out0                                           ) ,    //output
  .tx_out1                                     (   tx_out1                                           ) ,    //output
  .tx_out2                                     (   tx_out2                                           ) ,    //output
  .tx_out3                                     (   tx_out3                                           ) ,    //output
  .tx_out4                                     (   tx_out4                                           ) ,    //output
  .tx_out5                                     (   tx_out5                                           ) ,    //output
  .tx_out6                                     (   tx_out6                                           ) ,    //output
  .tx_out7                                     (   tx_out7                                           ) ,    //output
  .tx_out8                                     (   tx_out8                                           ) ,    //output
  .tx_out9                                     (   tx_out9                                           ) ,    //output
  .tx_out10                                    (   tx_out10                                          ) ,    //output
  .tx_out11                                    (   tx_out11                                          ) ,    //output
  .tx_out12                                    (   tx_out12                                          ) ,    //output
  .tx_out13                                    (   tx_out13                                          ) ,    //output
  .tx_out14                                    (   tx_out14                                          ) ,    //output
  .tx_out15                                    (   tx_out15                                          ) ,    //output

  .rx_in0                                      (   rx_in0                                            ) ,    //input
  .rx_in1                                      (   rx_in1                                            ) ,    //input
  .rx_in2                                      (   rx_in2                                            ) ,    //input
  .rx_in3                                      (   rx_in3                                            ) ,    //input
  .rx_in4                                      (   rx_in4                                            ) ,    //input
  .rx_in5                                      (   rx_in5                                            ) ,    //input
  .rx_in6                                      (   rx_in6                                            ) ,    //input
  .rx_in7                                      (   rx_in7                                            ) ,    //input
  .rx_in8                                      (   rx_in8                                            ) ,    //input
  .rx_in9                                      (   rx_in9                                            ) ,    //input
  .rx_in10                                     (   rx_in10                                           ) ,    //input
  .rx_in11                                     (   rx_in11                                           ) ,    //input
  .rx_in12                                     (   rx_in12                                           ) ,    //input
  .rx_in13                                     (   rx_in13                                           ) ,    //input
  .rx_in14                                     (   rx_in14                                           ) ,    //input
  .rx_in15                                     (   rx_in15                                           ) ,    //input

  .test_in                                     (   test_in[66:3]                                     ) ,    //input
  .aux_test_out                                (   aux_test_out                                      ) ,    //output
  .test_out                                    (   test_out                                          ) ,    //output

  .rx_np_buffer_limit                          (   rx_np_buffer_limit_int                            ) ,    //input
  .rx_p_buffer_limit                           (   rx_p_buffer_limit_int                             ) ,    //input
  .rx_cpl_buffer_limit                         (   rx_cpl_buffer_limit_int                           ) ,      //input

   //Reconfig Interface
   .xcvr_reconfig_clk                          (  xcvr_reconfig_clk                                  ) ,    //   input
   .xcvr_reconfig_reset                        (  xcvr_reconfig_reset                                ) ,    //   input
   .xcvr_reconfig_write                        (  xcvr_reconfig_write                                ) ,    //   input
   .xcvr_reconfig_read                         (  xcvr_reconfig_read                                 ) ,    //   input
   .xcvr_reconfig_address                      (  xcvr_reconfig_address                              ) ,    //   input
   .xcvr_reconfig_writedata                    (  xcvr_reconfig_writedata                            ) ,    //   input
   .xcvr_reconfig_readdata                     (  xcvr_reconfig_readdata                             ) ,    //   output
   .xcvr_reconfig_waitrequest                  (  xcvr_reconfig_waitrequest                          ) ,    //   output
   //FPLL Reconfig Interface
   .reconfig_pll0_clk                          (  reconfig_pll0_clk                                  ) ,    //   input
   .reconfig_pll0_reset                        (  reconfig_pll0_reset                                ) ,    //   input
   .reconfig_pll0_write                        (  reconfig_pll0_write                                ) ,    //   input
   .reconfig_pll0_read                         (  reconfig_pll0_read                                 ) ,    //   input
   .reconfig_pll0_address                      (  reconfig_pll0_address                              ) ,    //   input
   .reconfig_pll0_writedata                    (  reconfig_pll0_writedata                            ) ,    //   input
   .reconfig_pll0_readdata                     (  reconfig_pll0_readdata                             ) ,    //   output
   .reconfig_pll0_waitrequest                  (  reconfig_pll0_waitrequest                          ) ,    //   output
   //LC PLL Reconfig Interface
   .reconfig_pll1_clk                          (  reconfig_pll1_clk                                  ) ,    //   input
   .reconfig_pll1_reset                        (  reconfig_pll1_reset                                ) ,    //   input
   .reconfig_pll1_write                        (  reconfig_pll1_write                                ) ,    //   input
   .reconfig_pll1_read                         (  reconfig_pll1_read                                 ) ,    //   input
   .reconfig_pll1_address                      (  reconfig_pll1_address                              ) ,    //   input
   .reconfig_pll1_writedata                    (  reconfig_pll1_writedata                            ) ,    //   input
   .reconfig_pll1_readdata                     (  reconfig_pll1_readdata                             ) ,    //   output
   .reconfig_pll1_waitrequest                  (  reconfig_pll1_waitrequest                          ) ,    //   output

  //PLI AVMM Interface
  .pli_avmm_master_clk                         (  pli_avmm_master_clk                                ) ,    //   input
  .pli_avmm_master_reset                       (  pli_avmm_master_reset                              ) ,    //   input
  .pli_avmm_master_write                       (  pli_avmm_master_write                              ) ,    //   output         
  .pli_avmm_master_read                        (  pli_avmm_master_read                               ) ,    //   output         
  .pli_avmm_master_address                     (  pli_avmm_master_address                            ) ,    //   output   
  .pli_avmm_master_writedata                   (  pli_avmm_master_writedata                          ) ,    //   output   
  .pli_avmm_master_waitrequest                 (  pli_avmm_master_waitrequest                        ) ,    //   input    
  .pli_avmm_master_readdatavalid               (  pli_avmm_master_readdatavalid                      ) ,    //   input    
  .pli_avmm_master_readdata                    (  pli_avmm_master_readdata                           ) ,    //   input    
  
   // FLR ports
   .flr_vf_done                                (  enable_sriov_hwtcl? flr_vf_done_wire : 1'b0           ), // Input from SR-IOV bridge
   .flr_pf_done                                (  flr_pf_done_wire                                      ), // Input from SR-IOV bridge/user application
   .flr_pf_done_app                            (  enable_sriov_hwtcl? flr_pf_done_app_wire  :           // Input from SR-IOV bridge/user application;
                                                              flr_pf_done[total_pf_count_hwtcl-1:0]  ), //   always synchronized to APP clock
   .flr_vf_done_pf_num                         (  enable_sriov_hwtcl? flr_vf_done_pf_num_wire : 2'b0    ), // Input from SR-IOV bridge
   .flr_vf_done_vf_num                         (  enable_sriov_hwtcl? flr_vf_done_vf_num_wire : 11'b0    ), // Input from SR-IOV bridge
   .flr_pf_active                              (  flr_pf_active_wire                                     ), // Output to user application
   .flr_vf_set                                 (  enable_sriov_hwtcl? flr_vf_set_wire: 1'b0             ), // Input from SR-IOV bridge
   .flr_vf_set_pf_num                          (  enable_sriov_hwtcl? flr_vf_set_pf_num_wire: 2'b0      ), // Input from SR-IOV bridge
   .flr_vf_set_vf_num                          (  enable_sriov_hwtcl? flr_vf_set_vf_num_wire: 11'b0      ), // Input from SR-IOV bridge

   // VF Error Interface
   .rcvd_cpl_ca_vf                             (  rcvd_cpl_ca_vf_wire                                ),
   .rcvd_cpl_ur_vf                             (  rcvd_cpl_ur_vf_wire                                ),
   .rcvd_cpl_poisoned_vf                       (  rcvd_cpl_poisoned_vf_wire                          ),
   .rcvd_req_ca_vf                             (  rcvd_req_ca_vf_wire                                ),
   .rcvd_req_ur_vf                             (  rcvd_req_ur_vf_wire                                ),
   .rcvd_wreq_poisoned_vf                      (  rcvd_wreq_poisoned_vf_wire                         ),
   .rcvd_err_vfi                               (  rcvd_err_vfi_wire                                  ),
   .xmt_err_vfi                                (  xmt_err_vfi_wire                                   ),
   .xmt_wreq_poisoned_vf                       (  xmt_wreq_poisoned_vf_wire                          ),
   .xmt_cpl_ca_vf                              (  xmt_cpl_ca_vf_wire                                 ),
   .cpl_timeout_vfi                            (  cpl_timeout_vfi_wire                               ),
   .cpl_timeout_vf                             (  cpl_timeout_vf_wire                                ),

   // VF Transaction pending interface
   .vf_trans_pending_status_vfi                (  vf_trans_pending_status_vfi_wire                   ),
   .vf_trans_pending_status_update             (  vf_trans_pending_status_update_wire                ),
   .vf_trans_pending_status                    (  vf_trans_pending_status_wire                       ),
   .vf_trans_pending_status_update_ack         (  enable_sriov_hwtcl ?
                                                  vf_trans_pending_status_update_ack_wire : 1'b0        ),

   // CFG WR Interface
   .cfg_wr_pf                                  (  cfg_wr_pf_wire                                     ),
   .cfg_wr_addr                                (  cfg_wr_addr_wire                                   ),
   .cfg_wr_data                                (  cfg_wr_data_wire                                   ),
   .cfg_wr_byte_en                             (  cfg_wr_byte_en_wire                                ),
   .cfg_wr_func_num                            (  cfg_wr_func_num_wire                               ),

   //Unused Multifunction Inputs

   .app_msi_pending                            (  ZEROS[31:0]                                        ),
   .app_req_retry_en                           (  ZEROS[0]                                           ),
   .diag_ctrl_bus                              (  (ALTPCIE_S10_HIP_AST_HWTCL_SIM_ONLY==0) ? ZEROS[2:0] : {test_in[0],test_in[1],test_in[2]}  ),
   .pld_hip_reserved_in                        (  ZEROS[31:0]                                        ),
   .pld_ltssm_en                               (  ONES[0]                                            ),
   .pld_gp_status                              (  ZEROS[7:0]                                         ),
   .sys_eml_interlock_engaged                  (  ZEROS[0]                                           ),
   .sys_cmd_cpled_int                          (  ZEROS[0]                                           ),
   .sys_pre_det_chged                          (  ZEROS[0]                                           ),
   .sys_mrl_sensor_chged                       (  ZEROS[0]                                           ),
   .sys_pwr_fault_det                          (  ZEROS[0]                                           ),
   .sys_mrl_sensor_state                       (  ZEROS[0]                                           ),
   .sys_pre_det_state                          (  ZEROS[0]                                           ),
   .sys_atten_button_pressed                   (  ZEROS[0]                                           ),
   .sys_aux_pwr_det                            (  ZEROS[0]                                           ),

   //Unused Multifunction Outputs   .pld_gp_ctrl                                (                                                     ),
   .pld_hip_reserved_out                       (                                                     ),

   // to fixed VHDL warning message
   .sticky_rst_n_pld        (),
   .dl_up                   (),
   .pld_gp_ctrl             (),
   .hip_enter_error_mode    (),

   .pf0_device_number  (pf0_device_number), 
   .pf0_mps  (pf0_mps), 
   .pf0_mrs  (pf0_mrs), 
   .pf0_bus_master_en   (pf0_bus_master_en), 

    //device control info pf1 (pf1),
   .pf1_device_number  (pf1_device_number), 
   .pf1_mps  (pf1_mps), 
   .pf1_mrs  (pf1_mrs), 
   .pf1_bus_master_en   (pf1_bus_master_en), 

    //device control info pf2 (pf2),
   .pf2_device_number  (pf2_device_number), 
   .pf2_mps  (pf2_mps), 
   .pf2_mrs  (pf2_mrs), 
   .pf2_bus_master_en   (pf2_bus_master_en), 

    //device control info pf3 (pf3),
   .pf3_device_number  (pf3_device_number), 
   .pf3_mps  (pf3_mps), 
   .pf3_mrs  (pf3_mrs), 
   .pf3_bus_master_en   (pf3_bus_master_en), 
   
   //msi info
   .pf0_msi_lower_address (pf0_msi_lower_address),
   .pf0_msi_upper_address (pf0_msi_upper_address),
   .pf0_msi_mask (pf0_msi_mask),
   .pf0_msi_data (pf0_msi_data),
   .pf0_msi_enable  (pf0_msi_enable), 
   .pf0_msix_enable (pf0_msix_enable),

   .pf1_msi_lower_address (pf1_msi_lower_address),
   .pf1_msi_upper_address (pf1_msi_upper_address),
   .pf1_msi_mask (pf1_msi_mask),
   .pf1_msi_data (pf1_msi_data),
   .pf1_msi_enable  (pf1_msi_enable), 
   .pf1_msix_enable (pf1_msix_enable),

   .pf2_msi_lower_address (pf2_msi_lower_address),
   .pf2_msi_upper_address (pf2_msi_upper_address),
   .pf2_msi_mask (pf2_msi_mask),
   .pf2_msi_data (pf2_msi_data),
   .pf2_msi_enable  (pf2_msi_enable), 
   .pf2_msix_enable (pf2_msix_enable),

   .pf3_msi_lower_address (pf3_msi_lower_address),
   .pf3_msi_upper_address (pf3_msi_upper_address),
   .pf3_msi_mask (pf3_msi_mask),
   .pf3_msi_data (pf3_msi_data),
   .pf3_msi_enable  (pf3_msi_enable), 
   .pf3_msix_enable (pf3_msix_enable),
   .ninit_done (ninit_done)
   );

endmodule



