# Info: [9566]: Logging session transcript to file /home/gm2kerr/ece327/project/Kirsch-Edge-Detector/precision.log
//  Precision RTL Synthesis 2008a.47 (Production Release) Tue Dec  9 03:06:25 PST 2008
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2008, All Rights Reserved.
//             Portions copyright 1991-2004 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux gm2kerr@ecelinux5.uwaterloo.ca #1 SMP Tue Jun 10 17:49:56 EDT 2014 2.6.18-371.9.1.el5 x86_64
//  
//  Start time Mon Jul 21 01:04:29 2014
# -------------------------------------------------
# Info: [9566]: Logging session transcript to file /home/gm2kerr/ece327/project/Kirsch-Edge-Detector/precision.log
# Info: [9575]: Results directory: /home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/
# Info: [9569]: Moving session transcript to file /home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/precision.log
# Info: [15291]:  Setting up the design to use synthesis library "cycloneii.syn"
# Info: [566]: The global max fanout is currently set to 1000 for Altera - Cyclone II.
# Info:  Setting Part to: "EP2C35F672C"
# Info:  Setting Process to: "7"
# Info: [3021]: Reading file: /opt/Precision_Synthesis_2008a.47/Mgc_home/pkgs/psr/techlibs/cycloneii.syn.
# Info: [618]: Loading library initialization file /opt/Precision_Synthesis_2008a.47/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2008a.22
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2008a.22
# Info: [42502]: Analyzing input file "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/mem.vhd" ...
# Info: [42502]: Analyzing input file "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/kirsch_synth_pkg.vhd" ...
# Info: [42502]: Analyzing input file "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/string_pkg.vhd" ...
# Info: [42502]: Analyzing input file "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/kirsch_unsynth_pkg.vhd" ...
# Info: [42502]: Analyzing input file "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/kirsch_spec.vhd" ...
# Warning: [43512]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/kirsch_spec.vhd", line 169: WAIT statement is not permitted inside a FOR-loop statement
# Info: [641]: Current working directory: /home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2008a.22
# Info: [40000]: Last compiled on Nov 27 2008 12:40:04
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2008a.22
# Info: [40000]: Last compiled on Nov 27 2008 12:46:53
# Info: [44512]: Initializing...
# Error: [46292]: Module work.kirsch(main) cannot be compiled because it contains non-rtl constructs. Please check the log for warnings or errors about non-synthesizable constructs in this module.
# Info: [44536]: No modules were compiled in this run of RTLC, please check the logs for blackboxes or non-rtl constructs in the design.
# Info: [44856]: Total lines of RTL compiled: 215.
# Info: [44513]: Overall running time 1.0 secs.
# Error: [46259]: Design compilation failed, unsupported or non-rtl constructs detected in the following modules :
# Info: [40000]: work.kirsch(main)
# Info: [40000]: Please check the log for details pertaining to unsupported or non-rtl construct(s)
# Error: [658]: Unable to elaborate design work.kirsch in vhdl.
# Error: [573]: near file uw_tmp/uw-gate-synth-precision_rtl.tcl, line 16: 
