Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/ViVado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'debug_addr' [D:/ViVado/CA_Lab/lab4/lab4.srcs/sim_1/imports/sim/core_sim.v:14]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'a' [D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/core/RV32core.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'PCSource' [D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/core/RV32core.v:196]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Addr' [D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/core/RV32core.v:209]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'DatatoReg' [D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/core/RV32core.v:213]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
