Carlos Sampaio , José Monteiro , L. Miguel Silveira, Analysis of the conditions for the worst case switching activity in integrated circuits, Analog Integrated Circuits and Signal Processing, v.70 n.2, p.229-240, February  2012
Zhaohui Fu , Sharad Malik, Solving the minimum-cost satisfiability problem using SAT based branch-and-bound search, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California
Javier Larrosa , Robert Nieuwenhuis , Albert Oliveras , Enric Rodríguez-Carbonell, Branch and Bound for Boolean Optimization and the Generation of Optimality Certificates, Proceedings of the 12th International Conference on Theory and Applications of Satisfiability Testing, June 30-July 03, 2009, Swansea, UK
Javier Larrosa , Robert Nieuwenhuis , Albert Oliveras , Enric Rodríguez-Carbonell, A Framework for Certified Boolean Branch-and-Bound Optimization, Journal of Automated Reasoning, v.46 n.1, p.81-102, January   2011
Mohammed Ashfaq Shukoor , Vishwani D. Agrawal, Diagnostic Test Set Minimization and Full-Response Fault Dictionary, Journal of Electronic Testing: Theory and Applications, v.28 n.2, p.177-187, April     2012
Pedro Marques Morgado , Paulo F. Flores , José C. Monteiro , L. Miguel Silveira, Generating Worst-Case Stimuli for Accurate Power Grid Analysis, Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation: 18th International Workshop, PATMOS 2008, Lisbon, Portugal, September 10-12, 2008. Revised Selected Papers, Springer-Verlag, Berlin, Heidelberg, 2009
Matthias Sauer , Sven Reimer , Tobias Schubert , Ilia Polian , Bernd Becker, Efficient SAT-based dynamic compaction and relaxation for longest sensitizable paths, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
