// Generated by CIRCT unknown git version
module alu_select(	// file.cleaned.mlir:2:3
  input  ctl_alu_oe,	// file.cleaned.mlir:2:28
         ctl_alu_shift_oe,	// file.cleaned.mlir:2:49
         ctl_alu_op2_oe,	// file.cleaned.mlir:2:76
         ctl_alu_res_oe,	// file.cleaned.mlir:2:101
         ctl_alu_op1_oe,	// file.cleaned.mlir:2:126
         ctl_alu_bs_oe,	// file.cleaned.mlir:2:151
         ctl_alu_op1_sel_bus,	// file.cleaned.mlir:2:175
         ctl_alu_op1_sel_low,	// file.cleaned.mlir:2:205
         ctl_alu_op1_sel_zero,	// file.cleaned.mlir:2:235
         ctl_alu_op2_sel_zero,	// file.cleaned.mlir:2:266
         ctl_alu_op2_sel_bus,	// file.cleaned.mlir:2:297
         ctl_alu_op2_sel_lq,	// file.cleaned.mlir:2:327
         ctl_alu_sel_op2_neg,	// file.cleaned.mlir:2:356
         ctl_alu_sel_op2_high,	// file.cleaned.mlir:2:386
         ctl_alu_core_R,	// file.cleaned.mlir:2:417
         ctl_alu_core_V,	// file.cleaned.mlir:2:442
         ctl_alu_core_S,	// file.cleaned.mlir:2:467
  output alu_oe,	// file.cleaned.mlir:2:493
         alu_shift_oe,	// file.cleaned.mlir:2:510
         alu_op2_oe,	// file.cleaned.mlir:2:533
         alu_res_oe,	// file.cleaned.mlir:2:554
         alu_op1_oe,	// file.cleaned.mlir:2:575
         alu_bs_oe,	// file.cleaned.mlir:2:596
         alu_op1_sel_bus,	// file.cleaned.mlir:2:616
         alu_op1_sel_low,	// file.cleaned.mlir:2:642
         alu_op1_sel_zero,	// file.cleaned.mlir:2:668
         alu_op2_sel_zero,	// file.cleaned.mlir:2:695
         alu_op2_sel_bus,	// file.cleaned.mlir:2:722
         alu_op2_sel_lq,	// file.cleaned.mlir:2:748
         alu_sel_op2_neg,	// file.cleaned.mlir:2:773
         alu_sel_op2_high,	// file.cleaned.mlir:2:799
         alu_core_R,	// file.cleaned.mlir:2:826
         alu_core_V,	// file.cleaned.mlir:2:847
         alu_core_S	// file.cleaned.mlir:2:868
);

  assign alu_oe = ctl_alu_oe;	// file.cleaned.mlir:3:5
  assign alu_shift_oe = ctl_alu_shift_oe;	// file.cleaned.mlir:3:5
  assign alu_op2_oe = ctl_alu_op2_oe;	// file.cleaned.mlir:3:5
  assign alu_res_oe = ctl_alu_res_oe;	// file.cleaned.mlir:3:5
  assign alu_op1_oe = ctl_alu_op1_oe;	// file.cleaned.mlir:3:5
  assign alu_bs_oe = ctl_alu_bs_oe;	// file.cleaned.mlir:3:5
  assign alu_op1_sel_bus = ctl_alu_op1_sel_bus;	// file.cleaned.mlir:3:5
  assign alu_op1_sel_low = ctl_alu_op1_sel_low;	// file.cleaned.mlir:3:5
  assign alu_op1_sel_zero = ctl_alu_op1_sel_zero;	// file.cleaned.mlir:3:5
  assign alu_op2_sel_zero = ctl_alu_op2_sel_zero;	// file.cleaned.mlir:3:5
  assign alu_op2_sel_bus = ctl_alu_op2_sel_bus;	// file.cleaned.mlir:3:5
  assign alu_op2_sel_lq = ctl_alu_op2_sel_lq;	// file.cleaned.mlir:3:5
  assign alu_sel_op2_neg = ctl_alu_sel_op2_neg;	// file.cleaned.mlir:3:5
  assign alu_sel_op2_high = ctl_alu_sel_op2_high;	// file.cleaned.mlir:3:5
  assign alu_core_R = ctl_alu_core_R;	// file.cleaned.mlir:3:5
  assign alu_core_V = ctl_alu_core_V;	// file.cleaned.mlir:3:5
  assign alu_core_S = ctl_alu_core_S;	// file.cleaned.mlir:3:5
endmodule

