

================================================================
== Vivado HLS Report for 'encrypt_dut'
================================================================
* Date:           Mon Nov 18 20:33:13 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        encrypt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.498 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3804|     4484| 38.040 us | 44.840 us |  3804|  4484|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+-------------+---------+---------+-----------+-----------+------+------+---------+
        |                       |             |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |        Instance       |    Module   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------+-------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_aes_encrypt_fu_18  |aes_encrypt  |     3803|     4483| 38.030 us | 44.830 us |  3803|  4483|   none  |
        +-----------------------+-------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        6|      -|    1470|   4375|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     15|    -|
|Register         |        -|      -|       3|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        6|      0|    1473|   4390|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      0|       1|      8|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------+---------+-------+------+------+-----+
    |        Instance       |    Module   | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------+-------------+---------+-------+------+------+-----+
    |grp_aes_encrypt_fu_18  |aes_encrypt  |        6|      0|  1470|  4375|    0|
    +-----------------------+-------------+---------+-------+------+------+-----+
    |Total                  |             |        6|      0|  1470|  4375|    0|
    +-----------------------+-------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                           |  2|   0|    2|          0|
    |grp_aes_encrypt_fu_18_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  3|   0|    3|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  encrypt_dut | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  encrypt_dut | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  encrypt_dut | return value |
|ap_done            | out |    1| ap_ctrl_hs |  encrypt_dut | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  encrypt_dut | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  encrypt_dut | return value |
|input_r_address0   | out |    4|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |    8|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    4|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |    8|  ap_memory |   output_r   |     array    |
|key_address0       | out |    4|  ap_memory |      key     |     array    |
|key_ce0            | out |    1|  ap_memory |      key     |     array    |
|key_q0             |  in |    8|  ap_memory |      key     |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

