#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_00000267d2d56c20 .scope module, "data_cache_memory_tb" "data_cache_memory_tb" 2 5;
 .timescale -9 -10;
v00000267d2dddf10_0 .net "MAIN_MEM_ADDRESS", 27 0, v00000267d2ddb280_0;  1 drivers
v00000267d2ddc4d0_0 .net "MAIN_MEM_BUSY_WAIT", 0 0, v00000267d2ddaba0_0;  1 drivers
v00000267d2ddc070_0 .net "MAIN_MEM_READ", 0 0, v00000267d2dda060_0;  1 drivers
v00000267d2ddc570_0 .net "MAIN_MEM_READ_DATA", 127 0, v00000267d2ddaf60_0;  1 drivers
v00000267d2ddd290_0 .net "MAIN_MEM_WRITE", 0 0, v00000267d2ddb3c0_0;  1 drivers
v00000267d2ddd5b0_0 .net "MAIN_MEM_WRITE_DATA", 127 0, v00000267d2ddb460_0;  1 drivers
v00000267d2ddca70_0 .var "address", 31 0;
v00000267d2ddc6b0_0 .net "busywait", 0 0, v00000267d2ddd650_0;  1 drivers
v00000267d2ddc750_0 .var "clock", 0 0;
v00000267d2ddc7f0_0 .var "read", 3 0;
v00000267d2ddc890_0 .net "readdata", 31 0, v00000267d2ddd150_0;  1 drivers
v00000267d2ddc930_0 .var "reset", 0 0;
v00000267d2ddcc50_0 .var "write", 2 0;
v00000267d2ddccf0_0 .var "writedata", 31 0;
S_00000267d2d34bd0 .scope module, "main_memory" "data_memory" 2 46, 3 14 0, S_00000267d2d56c20;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 28 "address";
    .port_info 5 /INPUT 128 "writedata";
    .port_info 6 /OUTPUT 128 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
v00000267d2d00ab0_0 .var *"_ivl_10", 7 0; Local signal
v00000267d2d00b50_0 .var *"_ivl_11", 7 0; Local signal
v00000267d2d00bf0_0 .var *"_ivl_12", 7 0; Local signal
v00000267d2d01410_0 .var *"_ivl_13", 7 0; Local signal
v00000267d2d01190_0 .var *"_ivl_14", 7 0; Local signal
v00000267d2d014b0_0 .var *"_ivl_15", 7 0; Local signal
v00000267d2d01550_0 .var *"_ivl_16", 7 0; Local signal
v00000267d2d00790_0 .var *"_ivl_17", 7 0; Local signal
v00000267d2d00c90_0 .var *"_ivl_18", 7 0; Local signal
v00000267d2d00dd0_0 .var *"_ivl_19", 7 0; Local signal
v00000267d2ddace0_0 .var *"_ivl_20", 7 0; Local signal
v00000267d2ddba00_0 .var *"_ivl_21", 7 0; Local signal
v00000267d2ddaa60_0 .var *"_ivl_22", 7 0; Local signal
v00000267d2dda240_0 .var *"_ivl_23", 7 0; Local signal
v00000267d2dda1a0_0 .var *"_ivl_24", 7 0; Local signal
v00000267d2dda600_0 .var *"_ivl_25", 7 0; Local signal
v00000267d2dda7e0_0 .var *"_ivl_26", 7 0; Local signal
v00000267d2ddb1e0_0 .var *"_ivl_27", 7 0; Local signal
v00000267d2ddb8c0_0 .var *"_ivl_28", 7 0; Local signal
v00000267d2ddbd20_0 .var *"_ivl_29", 7 0; Local signal
v00000267d2ddad80_0 .var *"_ivl_3", 7 0; Local signal
v00000267d2ddbaa0_0 .var *"_ivl_30", 7 0; Local signal
v00000267d2ddb0a0_0 .var *"_ivl_31", 7 0; Local signal
v00000267d2ddbbe0_0 .var *"_ivl_32", 7 0; Local signal
v00000267d2ddbb40_0 .var *"_ivl_33", 7 0; Local signal
v00000267d2ddab00_0 .var *"_ivl_34", 7 0; Local signal
v00000267d2dda2e0_0 .var *"_ivl_4", 7 0; Local signal
v00000267d2ddb780_0 .var *"_ivl_5", 7 0; Local signal
v00000267d2ddbc80_0 .var *"_ivl_6", 7 0; Local signal
v00000267d2ddb320_0 .var *"_ivl_7", 7 0; Local signal
v00000267d2ddb140_0 .var *"_ivl_8", 7 0; Local signal
v00000267d2ddae20_0 .var *"_ivl_9", 7 0; Local signal
v00000267d2dda560_0 .net "address", 27 0, v00000267d2ddb280_0;  alias, 1 drivers
v00000267d2ddaba0_0 .var "busywait", 0 0;
v00000267d2ddaec0_0 .net "clock", 0 0, v00000267d2ddc750_0;  1 drivers
v00000267d2dda920_0 .var/i "i", 31 0;
v00000267d2dda380 .array "memory_array", 0 255, 7 0;
v00000267d2ddbdc0_0 .net "read", 0 0, v00000267d2dda060_0;  alias, 1 drivers
v00000267d2ddbe60_0 .var "readaccess", 0 0;
v00000267d2ddaf60_0 .var "readdata", 127 0;
v00000267d2dda880_0 .net "reset", 0 0, v00000267d2ddc930_0;  1 drivers
v00000267d2ddb820_0 .net "write", 0 0, v00000267d2ddb3c0_0;  alias, 1 drivers
v00000267d2dda9c0_0 .var "writeaccess", 0 0;
v00000267d2dda420_0 .net "writedata", 127 0, v00000267d2ddb460_0;  alias, 1 drivers
E_00000267d2d669c0 .event posedge, v00000267d2dda880_0;
E_00000267d2d66440 .event posedge, v00000267d2ddaec0_0;
E_00000267d2d66600 .event anyedge, v00000267d2ddb820_0, v00000267d2ddbdc0_0;
S_00000267d2d48c70 .scope module, "uut" "data_cache_memory" 2 28, 4 3 0, S_00000267d2d56c20;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "read";
    .port_info 3 /INPUT 3 "write";
    .port_info 4 /INPUT 32 "address";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 32 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
    .port_info 8 /OUTPUT 1 "MAIN_MEM_READ";
    .port_info 9 /OUTPUT 1 "MAIN_MEM_WRITE";
    .port_info 10 /OUTPUT 28 "MAIN_MEM_ADDRESS";
    .port_info 11 /OUTPUT 128 "MAIN_MEM_WRITE_DATA";
    .port_info 12 /INPUT 128 "MAIN_MEM_READ_DATA";
    .port_info 13 /INPUT 1 "MAIN_MEM_BUSY_WAIT";
P_00000267d2d34f70 .param/l "IDLE" 0 4 45, C4<00>;
P_00000267d2d34fa8 .param/l "MEM_READ" 0 4 45, C4<01>;
P_00000267d2d34fe0 .param/l "MEM_WRITE" 0 4 45, C4<10>;
L_00000267d2cffa30 .functor XOR 1, L_00000267d2ddf160, L_00000267d2ddebc0, C4<0>, C4<0>;
L_00000267d2cffaa0 .functor NOT 1, L_00000267d2cffa30, C4<0>, C4<0>, C4<0>;
L_00000267d2cff410 .functor XOR 1, L_00000267d2ddfa20, L_00000267d2ddf980, C4<0>, C4<0>;
L_00000267d2cfff70 .functor NOT 1, L_00000267d2cff410, C4<0>, C4<0>, C4<0>;
L_00000267d2cffb10 .functor AND 1, L_00000267d2cffaa0, L_00000267d2cfff70, C4<1>, C4<1>;
L_00000267d2cffbf0 .functor XOR 1, L_00000267d2dde440, L_00000267d2ddf8e0, C4<0>, C4<0>;
L_00000267d2d00050 .functor NOT 1, L_00000267d2cffbf0, C4<0>, C4<0>, C4<0>;
L_00000267d2d000c0/d .functor AND 1, L_00000267d2cffb10, L_00000267d2d00050, C4<1>, C4<1>;
L_00000267d2d000c0 .delay 1 (9,9,9) L_00000267d2d000c0/d;
v00000267d2ddd470_1 .array/port v00000267d2ddd470, 1;
L_00000267d2cff1e0 .functor BUFZ 128, v00000267d2ddd470_1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v00000267d2dda6a0_0 .var "CURRENT_DATA", 127 0;
v00000267d2dda740_0 .var "CURRENT_DIRTY", 0 0;
v00000267d2ddac40_0 .var "CURRENT_TAG", 24 0;
v00000267d2ddb000_0 .var "CURRENT_VALID", 0 0;
v00000267d2ddb280_0 .var "MAIN_MEM_ADDRESS", 27 0;
v00000267d2ddbf00_0 .net "MAIN_MEM_BUSY_WAIT", 0 0, v00000267d2ddaba0_0;  alias, 1 drivers
v00000267d2dda060_0 .var "MAIN_MEM_READ", 0 0;
v00000267d2dda4c0_0 .net "MAIN_MEM_READ_DATA", 127 0, v00000267d2ddaf60_0;  alias, 1 drivers
v00000267d2ddb3c0_0 .var "MAIN_MEM_WRITE", 0 0;
v00000267d2ddb460_0 .var "MAIN_MEM_WRITE_DATA", 127 0;
v00000267d2ddb500_0 .net "TAG_MATCH", 0 0, L_00000267d2d000c0;  1 drivers
v00000267d2ddb5a0_0 .net *"_ivl_11", 0 0, L_00000267d2ddebc0;  1 drivers
v00000267d2dda100_0 .net *"_ivl_12", 0 0, L_00000267d2cffa30;  1 drivers
v00000267d2ddb640_0 .net *"_ivl_14", 0 0, L_00000267d2cffaa0;  1 drivers
v00000267d2ddb6e0_0 .net *"_ivl_17", 0 0, L_00000267d2ddfa20;  1 drivers
v00000267d2ddb960_0 .net *"_ivl_19", 0 0, L_00000267d2ddf980;  1 drivers
v00000267d2ddd8d0_0 .net *"_ivl_20", 0 0, L_00000267d2cff410;  1 drivers
v00000267d2ddcd90_0 .net *"_ivl_22", 0 0, L_00000267d2cfff70;  1 drivers
v00000267d2ddcbb0_0 .net *"_ivl_25", 0 0, L_00000267d2cffb10;  1 drivers
v00000267d2ddce30_0 .net *"_ivl_27", 0 0, L_00000267d2dde440;  1 drivers
v00000267d2dddd30_0 .net *"_ivl_29", 0 0, L_00000267d2ddf8e0;  1 drivers
v00000267d2ddd830_0 .net *"_ivl_30", 0 0, L_00000267d2cffbf0;  1 drivers
v00000267d2ddced0_0 .net *"_ivl_32", 0 0, L_00000267d2d00050;  1 drivers
v00000267d2ddd0b0_0 .net *"_ivl_9", 0 0, L_00000267d2ddf160;  1 drivers
v00000267d2ddc110_0 .net "address", 31 0, v00000267d2ddca70_0;  1 drivers
v00000267d2ddc9d0_0 .net "block", 127 0, L_00000267d2cff1e0;  1 drivers
v00000267d2ddd650_0 .var "busywait", 0 0;
v00000267d2ddc1b0_0 .net "byte_offset", 1 0, L_00000267d2ddf0c0;  1 drivers
v00000267d2dddab0_0 .var "cache_readdata", 31 0;
v00000267d2ddc250_0 .var "cache_writedata", 31 0;
v00000267d2ddcf70_0 .net "clock", 0 0, v00000267d2ddc750_0;  alias, 1 drivers
v00000267d2ddd470 .array "data_array", 0 8, 127 0;
v00000267d2ddd970 .array "dirtyBit_array", 0 8, 1 0;
v00000267d2ddc2f0_0 .var/i "i", 31 0;
v00000267d2ddd6f0_0 .net "index", 2 0, L_00000267d2dde6c0;  1 drivers
v00000267d2ddde70_0 .var "next_state", 1 0;
v00000267d2ddda10_0 .net "offset", 1 0, L_00000267d2ddf660;  1 drivers
v00000267d2ddd790_0 .net "read", 3 0, v00000267d2ddc7f0_0;  1 drivers
v00000267d2ddd010_0 .var "readCache", 0 0;
v00000267d2ddc610_0 .var "readaccess", 0 0;
v00000267d2ddd150_0 .var "readdata", 31 0;
v00000267d2dddbf0_0 .net "reset", 0 0, v00000267d2ddc930_0;  alias, 1 drivers
v00000267d2ddddd0_0 .var "state", 1 0;
v00000267d2ddc390_0 .net "tag", 24 0, L_00000267d2ddf520;  1 drivers
v00000267d2ddd330 .array "tag_array", 0 8, 24 0;
v00000267d2dddc90 .array "validBit_array", 0 8, 1 0;
v00000267d2ddd510_0 .net "write", 2 0, v00000267d2ddcc50_0;  1 drivers
v00000267d2ddcb10_0 .var "writeCache", 0 0;
v00000267d2dddb50_0 .var "writeCache_mem", 0 0;
v00000267d2ddd3d0_0 .var "write_mask", 31 0;
v00000267d2ddd1f0_0 .var "writeaccess", 0 0;
v00000267d2ddc430_0 .net "writedata", 31 0, v00000267d2ddccf0_0;  1 drivers
E_00000267d2d65ec0 .event anyedge, v00000267d2ddd510_0, v00000267d2ddc1b0_0, v00000267d2ddc430_0;
E_00000267d2d66640/0 .event anyedge, v00000267d2ddc610_0, v00000267d2ddd1f0_0, v00000267d2ddddd0_0, v00000267d2ddb500_0;
E_00000267d2d66640/1 .event anyedge, v00000267d2ddb000_0, v00000267d2ddc390_0, v00000267d2ddd6f0_0, v00000267d2ddaba0_0;
v00000267d2ddd330_0 .array/port v00000267d2ddd330, 0;
v00000267d2ddd330_1 .array/port v00000267d2ddd330, 1;
v00000267d2ddd330_2 .array/port v00000267d2ddd330, 2;
v00000267d2ddd330_3 .array/port v00000267d2ddd330, 3;
E_00000267d2d66640/2 .event anyedge, v00000267d2ddd330_0, v00000267d2ddd330_1, v00000267d2ddd330_2, v00000267d2ddd330_3;
v00000267d2ddd330_4 .array/port v00000267d2ddd330, 4;
v00000267d2ddd330_5 .array/port v00000267d2ddd330, 5;
v00000267d2ddd330_6 .array/port v00000267d2ddd330, 6;
v00000267d2ddd330_7 .array/port v00000267d2ddd330, 7;
E_00000267d2d66640/3 .event anyedge, v00000267d2ddd330_4, v00000267d2ddd330_5, v00000267d2ddd330_6, v00000267d2ddd330_7;
v00000267d2ddd330_8 .array/port v00000267d2ddd330, 8;
v00000267d2ddd470_0 .array/port v00000267d2ddd470, 0;
v00000267d2ddd470_2 .array/port v00000267d2ddd470, 2;
E_00000267d2d66640/4 .event anyedge, v00000267d2ddd330_8, v00000267d2ddd470_0, v00000267d2ddd470_1, v00000267d2ddd470_2;
v00000267d2ddd470_3 .array/port v00000267d2ddd470, 3;
v00000267d2ddd470_4 .array/port v00000267d2ddd470, 4;
v00000267d2ddd470_5 .array/port v00000267d2ddd470, 5;
v00000267d2ddd470_6 .array/port v00000267d2ddd470, 6;
E_00000267d2d66640/5 .event anyedge, v00000267d2ddd470_3, v00000267d2ddd470_4, v00000267d2ddd470_5, v00000267d2ddd470_6;
v00000267d2ddd470_7 .array/port v00000267d2ddd470, 7;
v00000267d2ddd470_8 .array/port v00000267d2ddd470, 8;
E_00000267d2d66640/6 .event anyedge, v00000267d2ddd470_7, v00000267d2ddd470_8;
E_00000267d2d66640 .event/or E_00000267d2d66640/0, E_00000267d2d66640/1, E_00000267d2d66640/2, E_00000267d2d66640/3, E_00000267d2d66640/4, E_00000267d2d66640/5, E_00000267d2d66640/6;
E_00000267d2d66a00/0 .event anyedge, v00000267d2ddddd0_0, v00000267d2ddb000_0, v00000267d2ddc610_0, v00000267d2ddd1f0_0;
E_00000267d2d66a00/1 .event anyedge, v00000267d2ddb500_0, v00000267d2dda740_0, v00000267d2ddaba0_0;
E_00000267d2d66a00 .event/or E_00000267d2d66a00/0, E_00000267d2d66a00/1;
E_00000267d2d666c0 .event anyedge, v00000267d2ddd510_0, v00000267d2ddd790_0;
E_00000267d2d65d80/0 .event anyedge, v00000267d2ddc610_0, v00000267d2ddda10_0, v00000267d2ddd6f0_0, v00000267d2ddd470_0;
E_00000267d2d65d80/1 .event anyedge, v00000267d2ddd470_1, v00000267d2ddd470_2, v00000267d2ddd470_3, v00000267d2ddd470_4;
E_00000267d2d65d80/2 .event anyedge, v00000267d2ddd470_5, v00000267d2ddd470_6, v00000267d2ddd470_7, v00000267d2ddd470_8;
E_00000267d2d65d80 .event/or E_00000267d2d65d80/0, E_00000267d2d65d80/1, E_00000267d2d65d80/2;
v00000267d2dddc90_0 .array/port v00000267d2dddc90, 0;
v00000267d2dddc90_1 .array/port v00000267d2dddc90, 1;
v00000267d2dddc90_2 .array/port v00000267d2dddc90, 2;
E_00000267d2d65f00/0 .event anyedge, v00000267d2ddd6f0_0, v00000267d2dddc90_0, v00000267d2dddc90_1, v00000267d2dddc90_2;
v00000267d2dddc90_3 .array/port v00000267d2dddc90, 3;
v00000267d2dddc90_4 .array/port v00000267d2dddc90, 4;
v00000267d2dddc90_5 .array/port v00000267d2dddc90, 5;
v00000267d2dddc90_6 .array/port v00000267d2dddc90, 6;
E_00000267d2d65f00/1 .event anyedge, v00000267d2dddc90_3, v00000267d2dddc90_4, v00000267d2dddc90_5, v00000267d2dddc90_6;
v00000267d2dddc90_7 .array/port v00000267d2dddc90, 7;
v00000267d2dddc90_8 .array/port v00000267d2dddc90, 8;
v00000267d2ddd970_0 .array/port v00000267d2ddd970, 0;
v00000267d2ddd970_1 .array/port v00000267d2ddd970, 1;
E_00000267d2d65f00/2 .event anyedge, v00000267d2dddc90_7, v00000267d2dddc90_8, v00000267d2ddd970_0, v00000267d2ddd970_1;
v00000267d2ddd970_2 .array/port v00000267d2ddd970, 2;
v00000267d2ddd970_3 .array/port v00000267d2ddd970, 3;
v00000267d2ddd970_4 .array/port v00000267d2ddd970, 4;
v00000267d2ddd970_5 .array/port v00000267d2ddd970, 5;
E_00000267d2d65f00/3 .event anyedge, v00000267d2ddd970_2, v00000267d2ddd970_3, v00000267d2ddd970_4, v00000267d2ddd970_5;
v00000267d2ddd970_6 .array/port v00000267d2ddd970, 6;
v00000267d2ddd970_7 .array/port v00000267d2ddd970, 7;
v00000267d2ddd970_8 .array/port v00000267d2ddd970, 8;
E_00000267d2d65f00/4 .event anyedge, v00000267d2ddd970_6, v00000267d2ddd970_7, v00000267d2ddd970_8, v00000267d2ddd470_0;
E_00000267d2d65f00/5 .event anyedge, v00000267d2ddd470_1, v00000267d2ddd470_2, v00000267d2ddd470_3, v00000267d2ddd470_4;
E_00000267d2d65f00/6 .event anyedge, v00000267d2ddd470_5, v00000267d2ddd470_6, v00000267d2ddd470_7, v00000267d2ddd470_8;
E_00000267d2d65f00/7 .event anyedge, v00000267d2ddd330_0, v00000267d2ddd330_1, v00000267d2ddd330_2, v00000267d2ddd330_3;
E_00000267d2d65f00/8 .event anyedge, v00000267d2ddd330_4, v00000267d2ddd330_5, v00000267d2ddd330_6, v00000267d2ddd330_7;
E_00000267d2d65f00/9 .event anyedge, v00000267d2ddd330_8;
E_00000267d2d65f00 .event/or E_00000267d2d65f00/0, E_00000267d2d65f00/1, E_00000267d2d65f00/2, E_00000267d2d65f00/3, E_00000267d2d65f00/4, E_00000267d2d65f00/5, E_00000267d2d65f00/6, E_00000267d2d65f00/7, E_00000267d2d65f00/8, E_00000267d2d65f00/9;
E_00000267d2d66840 .event anyedge, v00000267d2ddd790_0, v00000267d2ddc1b0_0, v00000267d2dddab0_0;
L_00000267d2ddf520 .part v00000267d2ddca70_0, 7, 25;
L_00000267d2dde6c0 .part v00000267d2ddca70_0, 4, 3;
L_00000267d2ddf660 .part v00000267d2ddca70_0, 2, 2;
L_00000267d2ddf0c0 .part v00000267d2ddca70_0, 0, 2;
L_00000267d2ddf160 .part L_00000267d2ddf520, 2, 1;
L_00000267d2ddebc0 .part v00000267d2ddac40_0, 2, 1;
L_00000267d2ddfa20 .part L_00000267d2ddf520, 1, 1;
L_00000267d2ddf980 .part v00000267d2ddac40_0, 1, 1;
L_00000267d2dde440 .part L_00000267d2ddf520, 0, 1;
L_00000267d2ddf8e0 .part v00000267d2ddac40_0, 0, 1;
    .scope S_00000267d2d48c70;
T_0 ;
    %wait E_00000267d2d66840;
    %load/vec4 v00000267d2ddd790_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v00000267d2ddc1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %jmp T_0.10;
T_0.6 ;
    %load/vec4 v00000267d2dddab0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v00000267d2dddab0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000267d2ddd150_0, 0, 32;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v00000267d2dddab0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v00000267d2dddab0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000267d2ddd150_0, 0, 32;
    %jmp T_0.10;
T_0.8 ;
    %load/vec4 v00000267d2dddab0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v00000267d2dddab0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000267d2ddd150_0, 0, 32;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v00000267d2dddab0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v00000267d2dddab0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000267d2ddd150_0, 0, 32;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v00000267d2ddc1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %jmp T_0.13;
T_0.11 ;
    %load/vec4 v00000267d2dddab0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v00000267d2dddab0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000267d2ddd150_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v00000267d2dddab0_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v00000267d2dddab0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000267d2ddd150_0, 0, 32;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v00000267d2dddab0_0;
    %store/vec4 v00000267d2ddd150_0, 0, 32;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v00000267d2ddc1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %jmp T_0.18;
T_0.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000267d2dddab0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000267d2ddd150_0, 0, 32;
    %jmp T_0.18;
T_0.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000267d2dddab0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000267d2ddd150_0, 0, 32;
    %jmp T_0.18;
T_0.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000267d2dddab0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000267d2ddd150_0, 0, 32;
    %jmp T_0.18;
T_0.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000267d2dddab0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000267d2ddd150_0, 0, 32;
    %jmp T_0.18;
T_0.18 ;
    %pop/vec4 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v00000267d2ddc1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %jmp T_0.21;
T_0.19 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000267d2dddab0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000267d2ddd150_0, 0, 32;
    %jmp T_0.21;
T_0.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000267d2dddab0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000267d2ddd150_0, 0, 32;
    %jmp T_0.21;
T_0.21 ;
    %pop/vec4 1;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000267d2d48c70;
T_1 ;
    %wait E_00000267d2d65f00;
    %delay 10, 0;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000267d2dddc90, 4;
    %pad/u 1;
    %store/vec4 v00000267d2ddb000_0, 0, 1;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000267d2ddd970, 4;
    %pad/u 1;
    %store/vec4 v00000267d2dda740_0, 0, 1;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000267d2ddd470, 4;
    %store/vec4 v00000267d2dda6a0_0, 0, 128;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000267d2ddd330, 4;
    %store/vec4 v00000267d2ddac40_0, 0, 25;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000267d2d48c70;
T_2 ;
    %wait E_00000267d2d65d80;
    %load/vec4 v00000267d2ddc610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 10, 0;
    %load/vec4 v00000267d2ddda10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000267d2ddd470, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v00000267d2dddab0_0, 0, 32;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000267d2ddd470, 4;
    %parti/s 32, 32, 7;
    %store/vec4 v00000267d2dddab0_0, 0, 32;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000267d2ddd470, 4;
    %parti/s 32, 64, 8;
    %store/vec4 v00000267d2dddab0_0, 0, 32;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000267d2ddd470, 4;
    %parti/s 32, 96, 8;
    %store/vec4 v00000267d2dddab0_0, 0, 32;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000267d2d48c70;
T_3 ;
    %wait E_00000267d2d666c0;
    %load/vec4 v00000267d2ddd790_0;
    %cmpi/e 15, 15, 4;
    %flag_get/vec4 6;
    %jmp/1 T_3.2, 6;
    %load/vec4 v00000267d2ddd510_0;
    %pushi/vec4 7, 7, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
T_3.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000267d2ddd790_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_3.3, 8;
    %load/vec4 v00000267d2ddd510_0;
    %parti/s 1, 2, 3;
    %or;
T_3.3;
    %store/vec4 v00000267d2ddd650_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267d2ddd650_0, 0, 1;
T_3.1 ;
    %load/vec4 v00000267d2ddd790_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v00000267d2ddd510_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0 T_3.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %pad/s 1;
    %store/vec4 v00000267d2ddc610_0, 0, 1;
    %load/vec4 v00000267d2ddd790_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v00000267d2ddd510_0;
    %parti/s 1, 2, 3;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0 T_3.7, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.8, 8;
T_3.7 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.8, 8;
 ; End of false expr.
    %blend;
T_3.8;
    %pad/s 1;
    %store/vec4 v00000267d2ddd1f0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000267d2d48c70;
T_4 ;
    %wait E_00000267d2d66a00;
    %load/vec4 v00000267d2ddddd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v00000267d2ddb000_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v00000267d2ddc610_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_4.7, 9;
    %load/vec4 v00000267d2ddd1f0_0;
    %or;
T_4.7;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000267d2ddde70_0, 0, 2;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v00000267d2ddb000_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.11, 10;
    %load/vec4 v00000267d2ddb500_0;
    %and;
T_4.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.10, 9;
    %load/vec4 v00000267d2ddc610_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_4.12, 9;
    %load/vec4 v00000267d2ddd1f0_0;
    %or;
T_4.12;
    %and;
T_4.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000267d2ddde70_0, 0, 2;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v00000267d2ddb000_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.17, 11;
    %load/vec4 v00000267d2dda740_0;
    %nor/r;
    %and;
T_4.17;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.16, 10;
    %load/vec4 v00000267d2ddb500_0;
    %nor/r;
    %and;
T_4.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.15, 9;
    %load/vec4 v00000267d2ddc610_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_4.18, 9;
    %load/vec4 v00000267d2ddd1f0_0;
    %or;
T_4.18;
    %and;
T_4.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000267d2ddde70_0, 0, 2;
    %jmp T_4.14;
T_4.13 ;
    %load/vec4 v00000267d2ddb000_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.23, 11;
    %load/vec4 v00000267d2dda740_0;
    %and;
T_4.23;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.22, 10;
    %load/vec4 v00000267d2ddb500_0;
    %nor/r;
    %and;
T_4.22;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.21, 9;
    %load/vec4 v00000267d2ddc610_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_4.24, 9;
    %load/vec4 v00000267d2ddd1f0_0;
    %or;
T_4.24;
    %and;
T_4.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.19, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000267d2ddde70_0, 0, 2;
T_4.19 ;
T_4.14 ;
T_4.9 ;
T_4.5 ;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v00000267d2ddbf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.25, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000267d2ddde70_0, 0, 2;
    %jmp T_4.26;
T_4.25 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000267d2ddde70_0, 0, 2;
T_4.26 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000267d2ddbf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.27, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000267d2ddde70_0, 0, 2;
    %jmp T_4.28;
T_4.27 ;
    %load/vec4 v00000267d2ddb000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.31, 9;
    %load/vec4 v00000267d2ddb500_0;
    %nor/r;
    %and;
T_4.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.29, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000267d2ddde70_0, 0, 2;
    %jmp T_4.30;
T_4.29 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000267d2ddde70_0, 0, 2;
T_4.30 ;
T_4.28 ;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000267d2d48c70;
T_5 ;
    %wait E_00000267d2d66640;
    %load/vec4 v00000267d2ddc610_0;
    %flag_set/vec4 8;
    %jmp/1 T_5.2, 8;
    %load/vec4 v00000267d2ddd1f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.2;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000267d2ddddd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267d2dda060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267d2ddb3c0_0, 0, 1;
    %load/vec4 v00000267d2ddc610_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.10, 10;
    %load/vec4 v00000267d2ddb500_0;
    %and;
T_5.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.9, 9;
    %load/vec4 v00000267d2ddb000_0;
    %and;
T_5.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000267d2ddd010_0, 0, 1;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267d2ddd010_0, 0, 1;
T_5.8 ;
    %load/vec4 v00000267d2ddd1f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.14, 10;
    %load/vec4 v00000267d2ddb500_0;
    %and;
T_5.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.13, 9;
    %load/vec4 v00000267d2ddb000_0;
    %and;
T_5.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000267d2ddcb10_0, 0, 1;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267d2ddcb10_0, 0, 1;
T_5.12 ;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000267d2dda060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267d2ddb3c0_0, 0, 1;
    %load/vec4 v00000267d2ddc390_0;
    %load/vec4 v00000267d2ddd6f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000267d2ddb280_0, 0, 28;
    %load/vec4 v00000267d2ddbf00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000267d2dddb50_0, 0, 1;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267d2dddb50_0, 0, 1;
T_5.16 ;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267d2dda060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000267d2ddb3c0_0, 0, 1;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000267d2ddd330, 4;
    %load/vec4 v00000267d2ddd6f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000267d2ddb280_0, 0, 28;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000267d2ddd470, 4;
    %store/vec4 v00000267d2ddb460_0, 0, 128;
    %load/vec4 v00000267d2ddbf00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000267d2dddc90, 4, 0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000267d2ddd970, 4, 0;
T_5.17 ;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000267d2d48c70;
T_6 ;
    %wait E_00000267d2d669c0;
    %load/vec4 v00000267d2dddbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267d2ddd650_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000267d2ddc2f0_0, 0, 32;
T_6.2 ;
    %load/vec4 v00000267d2ddc2f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 4, v00000267d2ddc2f0_0;
    %store/vec4a v00000267d2ddd470, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v00000267d2ddc2f0_0;
    %store/vec4a v00000267d2dddc90, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v00000267d2ddc2f0_0;
    %store/vec4a v00000267d2ddd970, 4, 0;
    %load/vec4 v00000267d2ddc2f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000267d2ddc2f0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000267d2d48c70;
T_7 ;
    %wait E_00000267d2d66440;
    %load/vec4 v00000267d2dddbf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000267d2ddde70_0;
    %store/vec4 v00000267d2ddddd0_0, 0, 2;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000267d2ddddd0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000267d2ddde70_0, 0, 2;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000267d2d48c70;
T_8 ;
    %wait E_00000267d2d66440;
    %load/vec4 v00000267d2dddb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %delay 10, 0;
    %load/vec4 v00000267d2dda4c0_0;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000267d2ddd470, 4, 0;
    %load/vec4 v00000267d2ddc390_0;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000267d2ddd330, 4, 0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000267d2dddc90, 4, 0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000267d2ddd970, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267d2dddb50_0, 0, 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000267d2d48c70;
T_9 ;
    %wait E_00000267d2d65ec0;
    %load/vec4 v00000267d2ddd510_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v00000267d2ddc1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.4 ;
    %pushi/vec4 4294967040, 0, 32;
    %store/vec4 v00000267d2ddd3d0_0, 0, 32;
    %load/vec4 v00000267d2ddc430_0;
    %store/vec4 v00000267d2ddc250_0, 0, 32;
    %jmp T_9.8;
T_9.5 ;
    %pushi/vec4 4294902015, 0, 32;
    %store/vec4 v00000267d2ddd3d0_0, 0, 32;
    %load/vec4 v00000267d2ddc430_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000267d2ddc250_0, 0, 32;
    %jmp T_9.8;
T_9.6 ;
    %pushi/vec4 4278255615, 0, 32;
    %store/vec4 v00000267d2ddd3d0_0, 0, 32;
    %load/vec4 v00000267d2ddc430_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000267d2ddc250_0, 0, 32;
    %jmp T_9.8;
T_9.7 ;
    %pushi/vec4 16777215, 0, 32;
    %store/vec4 v00000267d2ddd3d0_0, 0, 32;
    %load/vec4 v00000267d2ddc430_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000267d2ddc250_0, 0, 32;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v00000267d2ddc1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %jmp T_9.11;
T_9.9 ;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v00000267d2ddd3d0_0, 0, 32;
    %load/vec4 v00000267d2ddc430_0;
    %store/vec4 v00000267d2ddc250_0, 0, 32;
    %jmp T_9.11;
T_9.10 ;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v00000267d2ddd3d0_0, 0, 32;
    %load/vec4 v00000267d2ddc430_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000267d2ddc250_0, 0, 32;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000267d2ddd3d0_0, 0, 32;
    %load/vec4 v00000267d2ddc430_0;
    %store/vec4 v00000267d2ddc250_0, 0, 32;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000267d2d48c70;
T_10 ;
    %wait E_00000267d2d66440;
    %load/vec4 v00000267d2ddcb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000267d2ddda10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000267d2ddd470, 4;
    %parti/s 32, 0, 2;
    %load/vec4 v00000267d2ddd3d0_0;
    %and;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000267d2ddd470, 4, 5;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000267d2ddd470, 4;
    %parti/s 32, 0, 2;
    %load/vec4 v00000267d2ddc250_0;
    %or;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000267d2ddd470, 4, 5;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000267d2ddd470, 4;
    %parti/s 32, 32, 7;
    %load/vec4 v00000267d2ddd3d0_0;
    %and;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000267d2ddd470, 4, 5;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000267d2ddd470, 4;
    %parti/s 32, 32, 7;
    %load/vec4 v00000267d2ddc250_0;
    %or;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000267d2ddd470, 4, 5;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000267d2ddd470, 4;
    %parti/s 32, 64, 8;
    %load/vec4 v00000267d2ddd3d0_0;
    %and;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 64, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000267d2ddd470, 4, 5;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000267d2ddd470, 4;
    %parti/s 32, 64, 8;
    %load/vec4 v00000267d2ddc250_0;
    %or;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 64, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000267d2ddd470, 4, 5;
    %jmp T_10.6;
T_10.5 ;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000267d2ddd470, 4;
    %parti/s 32, 96, 8;
    %load/vec4 v00000267d2ddd3d0_0;
    %and;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 96, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000267d2ddd470, 4, 5;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000267d2ddd470, 4;
    %parti/s 32, 96, 8;
    %load/vec4 v00000267d2ddc250_0;
    %or;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 96, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000267d2ddd470, 4, 5;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v00000267d2ddd6f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000267d2ddd970, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267d2ddcb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267d2ddd650_0, 0, 1;
T_10.0 ;
    %load/vec4 v00000267d2ddd010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.7, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267d2ddd650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267d2ddd010_0, 0, 1;
T_10.7 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000267d2d34bd0;
T_11 ;
    %wait E_00000267d2d66600;
    %load/vec4 v00000267d2ddbdc0_0;
    %flag_set/vec4 8;
    %jmp/1 T_11.2, 8;
    %load/vec4 v00000267d2ddb820_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.2;
    %jmp/0 T_11.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %pad/s 1;
    %store/vec4 v00000267d2ddaba0_0, 0, 1;
    %load/vec4 v00000267d2ddbdc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.5, 9;
    %load/vec4 v00000267d2ddb820_0;
    %nor/r;
    %and;
T_11.5;
    %flag_set/vec4 8;
    %jmp/0 T_11.3, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_11.4, 8;
T_11.3 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_11.4, 8;
 ; End of false expr.
    %blend;
T_11.4;
    %pad/s 1;
    %store/vec4 v00000267d2ddbe60_0, 0, 1;
    %load/vec4 v00000267d2ddbdc0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.8, 9;
    %load/vec4 v00000267d2ddb820_0;
    %and;
T_11.8;
    %flag_set/vec4 8;
    %jmp/0 T_11.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_11.7, 8;
T_11.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_11.7, 8;
 ; End of false expr.
    %blend;
T_11.7;
    %pad/s 1;
    %store/vec4 v00000267d2dda9c0_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000267d2d34bd0;
T_12 ;
    %wait E_00000267d2d66440;
    %load/vec4 v00000267d2ddbe60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 0, 0, 4;
    %ix/vec4 4;
    %load/vec4a v00000267d2dda380, 4;
    %store/vec4 v00000267d2ddad80_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2ddad80_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000267d2ddaf60_0, 4, 8;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 1, 0, 4;
    %ix/vec4 4;
    %load/vec4a v00000267d2dda380, 4;
    %store/vec4 v00000267d2dda2e0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2dda2e0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000267d2ddaf60_0, 4, 8;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 2, 0, 4;
    %ix/vec4 4;
    %load/vec4a v00000267d2dda380, 4;
    %store/vec4 v00000267d2ddb780_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2ddb780_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000267d2ddaf60_0, 4, 8;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 3, 0, 4;
    %ix/vec4 4;
    %load/vec4a v00000267d2dda380, 4;
    %store/vec4 v00000267d2ddbc80_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2ddbc80_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000267d2ddaf60_0, 4, 8;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 4, 0, 4;
    %ix/vec4 4;
    %load/vec4a v00000267d2dda380, 4;
    %store/vec4 v00000267d2ddb320_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2ddb320_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000267d2ddaf60_0, 4, 8;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 5, 0, 4;
    %ix/vec4 4;
    %load/vec4a v00000267d2dda380, 4;
    %store/vec4 v00000267d2ddb140_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2ddb140_0;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000267d2ddaf60_0, 4, 8;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 6, 0, 4;
    %ix/vec4 4;
    %load/vec4a v00000267d2dda380, 4;
    %store/vec4 v00000267d2ddae20_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2ddae20_0;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000267d2ddaf60_0, 4, 8;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 7, 0, 4;
    %ix/vec4 4;
    %load/vec4a v00000267d2dda380, 4;
    %store/vec4 v00000267d2d00ab0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2d00ab0_0;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000267d2ddaf60_0, 4, 8;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 8, 0, 4;
    %ix/vec4 4;
    %load/vec4a v00000267d2dda380, 4;
    %store/vec4 v00000267d2d00b50_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2d00b50_0;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000267d2ddaf60_0, 4, 8;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 9, 0, 4;
    %ix/vec4 4;
    %load/vec4a v00000267d2dda380, 4;
    %store/vec4 v00000267d2d00bf0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2d00bf0_0;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000267d2ddaf60_0, 4, 8;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 10, 0, 4;
    %ix/vec4 4;
    %load/vec4a v00000267d2dda380, 4;
    %store/vec4 v00000267d2d01410_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2d01410_0;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000267d2ddaf60_0, 4, 8;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 11, 0, 4;
    %ix/vec4 4;
    %load/vec4a v00000267d2dda380, 4;
    %store/vec4 v00000267d2d01190_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2d01190_0;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000267d2ddaf60_0, 4, 8;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 12, 0, 4;
    %ix/vec4 4;
    %load/vec4a v00000267d2dda380, 4;
    %store/vec4 v00000267d2d014b0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2d014b0_0;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000267d2ddaf60_0, 4, 8;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 13, 0, 4;
    %ix/vec4 4;
    %load/vec4a v00000267d2dda380, 4;
    %store/vec4 v00000267d2d01550_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2d01550_0;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000267d2ddaf60_0, 4, 8;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 14, 0, 4;
    %ix/vec4 4;
    %load/vec4a v00000267d2dda380, 4;
    %store/vec4 v00000267d2d00790_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2d00790_0;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000267d2ddaf60_0, 4, 8;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 15, 0, 4;
    %ix/vec4 4;
    %load/vec4a v00000267d2dda380, 4;
    %store/vec4 v00000267d2d00c90_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2d00c90_0;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000267d2ddaf60_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267d2ddaba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267d2ddbe60_0, 0, 1;
T_12.0 ;
    %load/vec4 v00000267d2dda9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000267d2dda420_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000267d2d00dd0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2d00dd0_0;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 0, 0, 4;
    %ix/vec4 4;
    %store/vec4a v00000267d2dda380, 4, 0;
    %load/vec4 v00000267d2dda420_0;
    %parti/s 8, 8, 5;
    %store/vec4 v00000267d2ddace0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2ddace0_0;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 1, 0, 4;
    %ix/vec4 4;
    %store/vec4a v00000267d2dda380, 4, 0;
    %load/vec4 v00000267d2dda420_0;
    %parti/s 8, 16, 6;
    %store/vec4 v00000267d2ddba00_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2ddba00_0;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 2, 0, 4;
    %ix/vec4 4;
    %store/vec4a v00000267d2dda380, 4, 0;
    %load/vec4 v00000267d2dda420_0;
    %parti/s 8, 24, 6;
    %store/vec4 v00000267d2ddaa60_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2ddaa60_0;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 3, 0, 4;
    %ix/vec4 4;
    %store/vec4a v00000267d2dda380, 4, 0;
    %load/vec4 v00000267d2dda420_0;
    %parti/s 8, 32, 7;
    %store/vec4 v00000267d2dda240_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2dda240_0;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 4, 0, 4;
    %ix/vec4 4;
    %store/vec4a v00000267d2dda380, 4, 0;
    %load/vec4 v00000267d2dda420_0;
    %parti/s 8, 40, 7;
    %store/vec4 v00000267d2dda1a0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2dda1a0_0;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 5, 0, 4;
    %ix/vec4 4;
    %store/vec4a v00000267d2dda380, 4, 0;
    %load/vec4 v00000267d2dda420_0;
    %parti/s 8, 48, 7;
    %store/vec4 v00000267d2dda600_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2dda600_0;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 6, 0, 4;
    %ix/vec4 4;
    %store/vec4a v00000267d2dda380, 4, 0;
    %load/vec4 v00000267d2dda420_0;
    %parti/s 8, 56, 7;
    %store/vec4 v00000267d2dda7e0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2dda7e0_0;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 7, 0, 4;
    %ix/vec4 4;
    %store/vec4a v00000267d2dda380, 4, 0;
    %load/vec4 v00000267d2dda420_0;
    %parti/s 8, 64, 8;
    %store/vec4 v00000267d2ddb1e0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2ddb1e0_0;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 8, 0, 4;
    %ix/vec4 4;
    %store/vec4a v00000267d2dda380, 4, 0;
    %load/vec4 v00000267d2dda420_0;
    %parti/s 8, 72, 8;
    %store/vec4 v00000267d2ddb8c0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2ddb8c0_0;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 9, 0, 4;
    %ix/vec4 4;
    %store/vec4a v00000267d2dda380, 4, 0;
    %load/vec4 v00000267d2dda420_0;
    %parti/s 8, 80, 8;
    %store/vec4 v00000267d2ddbd20_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2ddbd20_0;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 10, 0, 4;
    %ix/vec4 4;
    %store/vec4a v00000267d2dda380, 4, 0;
    %load/vec4 v00000267d2dda420_0;
    %parti/s 8, 88, 8;
    %store/vec4 v00000267d2ddbaa0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2ddbaa0_0;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 11, 0, 4;
    %ix/vec4 4;
    %store/vec4a v00000267d2dda380, 4, 0;
    %load/vec4 v00000267d2dda420_0;
    %parti/s 8, 96, 8;
    %store/vec4 v00000267d2ddb0a0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2ddb0a0_0;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 12, 0, 4;
    %ix/vec4 4;
    %store/vec4a v00000267d2dda380, 4, 0;
    %load/vec4 v00000267d2dda420_0;
    %parti/s 8, 104, 8;
    %store/vec4 v00000267d2ddbbe0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2ddbbe0_0;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 13, 0, 4;
    %ix/vec4 4;
    %store/vec4a v00000267d2dda380, 4, 0;
    %load/vec4 v00000267d2dda420_0;
    %parti/s 8, 112, 8;
    %store/vec4 v00000267d2ddbb40_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2ddbb40_0;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 14, 0, 4;
    %ix/vec4 4;
    %store/vec4a v00000267d2dda380, 4, 0;
    %load/vec4 v00000267d2dda420_0;
    %parti/s 8, 120, 8;
    %store/vec4 v00000267d2ddab00_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000267d2ddab00_0;
    %load/vec4 v00000267d2dda560_0;
    %concati/vec4 15, 0, 4;
    %ix/vec4 4;
    %store/vec4a v00000267d2dda380, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267d2ddaba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267d2dda9c0_0, 0, 1;
T_12.2 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000267d2d34bd0;
T_13 ;
    %wait E_00000267d2d669c0;
    %load/vec4 v00000267d2dda880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000267d2dda920_0, 0, 32;
T_13.2 ;
    %load/vec4 v00000267d2dda920_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000267d2dda920_0;
    %store/vec4a v00000267d2dda380, 4, 0;
    %load/vec4 v00000267d2dda920_0;
    %addi 1, 0, 32;
    %store/vec4 v00000267d2dda920_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267d2ddaba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267d2ddbe60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267d2dda9c0_0, 0, 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000267d2d56c20;
T_14 ;
    %delay 50, 0;
    %load/vec4 v00000267d2ddc750_0;
    %inv;
    %store/vec4 v00000267d2ddc750_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_00000267d2d56c20;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267d2ddc750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000267d2ddc930_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000267d2ddc7f0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000267d2ddcc50_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000267d2ddca70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000267d2ddccf0_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267d2ddc930_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v00000267d2ddca70_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000267d2ddc7f0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000267d2ddcc50_0, 0, 3;
T_15.0 ;
    %load/vec4 v00000267d2ddc6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_15.1, 8;
    %jmp T_15.0;
T_15.1 ;
    %delay 100, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000267d2ddc7f0_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v00000267d2ddca70_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v00000267d2ddccf0_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000267d2ddcc50_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000267d2ddc7f0_0, 0, 4;
T_15.2 ;
    %load/vec4 v00000267d2ddc6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_15.3, 8;
    %jmp T_15.2;
T_15.3 ;
    %delay 100, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000267d2ddcc50_0, 0, 3;
    %delay 100, 0;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v00000267d2ddca70_0, 0, 32;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000267d2ddc7f0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000267d2ddcc50_0, 0, 3;
T_15.4 ;
    %load/vec4 v00000267d2ddc6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_15.5, 8;
    %jmp T_15.4;
T_15.5 ;
    %delay 100, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000267d2ddc7f0_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v00000267d2ddca70_0, 0, 32;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v00000267d2ddccf0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000267d2ddcc50_0, 0, 3;
T_15.6 ;
    %load/vec4 v00000267d2ddc6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_15.7, 8;
    %jmp T_15.6;
T_15.7 ;
    %delay 100, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000267d2ddcc50_0, 0, 3;
    %delay 100, 0;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v00000267d2ddca70_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000267d2ddc7f0_0, 0, 4;
T_15.8 ;
    %load/vec4 v00000267d2ddc6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_15.9, 8;
    %jmp T_15.8;
T_15.9 ;
    %delay 100, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000267d2ddc7f0_0, 0, 4;
    %delay 500, 0;
    %vpi_call 2 99 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_00000267d2d56c20;
T_16 ;
    %vpi_call 2 104 "$monitor", "Time = %t | Read = %b | Write = %b | Addr = 0x%h | WriteData = 0x%h | ReadData = 0x%h | BusyWait = %b", $time, v00000267d2ddc7f0_0, v00000267d2ddcc50_0, v00000267d2ddca70_0, v00000267d2ddccf0_0, v00000267d2ddc890_0, v00000267d2ddc6b0_0 {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "MA_stage_tb.v";
    "././mem/data_memory.v";
    "././cache/data_cache_memory.v";
