
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001041                       # Number of seconds simulated
sim_ticks                                  1041491694                       # Number of ticks simulated
final_tick                               398769842949                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 185873                       # Simulator instruction rate (inst/s)
host_op_rate                                   245572                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  33481                       # Simulator tick rate (ticks/s)
host_mem_usage                               67379784                       # Number of bytes of host memory used
host_seconds                                 31106.94                       # Real time elapsed on the host
sim_insts                                  5781937535                       # Number of instructions simulated
sim_ops                                    7638995226                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data         7296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        20352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        12928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        12928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        10368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        20352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        13056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        59264                       # Number of bytes read from this memory
system.physmem.bytes_read::total               174208                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           17664                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        87296                       # Number of bytes written to this memory
system.physmem.bytes_written::total             87296                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           57                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          159                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          101                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          101                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data           81                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          159                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          102                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          463                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1361                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             682                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  682                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3318317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7005337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1597708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     19541202                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1843510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12412965                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1843510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     12412965                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      3318317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      9954952                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1597708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     19541202                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1843510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     12535866                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1597708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     56902998                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               167267777                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3318317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1597708                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1843510                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1843510                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      3318317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1597708                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1843510                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1597708                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           16960289                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          83818239                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               83818239                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          83818239                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3318317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7005337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1597708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     19541202                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1843510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12412965                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1843510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     12412965                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      3318317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      9954952                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1597708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     19541202                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1843510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     12535866                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1597708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     56902998                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              251086016                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          224665                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       187032                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21949                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        84744                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           79942                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           23722                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          986                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1946025                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1231685                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             224665                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       103664                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               255889                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61855                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         85405                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles          319                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines           122257                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        20907                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2327378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.650905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.027317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2071489     89.01%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           15520      0.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           19584      0.84%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31293      1.34%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           12686      0.55%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           16908      0.73%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           19491      0.84%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            9152      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          131255      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2327378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089953                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.493151                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1935085                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        98049                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           254640                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          113                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         39485                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34047                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1504599                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1271                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         39485                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1937467                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles           5314                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        87029                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           252349                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         5729                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1494754                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents           669                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4039                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2088590                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6946431                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6946431                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1718824                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          369738                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          354                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            20898                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       141355                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72281                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          756                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15950                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1457839                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1388661                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1824                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       194906                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       411402                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2327378                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.596663                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.319859                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1740216     74.77%     74.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       266656     11.46%     86.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110153      4.73%     90.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        61406      2.64%     93.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        82911      3.56%     97.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        25944      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        25608      1.10%     99.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        13403      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1081      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2327378                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           9743     78.94%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1346     10.91%     89.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1253     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1169903     84.25%     84.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        18835      1.36%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       127840      9.21%     94.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        71913      5.18%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1388661                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.556002                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              12342                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008888                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5118866                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1653121                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1350585                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1401003                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads          954                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        29647                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1374                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         39485                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles           4040                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          478                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1458197                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1047                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       141355                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72281                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           396                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12198                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12796                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        24994                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1363327                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       125272                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        25334                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              197145                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          192387                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             71873                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.545859                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1350618                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1350585                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           809020                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2172924                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.540757                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372319                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1232105                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       226085                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        21924                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2287893                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538533                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.357513                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1765812     77.18%     77.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       265069     11.59%     88.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        95916      4.19%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        47563      2.08%     95.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        43817      1.92%     96.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        18491      0.81%     97.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        18163      0.79%     98.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8682      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        24380      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2287893                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1232105                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182615                       # Number of memory references committed
system.switch_cpus0.commit.loads               111708                       # Number of loads committed
system.switch_cpus0.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            178645                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1109201                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25420                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        24380                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3721690                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2955882                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30967                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 170205                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1232105                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.497571                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.497571                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.400389                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.400389                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6131254                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1889325                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1389976                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          188064                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       165041                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        17182                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       114586                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          111240                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           12496                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          571                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1919687                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1066494                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             188064                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       123736                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               235008                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          55722                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         43718                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           118210                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        16716                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2236861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.542679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.810673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2001853     89.49%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           32763      1.46%     90.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           19718      0.88%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           32092      1.43%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           12305      0.55%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           29420      1.32%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5377      0.24%     95.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            9823      0.44%     95.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           93510      4.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2236861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.075298                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.427010                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1904999                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        59112                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           234379                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          277                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         38090                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        20113                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          358                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1209684                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1403                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         38090                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1906974                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          32181                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        21231                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           232483                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         5898                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1207288                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1011                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4176                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1602262                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      5499104                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      5499104                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1265583                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          336679                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          174                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            16062                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       201771                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        38797                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          368                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         8729                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1198834                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          172                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1110766                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1169                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       237601                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       505150                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      2236861                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.496574                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.123710                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1754541     78.44%     78.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       158865      7.10%     85.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       150027      6.71%     92.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        90429      4.04%     96.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        52191      2.33%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        14088      0.63%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        16003      0.72%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          398      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          319      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2236861                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2218     59.04%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           843     22.44%     81.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          696     18.53%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       881210     79.33%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult         9616      0.87%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           88      0.01%     80.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     80.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       181552     16.34%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        38300      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1110766                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.444736                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3757                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003382                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4463319                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1436616                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1079270                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1114523                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         1137                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        46120                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1425                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         38090                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          26557                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles          785                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1199006                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           62                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       201771                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        38797                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts           86                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           462                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        10080                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         8201                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        18281                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1093497                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       177999                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        17269                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              216288                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          163896                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             38289                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.437822                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1079788                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1079270                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           649783                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1484706                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.432126                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.437651                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       839298                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps       958692                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       240353                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        16910                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2198771                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.436013                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.294164                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1834144     83.42%     83.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       148263      6.74%     90.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        89728      4.08%     94.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        29733      1.35%     95.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        45987      2.09%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        10110      0.46%     98.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         6657      0.30%     98.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         5858      0.27%     98.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        28291      1.29%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2198771                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       839298                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        958692                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                193023                       # Number of memory references committed
system.switch_cpus1.commit.loads               155651                       # Number of loads committed
system.switch_cpus1.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            145672                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           842087                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        13284                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        28291                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3369525                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2436200                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43687                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 260722                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             839298                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               958692                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       839298                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.975800                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.975800                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.336044                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.336044                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5053644                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1424074                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1254302                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          197462                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       161816                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        21164                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        81479                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           75549                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           20016                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          934                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1894073                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1128973                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             197462                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        95565                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               247103                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          60708                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         89880                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           118355                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        21026                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2270202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.608902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.959376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2023099     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           25974      1.14%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           30647      1.35%     91.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           16960      0.75%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           19209      0.85%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           10838      0.48%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            7559      0.33%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           19526      0.86%     94.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          116390      5.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2270202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.079061                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.452026                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1878523                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       105983                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           245054                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1834                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         38804                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        31980                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          342                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1377998                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1864                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         38804                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1881740                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          14462                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        82940                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           243639                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         8613                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1376436                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents          1941                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4189                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1914528                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6407312                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6407312                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1605221                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          309303                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          351                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          195                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            24994                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       132042                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        70609                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1692                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        15485                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1372713                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          351                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1289126                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1813                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       188788                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       438331                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           39                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2270202                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.567846                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.261181                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1728325     76.13%     76.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       217740      9.59%     85.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       116611      5.14%     90.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        80809      3.56%     94.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        71224      3.14%     97.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        36569      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6         8743      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         5910      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         4271      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2270202                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            337     11.44%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1320     44.82%     56.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1288     43.74%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1079800     83.76%     83.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        20127      1.56%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          156      0.01%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       118951      9.23%     94.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        70092      5.44%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1289126                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.516149                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2945                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002284                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4853212                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1561887                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1266022                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1292071                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         3307                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        25780                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1883                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           66                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         38804                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          10244                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          992                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1373067                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          254                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       132042                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        70609                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          195                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           681                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11659                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        12242                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        23901                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1268829                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       111423                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        20297                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              181492                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          176496                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             70069                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.508023                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1266092                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1266022                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           753850                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1976324                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.506899                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381440                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       942336                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1156231                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       216838                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          312                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        21134                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2231398                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.518164                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.336414                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1759233     78.84%     78.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       219082      9.82%     88.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        91756      4.11%     92.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        54808      2.46%     95.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        38124      1.71%     96.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        24713      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        13061      0.59%     98.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        10182      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        20439      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2231398                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       942336                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1156231                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                174988                       # Number of memory references committed
system.switch_cpus2.commit.loads               106262                       # Number of loads committed
system.switch_cpus2.commit.membars                156                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            165436                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1042479                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        23548                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        20439                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3584028                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2784948                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31003                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 227381                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             942336                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1156231                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       942336                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.650417                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.650417                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.377299                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.377299                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5722277                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1759731                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1283861                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           312                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          197501                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       161843                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        21166                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        81491                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           75560                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           20020                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          935                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1894519                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1129293                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             197501                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        95580                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               247157                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          60733                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         90300                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           118383                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        21031                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2271140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.608800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.959240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2023983     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           25980      1.14%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           30648      1.35%     91.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           16962      0.75%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           19212      0.85%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           10842      0.48%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            7564      0.33%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           19527      0.86%     94.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          116422      5.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2271140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.079077                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.452154                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1878923                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       106450                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           245107                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1834                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         38822                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        31988                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          342                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1378329                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1864                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         38822                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1882143                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          14572                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        83293                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           243687                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         8619                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1376742                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          1939                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4195                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1914859                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6408744                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6408744                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1605429                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          309429                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          353                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          197                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            25032                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       132097                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        70649                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1693                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        15485                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1373013                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          353                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1289371                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1814                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       188900                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       438604                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2271140                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.567720                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.261050                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1729140     76.14%     76.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       217799      9.59%     85.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       116647      5.14%     90.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        80823      3.56%     94.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        71229      3.14%     97.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        36573      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         8746      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         5912      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         4271      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2271140                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            337     11.40%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1326     44.86%     56.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1293     43.74%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1079951     83.76%     83.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        20135      1.56%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          156      0.01%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       119000      9.23%     94.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        70129      5.44%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1289371                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.516248                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2956                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002293                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4854652                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1562301                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1266260                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1292327                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3309                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        25801                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1893                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           68                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         38822                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          10344                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles          990                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1373369                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          262                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       132097                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        70649                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          197                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           679                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        11659                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12247                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        23906                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1269072                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       111470                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        20299                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              181576                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          176516                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             70106                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.508120                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1266330                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1266260                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           754002                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1976601                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.506994                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381464                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       942515                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1156422                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       216950                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          312                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        21139                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2232318                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.518036                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.336262                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1760065     78.84%     78.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       219122      9.82%     88.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        91784      4.11%     92.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        54818      2.46%     95.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        38125      1.71%     96.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        24716      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        13061      0.59%     98.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        10184      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        20443      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2232318                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       942515                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1156422                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                175051                       # Number of memory references committed
system.switch_cpus3.commit.loads               106296                       # Number of loads committed
system.switch_cpus3.commit.membars                156                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            165453                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1042657                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        23549                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        20443                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3585247                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2785571                       # The number of ROB writes
system.switch_cpus3.timesIdled                  31017                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 226443                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             942515                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1156422                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       942515                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.649913                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.649913                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.377371                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.377371                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5723470                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1759975                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1284260                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           314                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          203201                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       166158                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        21631                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        81400                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           77474                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           20498                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          965                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1950979                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1136888                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             203201                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        97972                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               235755                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          59698                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         56088                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines           120922                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        21504                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2280646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.612030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.957893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2044891     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           10948      0.48%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           16896      0.74%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           23023      1.01%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           24149      1.06%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           20544      0.90%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           10757      0.47%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           17348      0.76%     95.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          112090      4.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2280646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081359                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.455195                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1931215                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        76297                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           235182                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          356                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         37592                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        33354                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1392625                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1270                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         37592                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1936835                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          16128                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        47639                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           229922                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        12526                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1391515                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          1780                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         5420                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1943413                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6467367                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6467367                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1655605                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          287797                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          334                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          172                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            39185                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       130743                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        69691                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          839                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        32305                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1389009                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1310422                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          292                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       169082                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       409320                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2280646                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.574584                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.258685                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1713953     75.15%     75.15% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       242560     10.64%     85.79% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       120971      5.30%     91.09% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        82240      3.61%     94.70% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        65198      2.86%     97.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        27476      1.20%     98.76% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        17970      0.79%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         9016      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1262      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2280646                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            292     12.44%     12.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           865     36.86%     49.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1190     50.70%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1102977     84.17%     84.17% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        19437      1.48%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          162      0.01%     85.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       118434      9.04%     94.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        69412      5.30%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1310422                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.524676                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2347                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001791                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4904129                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1558442                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1288630                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1312769                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2801                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        23173                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1290                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         37592                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          13513                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1171                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1389352                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       130743                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        69691                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          172                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           983                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        11684                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        12816                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        24500                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1290748                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       111537                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        19674                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              180933                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          183117                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             69396                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.516799                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1288699                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1288630                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           740811                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1994945                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.515951                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371344                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       964908                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1187285                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       202058                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          329                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        21678                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2243054                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.529316                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.356781                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1744979     77.79%     77.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       252306     11.25%     89.04% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        90097      4.02%     93.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        43111      1.92%     94.98% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        43400      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        21536      0.96%     97.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        14256      0.64%     98.51% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         8316      0.37%     98.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        25053      1.12%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2243054                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       964908                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1187285                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                175962                       # Number of memory references committed
system.switch_cpus4.commit.loads               107561                       # Number of loads committed
system.switch_cpus4.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            171182                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1069745                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        24446                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        25053                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3607331                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2816294                       # The number of ROB writes
system.switch_cpus4.timesIdled                  31410                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 216937                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             964908                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1187285                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       964908                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.588416                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.588416                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.386337                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.386337                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5805920                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1797521                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1290921                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          187963                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       164963                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        17174                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       114543                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          111198                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           12486                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          570                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1918786                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1065964                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             187963                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       123684                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               234890                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          55701                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         43975                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           118155                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        16707                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2236086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.542569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.810481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2001196     89.50%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           32749      1.46%     90.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           19709      0.88%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           32085      1.43%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           12293      0.55%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           29411      1.32%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            5373      0.24%     95.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            9815      0.44%     95.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8           93455      4.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2236086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.075258                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.426798                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1904117                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        59350                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           234256                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          281                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         38078                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        20093                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          357                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1209022                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1403                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         38078                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1906090                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          32169                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        21484                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           232370                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         5891                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1206616                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          1014                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         4169                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1601419                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      5495987                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      5495987                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1264826                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          336593                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          173                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            16047                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       201703                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        38737                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          370                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         8726                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1198177                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          172                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1110128                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1169                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       237542                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       505020                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.issued_per_cycle::samples      2236086                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.496460                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.123583                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1754050     78.44%     78.44% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       158735      7.10%     85.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       149976      6.71%     92.25% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        90386      4.04%     96.29% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        52149      2.33%     98.62% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        14086      0.63%     99.25% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        15989      0.72%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7          397      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8          318      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2236086                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           2219     59.11%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           843     22.46%     81.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          692     18.43%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       880705     79.33%     79.33% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult         9612      0.87%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           87      0.01%     80.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     80.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       181484     16.35%     96.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        38240      3.44%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1110128                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.444481                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3754                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.003382                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4461265                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1435900                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1078647                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1113882                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         1137                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        46111                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1425                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         38078                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          26554                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles          784                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1198349                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           64                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       201703                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        38737                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           86                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           461                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        10076                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         8198                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        18274                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1092868                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       177934                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        17260                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              216163                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          163804                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             38229                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.437570                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1079163                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1078647                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           649445                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1483755                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.431876                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.437704                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       838826                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps       958094                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       240294                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        16903                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2198008                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.435892                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.294059                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1833631     83.42%     83.42% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       148150      6.74%     90.16% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        89671      4.08%     94.24% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        29713      1.35%     95.59% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        45958      2.09%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        10101      0.46%     98.14% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         6646      0.30%     98.45% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         5854      0.27%     98.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        28284      1.29%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2198008                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       838826                       # Number of instructions committed
system.switch_cpus5.commit.committedOps        958094                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                192904                       # Number of memory references committed
system.switch_cpus5.commit.loads               155592                       # Number of loads committed
system.switch_cpus5.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            145585                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           841549                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        13272                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        28284                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3368112                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2434874                       # The number of ROB writes
system.switch_cpus5.timesIdled                  43675                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 261497                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             838826                       # Number of Instructions Simulated
system.switch_cpus5.committedOps               958094                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       838826                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.977474                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.977474                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.335855                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.335855                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5050836                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1423295                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1253663                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          197518                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       161847                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        21170                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        81526                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           75587                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           20026                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          938                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1895092                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1129594                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             197518                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        95613                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               247217                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          60691                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         90239                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           118385                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21009                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2271693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.608814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.959288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2024476     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           25988      1.14%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           30651      1.35%     91.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           16964      0.75%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           19228      0.85%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           10844      0.48%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            7541      0.33%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           19530      0.86%     94.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          116471      5.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2271693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.079084                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.452275                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1879543                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       106341                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           245167                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1835                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         38803                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        32000                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          342                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1378706                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1864                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         38803                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1882762                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          14812                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        82970                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           243776                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         8566                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1377128                       # Number of instructions processed by rename
system.switch_cpus6.rename.IQFullEvents          1938                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4168                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      1915701                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6410881                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6410881                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1606594                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          309104                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          355                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          198                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            24883                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       132082                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        70685                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1693                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        15485                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1373548                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1289999                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1816                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       188710                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       438135                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2271693                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.567858                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.261166                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1729393     76.13%     76.13% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       217982      9.60%     85.72% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       116671      5.14%     90.86% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        80841      3.56%     94.42% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        71277      3.14%     97.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        36591      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6         8751      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         5913      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         4274      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2271693                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            338     11.40%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1329     44.84%     56.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1297     43.76%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1080531     83.76%     83.76% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        20135      1.56%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          156      0.01%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       119011      9.23%     94.56% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        70166      5.44%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1289999                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.516499                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               2964                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002298                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4856471                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1562649                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1266909                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1292963                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         3310                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        25752                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1893                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked           40                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         38803                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          10641                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          991                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1373907                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          150                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       132082                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        70685                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          198                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           680                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11663                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        12248                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        23911                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1269696                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       111477                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        20303                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              181620                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          176581                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             70143                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.508370                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1266980                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1266909                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           754478                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1977745                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.507254                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381484                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       943182                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1157149                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       216761                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        21144                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2232890                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.518229                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.336437                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1760295     78.83%     78.83% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       219344      9.82%     88.66% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        91799      4.11%     92.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        54841      2.46%     95.23% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        38178      1.71%     96.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        24722      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        13065      0.59%     98.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        10196      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        20450      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2232890                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       943182                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1157149                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                175122                       # Number of memory references committed
system.switch_cpus6.commit.loads               106330                       # Number of loads committed
system.switch_cpus6.commit.membars                158                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            165517                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1043331                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        23555                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        20450                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3586350                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2786628                       # The number of ROB writes
system.switch_cpus6.timesIdled                  31001                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 225890                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             943182                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1157149                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       943182                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.648039                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.648039                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.377638                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.377638                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5726481                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1761062                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1284635                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           316                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          174456                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       142403                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        18559                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        70763                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           66067                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           17360                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          833                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1685657                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1032131                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             174456                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        83427                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               211638                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          58326                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        105823                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           105477                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        18569                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2042213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.614325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.975425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         1830575     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           11234      0.55%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           17648      0.86%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           26690      1.31%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           11001      0.54%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           12999      0.64%     93.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           13982      0.68%     94.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7            9580      0.47%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          108504      5.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2042213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.069850                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.413252                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1664102                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       128022                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           210027                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1269                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         38792                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        28155                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          305                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1250782                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1098                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         38792                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1668414                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          44566                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        70335                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           207083                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        13020                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1247707                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          774                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2468                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         6544                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents          956                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      1708763                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      5814940                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      5814940                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1403287                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          305468                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          272                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          144                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            38061                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       126426                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        69459                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         3380                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        13362                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1243045                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          272                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1158541                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1901                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       192591                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       448571                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2042213                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.567297                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.253610                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1548495     75.82%     75.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       200259      9.81%     85.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       110778      5.42%     91.05% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        72842      3.57%     94.62% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        66120      3.24%     97.86% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        20480      1.00%     98.86% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        14683      0.72%     99.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         5226      0.26%     99.84% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         3330      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2042213                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            350     12.55%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1142     40.95%     53.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1297     46.50%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       954200     82.36%     82.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        21367      1.84%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          128      0.01%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       114822      9.91%     94.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        68024      5.87%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1158541                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.463865                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2789                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002407                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4363985                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1435973                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1136941                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1161330                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         5477                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        27143                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         4452                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          889                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         38792                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          32661                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1504                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1243317                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          515                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       126426                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        69459                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          144                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           840                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           40                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect         9936                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        11554                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        21490                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1141342                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       108574                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        17199                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              176465                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          154747                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             67891                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.456979                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1137049                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1136941                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           674017                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1709128                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.455217                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.394363                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       840678                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1025107                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       219141                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          256                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        18877                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2003421                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.511678                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.360313                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1588204     79.27%     79.27% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       197572      9.86%     89.14% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        82031      4.09%     93.23% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        42070      2.10%     95.33% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        31411      1.57%     96.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        17954      0.90%     97.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        11148      0.56%     98.35% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         9287      0.46%     98.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        23744      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2003421                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       840678                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1025107                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                164290                       # Number of memory references committed
system.switch_cpus7.commit.loads                99283                       # Number of loads committed
system.switch_cpus7.commit.membars                128                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            142284                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts           926856                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        19992                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        23744                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3223925                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2527299                       # The number of ROB writes
system.switch_cpus7.timesIdled                  30254                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 455370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             840678                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1025107                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       840678                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.970915                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.970915                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.336597                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.336597                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5179815                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1555296                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1184784                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           256                       # number of misc regfile writes
system.l20.replacements                            84                       # number of replacements
system.l20.tagsinuse                      4094.870677                       # Cycle average of tags in use
system.l20.total_refs                          180653                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4179                       # Sample count of references to valid blocks.
system.l20.avg_refs                         43.228763                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          135.870677                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    17.216053                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    29.569550                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3912.214397                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.033172                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004203                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.007219                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.955130                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999724                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          285                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    287                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l20.Writeback_hits::total                   89                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          288                       # number of demand (read+write) hits
system.l20.demand_hits::total                     290                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          288                       # number of overall hits
system.l20.overall_hits::total                    290                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           27                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data           57                       # number of ReadReq misses
system.l20.ReadReq_misses::total                   84                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           27                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data           57                       # number of demand (read+write) misses
system.l20.demand_misses::total                    84                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           27                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data           57                       # number of overall misses
system.l20.overall_misses::total                   84                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     47079182                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     31071383                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       78150565                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     47079182                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     31071383                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        78150565                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     47079182                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     31071383                       # number of overall miss cycles
system.l20.overall_miss_latency::total       78150565                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           29                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          342                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                371                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           29                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          345                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 374                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           29                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          345                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                374                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.166667                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.226415                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.165217                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.224599                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.165217                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.224599                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1743673.407407                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 545111.982456                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 930363.869048                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1743673.407407                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 545111.982456                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 930363.869048                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1743673.407407                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 545111.982456                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 930363.869048                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  44                       # number of writebacks
system.l20.writebacks::total                       44                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data           57                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total              84                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data           57                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total               84                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data           57                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total              84                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     45139858                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     26977824                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     72117682                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     45139858                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     26977824                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     72117682                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     45139858                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     26977824                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     72117682                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.166667                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.226415                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.165217                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.224599                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.165217                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.224599                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1671846.592593                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 473295.157895                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 858543.833333                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1671846.592593                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 473295.157895                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 858543.833333                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1671846.592593                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 473295.157895                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 858543.833333                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           172                       # number of replacements
system.l21.tagsinuse                      4095.972553                       # Cycle average of tags in use
system.l21.total_refs                           73962                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4268                       # Sample count of references to valid blocks.
system.l21.avg_refs                         17.329428                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           78.972553                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.269063                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    92.175313                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3912.555624                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019280                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002995                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.022504                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.955214                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999993                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          314                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    314                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks              48                       # number of Writeback hits
system.l21.Writeback_hits::total                   48                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          314                       # number of demand (read+write) hits
system.l21.demand_hits::total                     314                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          314                       # number of overall hits
system.l21.overall_hits::total                    314                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          159                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  172                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          159                       # number of demand (read+write) misses
system.l21.demand_misses::total                   172                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          159                       # number of overall misses
system.l21.overall_misses::total                  172                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      6253244                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     70091681                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       76344925                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      6253244                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     70091681                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        76344925                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      6253244                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     70091681                       # number of overall miss cycles
system.l21.overall_miss_latency::total       76344925                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          473                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                486                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks           48                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total               48                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          473                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 486                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          473                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                486                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.336152                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.353909                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.336152                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.353909                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.336152                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.353909                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 481018.769231                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 440828.182390                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 443865.843023                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 481018.769231                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 440828.182390                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 443865.843023                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 481018.769231                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 440828.182390                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 443865.843023                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  25                       # number of writebacks
system.l21.writebacks::total                       25                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          159                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             172                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          159                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              172                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          159                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             172                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      5314469                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     58594313                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     63908782                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      5314469                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     58594313                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     63908782                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      5314469                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     58594313                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     63908782                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.336152                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.353909                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.336152                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.353909                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.336152                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.353909                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 408805.307692                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 368517.691824                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 371562.686047                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 408805.307692                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 368517.691824                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 371562.686047                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 408805.307692                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 368517.691824                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 371562.686047                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           116                       # number of replacements
system.l22.tagsinuse                      4095.017937                       # Cycle average of tags in use
system.l22.total_refs                          259831                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4212                       # Sample count of references to valid blocks.
system.l22.avg_refs                         61.688272                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          257.908831                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.606287                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    54.797387                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3767.705432                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.062966                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003566                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.013378                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.919850                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999760                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data          372                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    372                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             201                       # number of Writeback hits
system.l22.Writeback_hits::total                  201                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data          372                       # number of demand (read+write) hits
system.l22.demand_hits::total                     372                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data          372                       # number of overall hits
system.l22.overall_hits::total                    372                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          101                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  116                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          101                       # number of demand (read+write) misses
system.l22.demand_misses::total                   116                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          101                       # number of overall misses
system.l22.overall_misses::total                  116                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      6823385                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     52440700                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       59264085                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      6823385                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     52440700                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        59264085                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      6823385                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     52440700                       # number of overall miss cycles
system.l22.overall_miss_latency::total       59264085                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          473                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                488                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          201                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              201                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          473                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 488                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          473                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                488                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.213531                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.237705                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.213531                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.237705                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.213531                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.237705                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 454892.333333                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 519214.851485                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 510897.284483                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 454892.333333                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 519214.851485                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 510897.284483                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 454892.333333                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 519214.851485                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 510897.284483                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  82                       # number of writebacks
system.l22.writebacks::total                       82                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          101                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             116                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          101                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              116                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          101                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             116                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      5746385                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     45188900                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     50935285                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      5746385                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     45188900                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     50935285                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      5746385                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     45188900                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     50935285                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.213531                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.237705                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.213531                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.237705                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.213531                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.237705                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 383092.333333                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 447414.851485                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 439097.284483                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 383092.333333                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 447414.851485                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 439097.284483                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 383092.333333                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 447414.851485                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 439097.284483                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           116                       # number of replacements
system.l23.tagsinuse                      4095.015621                       # Cycle average of tags in use
system.l23.total_refs                          259832                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4212                       # Sample count of references to valid blocks.
system.l23.avg_refs                         61.688509                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          257.909347                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    14.602800                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    54.754735                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3767.748738                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.062966                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003565                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.013368                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.919861                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999760                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data          373                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    373                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             201                       # number of Writeback hits
system.l23.Writeback_hits::total                  201                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data          373                       # number of demand (read+write) hits
system.l23.demand_hits::total                     373                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data          373                       # number of overall hits
system.l23.overall_hits::total                    373                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          102                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  117                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          102                       # number of demand (read+write) misses
system.l23.demand_misses::total                   117                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          102                       # number of overall misses
system.l23.overall_misses::total                  117                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      6421951                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     52497524                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       58919475                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      6421951                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     52497524                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        58919475                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      6421951                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     52497524                       # number of overall miss cycles
system.l23.overall_miss_latency::total       58919475                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           15                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          475                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                490                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          201                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              201                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           15                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          475                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 490                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           15                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          475                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                490                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.214737                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.238776                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.214737                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.238776                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.214737                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.238776                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 428130.066667                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 514681.607843                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 503585.256410                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 428130.066667                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 514681.607843                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 503585.256410                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 428130.066667                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 514681.607843                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 503585.256410                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  82                       # number of writebacks
system.l23.writebacks::total                       82                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           15                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          102                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             117                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           15                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          102                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              117                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           15                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          102                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             117                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      5344951                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     45230531                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     50575482                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      5344951                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     45230531                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     50575482                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      5344951                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     45230531                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     50575482                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.214737                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.238776                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.214737                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.238776                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.214737                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.238776                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 356330.066667                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 443436.578431                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 432269.076923                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 356330.066667                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 443436.578431                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 432269.076923                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 356330.066667                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 443436.578431                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 432269.076923                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           108                       # number of replacements
system.l24.tagsinuse                      4094.569110                       # Cycle average of tags in use
system.l24.total_refs                          192885                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4204                       # Sample count of references to valid blocks.
system.l24.avg_refs                         45.881304                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           90.582780                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    26.380920                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    44.511516                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3933.093895                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.022115                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.006441                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.010867                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.960228                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999651                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data          321                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    322                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks              96                       # number of Writeback hits
system.l24.Writeback_hits::total                   96                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data          324                       # number of demand (read+write) hits
system.l24.demand_hits::total                     325                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data          324                       # number of overall hits
system.l24.overall_hits::total                    325                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           27                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data           81                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  108                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           27                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data           81                       # number of demand (read+write) misses
system.l24.demand_misses::total                   108                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           27                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data           81                       # number of overall misses
system.l24.overall_misses::total                  108                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     28643322                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     36658258                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       65301580                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     28643322                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     36658258                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        65301580                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     28643322                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     36658258                       # number of overall miss cycles
system.l24.overall_miss_latency::total       65301580                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           28                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          402                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                430                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks           96                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total               96                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           28                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          405                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 433                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           28                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          405                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                433                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.201493                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.251163                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.200000                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.249423                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.200000                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.249423                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1060863.777778                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 452571.086420                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 604644.259259                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1060863.777778                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 452571.086420                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 604644.259259                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1060863.777778                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 452571.086420                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 604644.259259                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  63                       # number of writebacks
system.l24.writebacks::total                       63                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data           81                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             108                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data           81                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              108                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data           81                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             108                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     26703359                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     30838869                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     57542228                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     26703359                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     30838869                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     57542228                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     26703359                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     30838869                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     57542228                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.201493                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.251163                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.200000                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.249423                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.200000                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.249423                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 989013.296296                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 380726.777778                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 532798.407407                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 989013.296296                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 380726.777778                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 532798.407407                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 989013.296296                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 380726.777778                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 532798.407407                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           172                       # number of replacements
system.l25.tagsinuse                      4095.973002                       # Cycle average of tags in use
system.l25.total_refs                           73962                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4268                       # Sample count of references to valid blocks.
system.l25.avg_refs                         17.329428                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           78.973002                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    12.274708                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data    92.275122                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3912.450171                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.019281                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.002997                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.022528                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.955188                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999993                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.data          314                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    314                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks              48                       # number of Writeback hits
system.l25.Writeback_hits::total                   48                       # number of Writeback hits
system.l25.demand_hits::switch_cpus5.data          314                       # number of demand (read+write) hits
system.l25.demand_hits::total                     314                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.data          314                       # number of overall hits
system.l25.overall_hits::total                    314                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           13                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          159                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  172                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           13                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          159                       # number of demand (read+write) misses
system.l25.demand_misses::total                   172                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           13                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          159                       # number of overall misses
system.l25.overall_misses::total                  172                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst      5101360                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data     70466259                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total       75567619                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst      5101360                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data     70466259                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total        75567619                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst      5101360                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data     70466259                       # number of overall miss cycles
system.l25.overall_miss_latency::total       75567619                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           13                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          473                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                486                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks           48                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total               48                       # number of Writeback accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           13                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          473                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 486                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           13                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          473                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                486                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.336152                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.353909                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.336152                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.353909                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.336152                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.353909                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 392412.307692                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 443184.018868                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 439346.622093                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 392412.307692                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 443184.018868                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 439346.622093                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 392412.307692                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 443184.018868                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 439346.622093                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  25                       # number of writebacks
system.l25.writebacks::total                       25                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          159                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             172                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          159                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              172                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          159                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             172                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst      4167366                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data     59047027                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total     63214393                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst      4167366                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data     59047027                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total     63214393                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst      4167366                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data     59047027                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total     63214393                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.336152                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.353909                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.336152                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.353909                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.336152                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.353909                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 320566.615385                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 371364.949686                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 367525.540698                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 320566.615385                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 371364.949686                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 367525.540698                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 320566.615385                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 371364.949686                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 367525.540698                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           117                       # number of replacements
system.l26.tagsinuse                      4095.016977                       # Cycle average of tags in use
system.l26.total_refs                          259832                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4213                       # Sample count of references to valid blocks.
system.l26.avg_refs                         61.673867                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          257.907410                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    14.600660                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data    54.804367                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3767.704540                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.062966                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003565                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.013380                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.919850                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999760                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.data          373                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    373                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             201                       # number of Writeback hits
system.l26.Writeback_hits::total                  201                       # number of Writeback hits
system.l26.demand_hits::switch_cpus6.data          373                       # number of demand (read+write) hits
system.l26.demand_hits::total                     373                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.data          373                       # number of overall hits
system.l26.overall_hits::total                    373                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           15                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          102                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  117                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           15                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          102                       # number of demand (read+write) misses
system.l26.demand_misses::total                   117                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           15                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          102                       # number of overall misses
system.l26.overall_misses::total                  117                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst      7158940                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     51428866                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total       58587806                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst      7158940                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     51428866                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total        58587806                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst      7158940                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     51428866                       # number of overall miss cycles
system.l26.overall_miss_latency::total       58587806                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           15                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          475                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                490                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          201                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              201                       # number of Writeback accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           15                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          475                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 490                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           15                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          475                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                490                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.214737                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.238776                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.214737                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.238776                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.214737                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.238776                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 477262.666667                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 504204.568627                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 500750.478632                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 477262.666667                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 504204.568627                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 500750.478632                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 477262.666667                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 504204.568627                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 500750.478632                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  82                       # number of writebacks
system.l26.writebacks::total                       82                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           15                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          102                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             117                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           15                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          102                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              117                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           15                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          102                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             117                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst      6081940                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     44100813                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     50182753                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst      6081940                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     44100813                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     50182753                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst      6081940                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     44100813                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     50182753                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.214737                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.238776                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.214737                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.238776                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.214737                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.238776                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 405462.666667                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 432360.911765                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 428912.418803                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 405462.666667                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 432360.911765                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 428912.418803                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 405462.666667                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 432360.911765                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 428912.418803                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           480                       # number of replacements
system.l27.tagsinuse                      4091.724845                       # Cycle average of tags in use
system.l27.total_refs                          317594                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4573                       # Sample count of references to valid blocks.
system.l27.avg_refs                         69.449814                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          290.757171                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    12.468681                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   195.798697                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3592.700295                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.070986                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003044                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.047802                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.877124                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.998956                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.data          464                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    464                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             471                       # number of Writeback hits
system.l27.Writeback_hits::total                  471                       # number of Writeback hits
system.l27.demand_hits::switch_cpus7.data          464                       # number of demand (read+write) hits
system.l27.demand_hits::total                     464                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.data          464                       # number of overall hits
system.l27.overall_hits::total                    464                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           13                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          418                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  431                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data           45                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                 45                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           13                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          463                       # number of demand (read+write) misses
system.l27.demand_misses::total                   476                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           13                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          463                       # number of overall misses
system.l27.overall_misses::total                  476                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst      4641953                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    224991849                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      229633802                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data     22728228                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total     22728228                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst      4641953                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    247720077                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       252362030                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst      4641953                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    247720077                       # number of overall miss cycles
system.l27.overall_miss_latency::total      252362030                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           13                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          882                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                895                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          471                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              471                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           45                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               45                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           13                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          927                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 940                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           13                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          927                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                940                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.473923                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.481564                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.499461                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.506383                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.499461                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.506383                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 357073.307692                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 538258.011962                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 532793.044084                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data 505071.733333                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total 505071.733333                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 357073.307692                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 535032.563715                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 530172.331933                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 357073.307692                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 535032.563715                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 530172.331933                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 279                       # number of writebacks
system.l27.writebacks::total                      279                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          418                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             431                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data           45                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total            45                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          463                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              476                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          463                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             476                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst      3707708                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    194961785                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    198669493                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data     19494576                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total     19494576                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst      3707708                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    214456361                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    218164069                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst      3707708                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    214456361                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    218164069                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.473923                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.481564                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data            1                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.499461                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.506383                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.499461                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.506383                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 285208.307692                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 466415.753589                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 460950.099768                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 433212.800000                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total 433212.800000                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 285208.307692                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 463188.684665                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 458327.876050                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 285208.307692                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 463188.684665                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 458327.876050                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               473.034901                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750130181                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1549855.745868                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    18.034901                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.028902                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.758069                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       122214                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         122214                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       122214                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          122214                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       122214                       # number of overall hits
system.cpu0.icache.overall_hits::total         122214                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.cpu0.icache.overall_misses::total           42                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     75140431                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     75140431                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     75140431                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     75140431                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     75140431                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     75140431                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       122256                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       122256                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       122256                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       122256                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       122256                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       122256                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000344                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000344                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000344                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000344                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000344                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000344                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1789057.880952                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1789057.880952                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1789057.880952                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1789057.880952                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1789057.880952                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1789057.880952                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       516349                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 258174.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           29                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     47433192                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     47433192                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     47433192                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     47433192                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     47433192                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     47433192                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000237                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000237                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1635627.310345                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1635627.310345                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1635627.310345                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1635627.310345                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1635627.310345                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1635627.310345                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   345                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               108893299                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   601                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              181186.853577                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   117.510517                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   138.489483                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.459025                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.540975                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        96276                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          96276                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70544                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70544                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          177                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          172                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       166820                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          166820                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       166820                       # number of overall hits
system.cpu0.dcache.overall_hits::total         166820                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          848                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          848                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           12                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          860                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           860                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          860                       # number of overall misses
system.cpu0.dcache.overall_misses::total          860                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    117104816                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    117104816                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       993479                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       993479                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    118098295                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    118098295                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    118098295                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    118098295                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97124                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97124                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       167680                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       167680                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       167680                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       167680                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008731                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008731                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005129                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005129                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005129                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005129                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 138095.301887                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 138095.301887                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82789.916667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82789.916667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 137323.598837                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 137323.598837                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 137323.598837                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 137323.598837                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu0.dcache.writebacks::total               89                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          506                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          506                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          515                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          515                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          515                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          515                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          342                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          345                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          345                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     50098440                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     50098440                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       208449                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       208449                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     50306889                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     50306889                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     50306889                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     50306889                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002057                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002057                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002057                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002057                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146486.666667                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 146486.666667                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        69483                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        69483                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 145817.069565                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 145817.069565                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 145817.069565                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 145817.069565                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               538.268161                       # Cycle average of tags in use
system.cpu1.icache.total_refs               643365232                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1193627.517625                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.268161                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          526                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.019661                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.842949                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.862609                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       118196                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         118196                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       118196                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          118196                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       118196                       # number of overall hits
system.cpu1.icache.overall_hits::total         118196                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6931910                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6931910                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6931910                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6931910                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6931910                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6931910                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       118210                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       118210                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       118210                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       118210                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       118210                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       118210                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000118                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000118                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000118                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000118                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000118                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000118                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 495136.428571                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 495136.428571                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 495136.428571                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 495136.428571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 495136.428571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 495136.428571                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6361144                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6361144                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6361144                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6361144                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6361144                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6361144                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000110                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000110                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000110                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000110                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000110                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000110                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 489318.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 489318.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 489318.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 489318.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 489318.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 489318.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   473                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               150637190                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   729                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              206635.377229                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   143.545982                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   112.454018                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.560726                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.439274                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       159884                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         159884                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        37198                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         37198                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           86                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           86                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       197082                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          197082                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       197082                       # number of overall hits
system.cpu1.dcache.overall_hits::total         197082                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1673                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1673                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1673                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1673                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1673                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1673                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    411353464                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    411353464                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    411353464                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    411353464                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    411353464                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    411353464                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       161557                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       161557                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        37198                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        37198                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       198755                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       198755                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       198755                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       198755                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010355                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010355                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008417                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008417                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008417                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008417                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 245877.742977                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 245877.742977                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 245877.742977                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 245877.742977                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 245877.742977                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 245877.742977                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           48                       # number of writebacks
system.cpu1.dcache.writebacks::total               48                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1200                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1200                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1200                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1200                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1200                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1200                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          473                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          473                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          473                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          473                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          473                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          473                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     91982459                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     91982459                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     91982459                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     91982459                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     91982459                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     91982459                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002928                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002928                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002380                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002380                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002380                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002380                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 194466.086681                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 194466.086681                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 194466.086681                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 194466.086681                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 194466.086681                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 194466.086681                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               496.605253                       # Cycle average of tags in use
system.cpu2.icache.total_refs               747245613                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1503512.299799                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.605253                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.023406                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.795842                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       118336                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         118336                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       118336                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          118336                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       118336                       # number of overall hits
system.cpu2.icache.overall_hits::total         118336                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8538124                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8538124                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8538124                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8538124                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8538124                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8538124                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       118355                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       118355                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       118355                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       118355                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       118355                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       118355                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000161                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000161                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000161                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000161                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000161                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000161                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 449374.947368                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 449374.947368                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 449374.947368                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 449374.947368                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 449374.947368                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 449374.947368                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6948091                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6948091                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6948091                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6948091                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6948091                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6948091                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 463206.066667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 463206.066667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 463206.066667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 463206.066667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 463206.066667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 463206.066667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   473                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               117746839                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   729                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              161518.297668                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   158.592426                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    97.407574                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.619502                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.380498                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        81502                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          81502                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        68299                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         68299                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          173                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          173                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          156                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          156                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       149801                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          149801                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       149801                       # number of overall hits
system.cpu2.dcache.overall_hits::total         149801                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1642                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1642                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           99                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           99                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1741                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1741                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1741                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1741                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    349256187                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    349256187                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     44113354                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     44113354                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    393369541                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    393369541                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    393369541                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    393369541                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        83144                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        83144                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        68398                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        68398                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          156                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          156                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       151542                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       151542                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       151542                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       151542                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.019749                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.019749                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.001447                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001447                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011489                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011489                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011489                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011489                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 212701.697320                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 212701.697320                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 445589.434343                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 445589.434343                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 225944.595635                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 225944.595635                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 225944.595635                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 225944.595635                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       788790                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       262930                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          201                       # number of writebacks
system.cpu2.dcache.writebacks::total              201                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1169                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1169                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           99                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           99                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1268                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1268                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1268                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1268                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          473                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          473                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          473                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          473                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          473                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          473                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     77576412                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     77576412                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     77576412                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     77576412                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     77576412                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     77576412                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005689                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005689                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003121                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003121                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003121                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003121                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 164009.327696                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 164009.327696                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 164009.327696                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 164009.327696                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 164009.327696                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 164009.327696                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.601766                       # Cycle average of tags in use
system.cpu3.icache.total_refs               747245641                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1503512.356137                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    14.601766                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.023400                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.795836                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       118364                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         118364                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       118364                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          118364                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       118364                       # number of overall hits
system.cpu3.icache.overall_hits::total         118364                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8223700                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8223700                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8223700                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8223700                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8223700                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8223700                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       118383                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       118383                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       118383                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       118383                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       118383                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       118383                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000160                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000160                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000160                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000160                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000160                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000160                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 432826.315789                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 432826.315789                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 432826.315789                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 432826.315789                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 432826.315789                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 432826.315789                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           15                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           15                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           15                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6546701                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6546701                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6546701                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6546701                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6546701                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6546701                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 436446.733333                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 436446.733333                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 436446.733333                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 436446.733333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 436446.733333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 436446.733333                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   474                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               117746892                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   730                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              161297.112329                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   158.507106                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    97.492894                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.619168                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.380832                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        81542                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          81542                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        68311                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         68311                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          174                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          174                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          156                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          156                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       149853                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          149853                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       149853                       # number of overall hits
system.cpu3.dcache.overall_hits::total         149853                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1644                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1644                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          116                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          116                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1760                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1760                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1760                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1760                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    349419627                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    349419627                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     43948186                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     43948186                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    393367813                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    393367813                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    393367813                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    393367813                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        83186                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        83186                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        68427                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        68427                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          156                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          156                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       151613                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       151613                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       151613                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       151613                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.019763                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019763                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.001695                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001695                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011609                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011609                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011609                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011609                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 212542.352190                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 212542.352190                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 378863.672414                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 378863.672414                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 223504.439205                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 223504.439205                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 223504.439205                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 223504.439205                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       813181                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 271060.333333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          201                       # number of writebacks
system.cpu3.dcache.writebacks::total              201                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1169                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1169                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          116                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1285                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1285                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1285                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1285                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          475                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          475                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          475                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          475                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          475                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          475                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     77701096                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     77701096                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     77701096                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     77701096                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     77701096                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     77701096                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005710                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005710                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003133                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003133                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003133                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003133                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 163581.254737                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 163581.254737                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 163581.254737                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 163581.254737                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 163581.254737                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 163581.254737                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               502.364304                       # Cycle average of tags in use
system.cpu4.icache.total_refs               746682424                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1484458.099404                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    27.364304                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.043853                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.805071                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       120886                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         120886                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       120886                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          120886                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       120886                       # number of overall hits
system.cpu4.icache.overall_hits::total         120886                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.cpu4.icache.overall_misses::total           36                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     34718791                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     34718791                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     34718791                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     34718791                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     34718791                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     34718791                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       120922                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       120922                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       120922                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       120922                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       120922                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       120922                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000298                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000298                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000298                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000298                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000298                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000298                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 964410.861111                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 964410.861111                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 964410.861111                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 964410.861111                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 964410.861111                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 964410.861111                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            8                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            8                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           28                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           28                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     28938722                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     28938722                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     28938722                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     28938722                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     28938722                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     28938722                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000232                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000232                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000232                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000232                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1033525.785714                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 1033525.785714                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 1033525.785714                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 1033525.785714                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 1033525.785714                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 1033525.785714                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   405                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               112794087                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   661                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              170641.583964                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   158.582080                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    97.417920                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.619461                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.380539                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        81588                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          81588                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        68068                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         68068                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          165                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          164                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       149656                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          149656                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       149656                       # number of overall hits
system.cpu4.dcache.overall_hits::total         149656                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1319                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1319                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           14                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1333                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1333                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1333                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1333                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    225485596                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    225485596                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1156293                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1156293                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    226641889                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    226641889                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    226641889                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    226641889                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        82907                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        82907                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        68082                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        68082                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       150989                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       150989                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       150989                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       150989                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015909                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015909                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000206                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000206                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008828                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008828                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008828                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008828                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 170951.930250                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 170951.930250                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 82592.357143                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 82592.357143                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 170023.922731                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 170023.922731                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 170023.922731                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 170023.922731                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           96                       # number of writebacks
system.cpu4.dcache.writebacks::total               96                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          917                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          917                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           11                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          928                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          928                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          928                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          928                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          402                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          405                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          405                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          405                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          405                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     58173020                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     58173020                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     58365320                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     58365320                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     58365320                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     58365320                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004849                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004849                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002682                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002682                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002682                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002682                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 144709.004975                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 144709.004975                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 144111.901235                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 144111.901235                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 144111.901235                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 144111.901235                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               538.273811                       # Cycle average of tags in use
system.cpu5.icache.total_refs               643365177                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1193627.415584                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    12.273811                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          526                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.019670                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.842949                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.862618                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       118141                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         118141                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       118141                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          118141                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       118141                       # number of overall hits
system.cpu5.icache.overall_hits::total         118141                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.cpu5.icache.overall_misses::total           14                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      5624026                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5624026                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      5624026                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5624026                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      5624026                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5624026                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       118155                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       118155                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       118155                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       118155                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       118155                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       118155                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000118                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000118                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000118                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000118                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000118                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000118                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 401716.142857                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 401716.142857                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 401716.142857                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 401716.142857                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 401716.142857                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 401716.142857                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            1                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            1                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            1                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5209260                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5209260                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5209260                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5209260                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5209260                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5209260                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000110                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000110                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000110                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000110                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000110                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000110                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 400712.307692                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 400712.307692                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 400712.307692                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 400712.307692                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 400712.307692                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 400712.307692                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   473                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               150637081                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   729                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              206635.227709                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   143.674398                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   112.325602                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.561228                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.438772                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       159834                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         159834                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        37139                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         37139                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           86                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           86                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       196973                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          196973                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       196973                       # number of overall hits
system.cpu5.dcache.overall_hits::total         196973                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1673                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1673                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1673                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1673                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1673                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1673                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    411747384                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    411747384                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    411747384                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    411747384                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    411747384                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    411747384                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       161507                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       161507                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        37139                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        37139                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       198646                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       198646                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       198646                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       198646                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010359                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010359                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008422                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008422                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008422                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008422                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 246113.200239                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 246113.200239                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 246113.200239                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 246113.200239                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 246113.200239                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 246113.200239                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           48                       # number of writebacks
system.cpu5.dcache.writebacks::total               48                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1200                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1200                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1200                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1200                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1200                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1200                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          473                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          473                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          473                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          473                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          473                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          473                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     92342604                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     92342604                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     92342604                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     92342604                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     92342604                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     92342604                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002929                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002929                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002381                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002381                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002381                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002381                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 195227.492600                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 195227.492600                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 195227.492600                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 195227.492600                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 195227.492600                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 195227.492600                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               496.599626                       # Cycle average of tags in use
system.cpu6.icache.total_refs               747245643                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1503512.360161                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    14.599626                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.023397                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.795833                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       118366                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         118366                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       118366                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          118366                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       118366                       # number of overall hits
system.cpu6.icache.overall_hits::total         118366                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           19                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           19                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           19                       # number of overall misses
system.cpu6.icache.overall_misses::total           19                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      9603629                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      9603629                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      9603629                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      9603629                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      9603629                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      9603629                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       118385                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       118385                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       118385                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       118385                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       118385                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       118385                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000160                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000160                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000160                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000160                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000160                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000160                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 505454.157895                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 505454.157895                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 505454.157895                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 505454.157895                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 505454.157895                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 505454.157895                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            4                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            4                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            4                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           15                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           15                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           15                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      7283675                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      7283675                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      7283675                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      7283675                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      7283675                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      7283675                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 485578.333333                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 485578.333333                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 485578.333333                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 485578.333333                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 485578.333333                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 485578.333333                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   475                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               117746962                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   731                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              161076.555404                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   158.535355                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    97.464645                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.619279                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.380721                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        81575                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          81575                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        68345                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         68345                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          175                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          175                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          158                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       149920                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          149920                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       149920                       # number of overall hits
system.cpu6.dcache.overall_hits::total         149920                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1644                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1644                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          116                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          116                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1760                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1760                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1760                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1760                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    344761338                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    344761338                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     46160457                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     46160457                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    390921795                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    390921795                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    390921795                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    390921795                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        83219                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        83219                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        68461                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        68461                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       151680                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       151680                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       151680                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       151680                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.019755                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.019755                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.001694                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.001694                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011603                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011603                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011603                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011603                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 209708.843066                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 209708.843066                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 397934.974138                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 397934.974138                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 222114.656250                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 222114.656250                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 222114.656250                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 222114.656250                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets       478201                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets 159400.333333                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          201                       # number of writebacks
system.cpu6.dcache.writebacks::total              201                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1169                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1169                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          116                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1285                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1285                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1285                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1285                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          475                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          475                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          475                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          475                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          475                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          475                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     76647159                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     76647159                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     76647159                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     76647159                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     76647159                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     76647159                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.005708                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.005708                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003132                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003132                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003132                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003132                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 161362.440000                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 161362.440000                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 161362.440000                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 161362.440000                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 161362.440000                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 161362.440000                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               501.467784                       # Cycle average of tags in use
system.cpu7.icache.total_refs               750397911                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1494816.555777                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    12.467784                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          489                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.019980                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.783654                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.803634                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       105461                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         105461                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       105461                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          105461                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       105461                       # number of overall hits
system.cpu7.icache.overall_hits::total         105461                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           16                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           16                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           16                       # number of overall misses
system.cpu7.icache.overall_misses::total           16                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      5421800                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5421800                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      5421800                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5421800                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      5421800                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5421800                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       105477                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       105477                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       105477                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       105477                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       105477                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       105477                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000152                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000152                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000152                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000152                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000152                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000152                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 338862.500000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 338862.500000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 338862.500000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 338862.500000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 338862.500000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 338862.500000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            3                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            3                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4750465                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4750465                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4750465                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4750465                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4750465                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4750465                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 365420.384615                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 365420.384615                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 365420.384615                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 365420.384615                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 365420.384615                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 365420.384615                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   927                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               125055757                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1183                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              105710.699070                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   179.686367                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    76.313633                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.701900                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.298100                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        79763                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          79763                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        64259                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         64259                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          131                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          131                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          128                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          128                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       144022                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          144022                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       144022                       # number of overall hits
system.cpu7.dcache.overall_hits::total         144022                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2158                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2158                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          404                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          404                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2562                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2562                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2562                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2562                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    691808568                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    691808568                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    203292903                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    203292903                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    895101471                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    895101471                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    895101471                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    895101471                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        81921                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        81921                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        64663                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        64663                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       146584                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       146584                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       146584                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       146584                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.026342                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.026342                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.006248                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.006248                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.017478                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.017478                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.017478                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.017478                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 320578.576460                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 320578.576460                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 503200.254950                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 503200.254950                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 349376.062061                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 349376.062061                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 349376.062061                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 349376.062061                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          471                       # number of writebacks
system.cpu7.dcache.writebacks::total              471                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1276                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1276                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          359                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          359                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1635                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1635                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1635                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1635                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          882                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          882                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           45                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           45                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          927                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          927                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          927                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          927                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    259588648                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    259588648                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     23101728                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     23101728                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    282690376                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    282690376                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    282690376                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    282690376                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.010766                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.010766                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000696                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000696                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.006324                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.006324                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.006324                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.006324                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 294318.195011                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 294318.195011                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 513371.733333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 513371.733333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 304951.861920                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 304951.861920                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 304951.861920                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 304951.861920                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
