#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Feb 21 18:11:45 2023
# Process ID: 11988
# Current directory: C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3228 C:\Users\plett\OneDrive\Desktop\Projects_ASDI\Capitolo_3_Comunicazione_con_Handshaking\7_1_handshaking\7_1_handshaking.xpr
# Log file: C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/vivado.log
# Journal file: C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking\vivado.jou
# Running On: DESKTOP-SNDUETL, OS: Windows, CPU Frequency: 2196 MHz, CPU Physical cores: 4, Host memory: 11753 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking'
INFO: [Project 1-313] Project file moved from 'C:/Users/claud/VivadoProjects/7_1_handshaking' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/6_2_Sistema_Testing_onBoard/6_2_Sistema_Testing_onBoard.srcs/sources_1/new/ROM_in.vhd', nor could it be found using path 'C:/Users/claud/VivadoProjects/6_2_Sistema_Testing_onBoard/6_2_Sistema_Testing_onBoard.srcs/sources_1/new/ROM_in.vhd'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project '7_1_handshaking.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 1218.402 ; gain = 0.000
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/6_2_Sistema_Testing_onBoard/6_2_Sistema_Testing_onBoard.srcs/sources_1/new/ROM_in.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/6_2_Sistema_Testing_onBoard/6_2_Sistema_Testing_onBoard.srcs/sources_1/new/ROM_in.vhd
close [ open C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/ROM_in.vhd w ]
add_files C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/ROM_in.vhd
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'System_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'System_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj System_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/ROM_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM_in'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/System.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'System'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/Unita_Controllo_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unita_Controllo_A'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/Unita_Controllo_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unita_Controllo_B'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/Unita_Operativa_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unita_Operativa_A'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/Unita_Operativa_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unita_Operativa_B'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/contatore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'contatore'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'System_tb'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1218.402 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot System_tb_behav xil_defaultlib.System_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot System_tb_behav xil_defaultlib.System_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Unita_Controllo_A [unita_controllo_a_default]
Compiling architecture behavioral of entity xil_defaultlib.Unita_Controllo_B [unita_controllo_b_default]
Compiling architecture behavioral of entity xil_defaultlib.contatore [contatore_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_in [rom_in_default]
Compiling architecture structural of entity xil_defaultlib.Unita_Operativa_A [unita_operativa_a_default]
Compiling architecture behavioral of entity xil_defaultlib.adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.Unita_Operativa_B [unita_operativa_b_default]
Compiling architecture structural of entity xil_defaultlib.System [system_default]
Compiling architecture bench of entity xil_defaultlib.system_tb
Built simulation snapshot System_tb_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1218.402 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "System_tb_behav -key {Behavioral:sim_1:Functional:System_tb} -tclbatch {System_tb.tcl} -view {C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/System_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/System_tb_behav.wcfg
source System_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 1218.402 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'System_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1218.402 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: System
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1734.586 ; gain = 383.492
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'System' [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/System.vhd:13]
INFO: [Synth 8-3491] module 'Unita_Controllo_A' declared at 'C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/Unita_Controllo_A.vhd:5' bound to instance 'UC_A' of component 'Unita_Controllo_A' [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/System.vhd:87]
INFO: [Synth 8-638] synthesizing module 'Unita_Controllo_A' [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/Unita_Controllo_A.vhd:18]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/Unita_Controllo_A.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'Unita_Controllo_A' (0#1) [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/Unita_Controllo_A.vhd:18]
INFO: [Synth 8-3491] module 'Unita_Controllo_B' declared at 'C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/Unita_Controllo_B.vhd:5' bound to instance 'UC_B' of component 'Unita_Controllo_B' [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/System.vhd:99]
INFO: [Synth 8-638] synthesizing module 'Unita_Controllo_B' [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/Unita_Controllo_B.vhd:20]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/Unita_Controllo_B.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Unita_Controllo_B' (0#1) [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/Unita_Controllo_B.vhd:20]
INFO: [Synth 8-3491] module 'Unita_Operativa_A' declared at 'C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/Unita_Operativa_A.vhd:5' bound to instance 'UO_A' of component 'Unita_Operativa_A' [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/System.vhd:113]
INFO: [Synth 8-638] synthesizing module 'Unita_Operativa_A' [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/Unita_Operativa_A.vhd:16]
INFO: [Synth 8-3491] module 'contatore' declared at 'C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/contatore.vhd:5' bound to instance 'Address_counter' of component 'contatore' [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/Unita_Operativa_A.vhd:43]
INFO: [Synth 8-638] synthesizing module 'contatore' [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/contatore.vhd:15]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/contatore.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'contatore' (0#1) [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/contatore.vhd:15]
INFO: [Synth 8-3491] module 'ROM_in' declared at 'C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/ROM_in.vhd:5' bound to instance 'ROM_A' of component 'ROM_in' [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/Unita_Operativa_A.vhd:52]
INFO: [Synth 8-638] synthesizing module 'ROM_in' [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/ROM_in.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ROM_in' (0#1) [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/ROM_in.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Unita_Operativa_A' (0#1) [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/Unita_Operativa_A.vhd:16]
INFO: [Synth 8-3491] module 'Unita_Operativa_B' declared at 'C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/Unita_Operativa_B.vhd:4' bound to instance 'UO_B' of component 'Unita_Operativa_B' [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/System.vhd:123]
INFO: [Synth 8-638] synthesizing module 'Unita_Operativa_B' [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/Unita_Operativa_B.vhd:17]
INFO: [Synth 8-3491] module 'contatore' declared at 'C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/contatore.vhd:5' bound to instance 'Address_counter' of component 'contatore' [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/Unita_Operativa_B.vhd:67]
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/adder.vhd:6' bound to instance 'Adder_B' of component 'adder' [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/Unita_Operativa_B.vhd:76]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/adder.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'adder' (0#1) [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/adder.vhd:17]
INFO: [Synth 8-3491] module 'ROM_in' declared at 'C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/ROM_in.vhd:5' bound to instance 'ROM_B' of component 'ROM_in' [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/Unita_Operativa_B.vhd:86]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/memory.vhd:5' bound to instance 'MEM_B' of component 'memory' [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/Unita_Operativa_B.vhd:95]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/memory.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'memory' (0#1) [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/memory.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Unita_Operativa_B' (0#1) [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/Unita_Operativa_B.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'System' (0#1) [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/System.vhd:13]
WARNING: [Synth 8-6014] Unused sequential element read_mem_reg was removed.  [C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/Unita_Controllo_B.vhd:38]
WARNING: [Synth 8-7129] Port clock in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port write in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[2] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port value_in[0] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port value_in[1] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port value_in[2] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port value_in[3] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port value_in[4] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Unita_Controllo_B is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Unita_Controllo_A is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1845.730 ; gain = 494.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1848.578 ; gain = 497.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1848.578 ; gain = 497.484
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1848.578 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1948.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:08 ; elapsed = 00:00:54 . Memory (MB): peak = 1958.207 ; gain = 607.113
31 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:36 . Memory (MB): peak = 1958.207 ; gain = 739.805
close_design
save_wave_config {C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/System_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'System_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'System_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj System_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.srcs/sources_1/new/Unita_Controllo_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unita_Controllo_B'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1968.605 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot System_tb_behav xil_defaultlib.System_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot System_tb_behav xil_defaultlib.System_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Unita_Controllo_A [unita_controllo_a_default]
Compiling architecture behavioral of entity xil_defaultlib.Unita_Controllo_B [unita_controllo_b_default]
Compiling architecture behavioral of entity xil_defaultlib.contatore [contatore_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_in [rom_in_default]
Compiling architecture structural of entity xil_defaultlib.Unita_Operativa_A [unita_operativa_a_default]
Compiling architecture behavioral of entity xil_defaultlib.adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.Unita_Operativa_B [unita_operativa_b_default]
Compiling architecture structural of entity xil_defaultlib.System [system_default]
Compiling architecture bench of entity xil_defaultlib.system_tb
Built simulation snapshot System_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1968.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/7_1_handshaking.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "System_tb_behav -key {Behavioral:sim_1:Functional:System_tb} -tclbatch {System_tb.tcl} -view {C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/System_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_3_Comunicazione_con_Handshaking/7_1_handshaking/System_tb_behav.wcfg
source System_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'System_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1968.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 21 23:43:59 2023...
