

================================================================
== Vitis HLS Report for 'StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1'
================================================================
* Date:           Fri Nov  8 14:18:27 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_StreamingMaxPool_hls_1
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.811 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      106|      106|  1.060 us|  1.060 us|  106|  106|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_147_1  |      104|      104|         1|          1|          1|   104|  yes(flp)|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       9|     51|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln147_fu_174_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln147_fu_168_p2  |      icmp|   0|  0|  10|           7|           6|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  24|          14|           7|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |   9|          2|    7|         14|
    |i_fu_44               |   9|          2|    7|         14|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   15|         30|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_44      |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  9|   0|    9|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1|  return value|
|buf_V_address0    |  out|    7|   ap_memory|                                                 buf_V|         array|
|buf_V_ce0         |  out|    1|   ap_memory|                                                 buf_V|         array|
|buf_V_we0         |  out|    1|   ap_memory|                                                 buf_V|         array|
|buf_V_d0          |  out|    3|   ap_memory|                                                 buf_V|         array|
|buf_V_1_address0  |  out|    7|   ap_memory|                                               buf_V_1|         array|
|buf_V_1_ce0       |  out|    1|   ap_memory|                                               buf_V_1|         array|
|buf_V_1_we0       |  out|    1|   ap_memory|                                               buf_V_1|         array|
|buf_V_1_d0        |  out|    3|   ap_memory|                                               buf_V_1|         array|
|buf_V_2_address0  |  out|    7|   ap_memory|                                               buf_V_2|         array|
|buf_V_2_ce0       |  out|    1|   ap_memory|                                               buf_V_2|         array|
|buf_V_2_we0       |  out|    1|   ap_memory|                                               buf_V_2|         array|
|buf_V_2_d0        |  out|    3|   ap_memory|                                               buf_V_2|         array|
|buf_V_3_address0  |  out|    7|   ap_memory|                                               buf_V_3|         array|
|buf_V_3_ce0       |  out|    1|   ap_memory|                                               buf_V_3|         array|
|buf_V_3_we0       |  out|    1|   ap_memory|                                               buf_V_3|         array|
|buf_V_3_d0        |  out|    3|   ap_memory|                                               buf_V_3|         array|
|buf_V_4_address0  |  out|    7|   ap_memory|                                               buf_V_4|         array|
|buf_V_4_ce0       |  out|    1|   ap_memory|                                               buf_V_4|         array|
|buf_V_4_we0       |  out|    1|   ap_memory|                                               buf_V_4|         array|
|buf_V_4_d0        |  out|    3|   ap_memory|                                               buf_V_4|         array|
|buf_V_5_address0  |  out|    7|   ap_memory|                                               buf_V_5|         array|
|buf_V_5_ce0       |  out|    1|   ap_memory|                                               buf_V_5|         array|
|buf_V_5_we0       |  out|    1|   ap_memory|                                               buf_V_5|         array|
|buf_V_5_d0        |  out|    3|   ap_memory|                                               buf_V_5|         array|
|buf_V_6_address0  |  out|    7|   ap_memory|                                               buf_V_6|         array|
|buf_V_6_ce0       |  out|    1|   ap_memory|                                               buf_V_6|         array|
|buf_V_6_we0       |  out|    1|   ap_memory|                                               buf_V_6|         array|
|buf_V_6_d0        |  out|    3|   ap_memory|                                               buf_V_6|         array|
|buf_V_7_address0  |  out|    7|   ap_memory|                                               buf_V_7|         array|
|buf_V_7_ce0       |  out|    1|   ap_memory|                                               buf_V_7|         array|
|buf_V_7_we0       |  out|    1|   ap_memory|                                               buf_V_7|         array|
|buf_V_7_d0        |  out|    3|   ap_memory|                                               buf_V_7|         array|
+------------------+-----+-----+------------+------------------------------------------------------+--------------+

