{"related:BOo4bLzl6aQJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5":[{"title":"HERMES: an infrastructure for low area overhead packet-switching networks on chip","url":"https://www.sciencedirect.com/science/article/pii/S0167926004000185","authors":["F Moraes","F Moraes N Calazans","F Moraes N Calazans A Mello","F Moraes N Calazans A Mello L Möller","F Moraes N Calazans A Mello L Möller L Ost"],"year":2004,"numCitations":738,"pdf":"http://www.academia.edu/download/50703425/43-Heremes_20plus_20NoC_20Survey.pdf","citationUrl":"http://scholar.google.com/scholar?cites=11883281689226045956&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:BOo4bLzl6aQJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11883281689226045956&hl=en&as_sdt=0,5","publication":"Elsevier","p":1,"exp":1596879827182},{"title":"Redes Intra-Chip parametrizáveis com interface padrão para síntese em Hardware","url":"https://www.inf.pucrs.br/moraes/docs/dissertacoes/dissertacao_ost.pdf","authors":["L Ost","L Ost F Moraes"],"year":2004,"numCitations":7,"pdf":"https://www.inf.pucrs.br/moraes/docs/dissertacoes/dissertacao_ost.pdf","citationUrl":"http://scholar.google.com/scholar?cites=6778186403583607353&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:OcL7Jp_0EF4J:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=6778186403583607353&hl=en&as_sdt=0,5","publication":"inf.pucrs.br"},{"title":"SoCIN: a parametric and scalable network-on-chip","url":"https://ieeexplore.ieee.org/abstract/document/1232824/","authors":["CA Zeferino","CA Zeferino AA Susin"],"year":2003,"numCitations":334,"pdf":"https://www.researchgate.net/profile/Cesar_Zeferino/publication/220850762_SoCIN_A_Parametric_and_Scalable_Network-on-Chip/links/0c9605314b7982c832000000.pdf","citationUrl":"http://scholar.google.com/scholar?cites=15542452285241928089&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:malNiAHisdcJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15542452285241928089&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"QNoC: QoS architecture and design process for network on chip","url":"https://www.sciencedirect.com/science/article/pii/S1383762103001139","authors":["E Bolotin","E Bolotin I Cidon","E Bolotin I Cidon R Ginosar","E Bolotin I Cidon R Ginosar A Kolodny"],"year":2004,"numCitations":736,"pdf":"https://webee.technion.ac.il/Sites/People/bolotin/papers/QNoC.pdf","citationUrl":"http://scholar.google.com/scholar?cites=5574555171753480951&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:99IuuWTMXE0J:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=5574555171753480951&hl=en&as_sdt=0,5","publication":"Elsevier"},{"title":"Æthereal network on chip: concepts, architectures, and implementations","url":"https://ieeexplore.ieee.org/abstract/document/1511973/","authors":["K Goossens","K Goossens J Dielissen…"],"year":2005,"numCitations":1083,"pdf":"http://www.es.ele.tue.nl/~kgoossens/2005-designtest.pdf","citationUrl":"http://scholar.google.com/scholar?cites=6833268926695687643&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:20VpduKl1F4J:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=6833268926695687643&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"A Low Area Overhead Packet-switched Network on Chip: Architecture and Prototyping.","url":"http://www.academia.edu/download/37169068/2003_vlsi_noc.pdf","authors":["FG Moraes","FG Moraes A Mello","FG Moraes A Mello L Möller","FG Moraes A Mello L Möller L Ost","FG Moraes A Mello L Möller L Ost NLV Calazans"],"year":2003,"numCitations":63,"pdf":"http://www.academia.edu/download/37169068/2003_vlsi_noc.pdf","citationUrl":"http://scholar.google.com/scholar?cites=18165989355637463804&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:_FpMSBKPGvwJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=18165989355637463804&hl=en&as_sdt=0,5","publication":"academia.edu"},{"title":"An interconnect architecture for networking systems on chips","url":"https://ieeexplore.ieee.org/abstract/document/1044298/","authors":["F Karim","F Karim A Nguyen","F Karim A Nguyen S Dey"],"year":2002,"numCitations":406,"pdf":"http://gec.di.uminho.pt/DISCIP/MInf/ac0203/ICCA03/NetSOC1.pdf","citationUrl":"http://scholar.google.com/scholar?cites=4452198463263167365&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:hVNX4OliyT0J:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=4452198463263167365&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Modelagem, Descrição e Validação de Redes Intrachip no Nível de Transação","url":"http://www.academia.edu/download/33725999/Edson_MScDiss.pdf","authors":["EI Moreno"],"year":2004,"numCitations":2,"pdf":"http://www.academia.edu/download/33725999/Edson_MScDiss.pdf","citationUrl":"http://scholar.google.com/scholar?cites=12718992788420565706&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:yhqQjo3wgrAJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12718992788420565706&hl=en&as_sdt=0,5","publication":"academia.edu"},{"title":"Virtual channels in networks on chip: implementation and evaluation on hermes NoC","url":"https://ieeexplore.ieee.org/abstract/document/4286853/","authors":["A Mello","A Mello L Tedesco","A Mello L Tedesco N Calazans…"],"year":2005,"numCitations":156,"pdf":"https://www.researchgate.net/profile/Fernando_Moraes3/publication/220850826_Virtual_channels_in_networks_on_chip_implementation_and_evaluation_on_hermes_NoC/links/550afbfe0cf290bdc111b06f/Virtual-channels-in-networks-on-chip-implementation-and-evaluation-on-hermes-NoC.pdf","citationUrl":"http://scholar.google.com/scholar?cites=15688772061621690842&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:2qEIPxG3udkJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15688772061621690842&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"A generic architecture for on-chip packet-switched interconnections","url":"https://link.springer.com/chapter/10.1007/978-1-4020-6488-3_9","authors":["P Guerrier","P Guerrier A Greiner"],"year":2008,"numCitations":1260,"pdf":"http://www.egr.unlv.edu/~meiyang/ecg702/proj/agenericarchitectureforonchippacketswitchedinterconnections.pdf","citationUrl":"http://scholar.google.com/scholar?cites=8191610191161844009&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:KeGrXhFyrnEJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=8191610191161844009&hl=en&as_sdt=0,5","publication":"Springer"}]}