{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575565717068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575565717069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  5 18:08:36 2019 " "Processing started: Thu Dec  5 18:08:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575565717069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565717069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGC4 -c FPGC4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGC4 -c FPGC4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565717070 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575565717305 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575565717305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGC4.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGC4.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGC4 " "Found entity 1: FPGC4" {  } { { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575565726430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565726430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPItoSDRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file SPItoSDRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPItoSDRAM " "Found entity 1: SPItoSDRAM" {  } { { "SPItoSDRAM.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPItoSDRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575565726431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565726431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file MemoryUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryUnit " "Found entity 1: MemoryUnit" {  } { { "MemoryUnit.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/MemoryUnit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575565726432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565726432 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SPIreader.v(22) " "Verilog HDL warning at SPIreader.v(22): extended using \"x\" or \"z\"" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575565726433 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SPIreader.v(23) " "Verilog HDL warning at SPIreader.v(23): extended using \"x\" or \"z\"" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575565726433 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SPIreader.v(24) " "Verilog HDL warning at SPIreader.v(24): extended using \"x\" or \"z\"" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575565726433 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SPIreader.v(25) " "Verilog HDL warning at SPIreader.v(25): extended using \"x\" or \"z\"" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575565726433 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SPIreader.v(27) " "Verilog HDL warning at SPIreader.v(27): extended using \"x\" or \"z\"" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575565726433 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SPIreader.v(28) " "Verilog HDL warning at SPIreader.v(28): extended using \"x\" or \"z\"" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575565726433 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SPIreader.v(29) " "Verilog HDL warning at SPIreader.v(29): extended using \"x\" or \"z\"" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575565726433 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SPIreader.v(30) " "Verilog HDL warning at SPIreader.v(30): extended using \"x\" or \"z\"" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575565726433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPIreader.v 1 1 " "Found 1 design units, including 1 entities, in source file SPIreader.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPIreader " "Found entity 1: SPIreader" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575565726434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565726434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SDRAMcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file SDRAMcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAMcontroller " "Found entity 1: SDRAMcontroller" {  } { { "SDRAMcontroller.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SDRAMcontroller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575565726435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565726435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.v 1 1 " "Found 1 design units, including 1 entities, in source file ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/ROM.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575565726435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565726435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ClockDivider.v 1 1 " "Found 1 design units, including 1 entities, in source file ClockDivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/ClockDivider.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575565726436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565726436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file VRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 VRAM " "Found entity 1: VRAM" {  } { { "VRAM.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/VRAM.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575565726436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565726436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/VGA.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575565726437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565726437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ResetStabilizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ResetStabilizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ResetStabilizer " "Found entity 1: ResetStabilizer" {  } { { "ResetStabilizer.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/ResetStabilizer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575565726437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565726437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSX.v 1 1 " "Found 1 design units, including 1 entities, in source file FSX.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSX " "Found entity 1: FSX" {  } { { "FSX.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FSX.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575565726439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565726439 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGC4 " "Elaborating entity \"FPGC4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575565726516 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 FPGC4.v(238) " "Verilog HDL assignment warning at FPGC4.v(238): truncated value with size 32 to match size of target (27)" {  } { { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565726518 "|FPGC4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ResetStabilizer ResetStabilizer:resStabilizer " "Elaborating entity \"ResetStabilizer\" for hierarchy \"ResetStabilizer:resStabilizer\"" {  } { { "FPGC4.v" "resStabilizer" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575565726519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VRAM VRAM:vram32 " "Elaborating entity \"VRAM\" for hierarchy \"VRAM:vram32\"" {  } { { "FPGC4.v" "vram32" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575565726520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VRAM VRAM:vram8 " "Elaborating entity \"VRAM\" for hierarchy \"VRAM:vram8\"" {  } { { "FPGC4.v" "vram8" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575565726582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSX FSX:fsx " "Elaborating entity \"FSX\" for hierarchy \"FSX:fsx\"" {  } { { "FPGC4.v" "fsx" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575565726666 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "currentTile FSX.v(187) " "Verilog HDL or VHDL warning at FSX.v(187): object \"currentTile\" assigned a value but never read" {  } { { "FSX.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FSX.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575565726742 "|FPGC4|FSX:fsx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "currentVtilePixel FSX.v(195) " "Verilog HDL or VHDL warning at FSX.v(195): object \"currentVtilePixel\" assigned a value but never read" {  } { { "FSX.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FSX.v" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575565726742 "|FPGC4|FSX:fsx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tileClock FSX.v(196) " "Verilog HDL or VHDL warning at FSX.v(196): object \"tileClock\" assigned a value but never read" {  } { { "FSX.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FSX.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575565726743 "|FPGC4|FSX:fsx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FSX.v(98) " "Verilog HDL assignment warning at FSX.v(98): truncated value with size 32 to match size of target (12)" {  } { { "FSX.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FSX.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565726743 "|FPGC4|FSX:fsx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 FSX.v(208) " "Verilog HDL assignment warning at FSX.v(208): truncated value with size 32 to match size of target (9)" {  } { { "FSX.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FSX.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565726743 "|FPGC4|FSX:fsx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 FSX.v(211) " "Verilog HDL assignment warning at FSX.v(211): truncated value with size 32 to match size of target (9)" {  } { { "FSX.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FSX.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565726743 "|FPGC4|FSX:fsx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 FSX.v(214) " "Verilog HDL assignment warning at FSX.v(214): truncated value with size 9 to match size of target (6)" {  } { { "FSX.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FSX.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565726743 "|FPGC4|FSX:fsx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 FSX.v(215) " "Verilog HDL assignment warning at FSX.v(215): truncated value with size 9 to match size of target (6)" {  } { { "FSX.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FSX.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565726743 "|FPGC4|FSX:fsx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FSX.v(228) " "Verilog HDL assignment warning at FSX.v(228): truncated value with size 32 to match size of target (12)" {  } { { "FSX.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FSX.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565726743 "|FPGC4|FSX:fsx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA FSX:fsx\|VGA:displayGen " "Elaborating entity \"VGA\" for hierarchy \"FSX:fsx\|VGA:displayGen\"" {  } { { "FSX.v" "displayGen" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FSX.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575565726747 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA.v(94) " "Verilog HDL assignment warning at VGA.v(94): truncated value with size 32 to match size of target (12)" {  } { { "VGA.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/VGA.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565726749 "|FPGC4|FSX:fsx|VGA:displayGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA.v(96) " "Verilog HDL assignment warning at VGA.v(96): truncated value with size 32 to match size of target (12)" {  } { { "VGA.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/VGA.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565726749 "|FPGC4|FSX:fsx|VGA:displayGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA.v(112) " "Verilog HDL assignment warning at VGA.v(112): truncated value with size 32 to match size of target (12)" {  } { { "VGA.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/VGA.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565726749 "|FPGC4|FSX:fsx|VGA:displayGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA.v(115) " "Verilog HDL assignment warning at VGA.v(115): truncated value with size 32 to match size of target (12)" {  } { { "VGA.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/VGA.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565726749 "|FPGC4|FSX:fsx|VGA:displayGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:rom " "Elaborating entity \"ROM\" for hierarchy \"ROM:rom\"" {  } { { "FPGC4.v" "rom" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575565726751 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 ROM.v(11) " "Net \"rom.data_a\" at ROM.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/ROM.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575565726752 "|FPGC4|ROM:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 ROM.v(11) " "Net \"rom.waddr_a\" at ROM.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/ROM.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575565726752 "|FPGC4|ROM:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 ROM.v(11) " "Net \"rom.we_a\" at ROM.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/ROM.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575565726752 "|FPGC4|ROM:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryUnit MemoryUnit:mu " "Elaborating entity \"MemoryUnit\" for hierarchy \"MemoryUnit:mu\"" {  } { { "FPGC4.v" "mu" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575565726753 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 24 MemoryUnit.v(125) " "Verilog HDL assignment warning at MemoryUnit.v(125): truncated value with size 27 to match size of target (24)" {  } { { "MemoryUnit.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/MemoryUnit.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565726755 "|FPGC4|MemoryUnit:mu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 24 MemoryUnit.v(130) " "Verilog HDL assignment warning at MemoryUnit.v(130): truncated value with size 27 to match size of target (24)" {  } { { "MemoryUnit.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/MemoryUnit.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565726755 "|FPGC4|MemoryUnit:mu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 12 MemoryUnit.v(134) " "Verilog HDL assignment warning at MemoryUnit.v(134): truncated value with size 27 to match size of target (12)" {  } { { "MemoryUnit.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/MemoryUnit.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565726755 "|FPGC4|MemoryUnit:mu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 12 MemoryUnit.v(138) " "Verilog HDL assignment warning at MemoryUnit.v(138): truncated value with size 27 to match size of target (12)" {  } { { "MemoryUnit.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/MemoryUnit.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565726755 "|FPGC4|MemoryUnit:mu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MemoryUnit.v(139) " "Verilog HDL assignment warning at MemoryUnit.v(139): truncated value with size 32 to match size of target (8)" {  } { { "MemoryUnit.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/MemoryUnit.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565726755 "|FPGC4|MemoryUnit:mu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 9 MemoryUnit.v(142) " "Verilog HDL assignment warning at MemoryUnit.v(142): truncated value with size 27 to match size of target (9)" {  } { { "MemoryUnit.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/MemoryUnit.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565726755 "|FPGC4|MemoryUnit:mu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPIreader MemoryUnit:mu\|SPIreader:sreader " "Elaborating entity \"SPIreader\" for hierarchy \"MemoryUnit:mu\|SPIreader:sreader\"" {  } { { "MemoryUnit.v" "sreader" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/MemoryUnit.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575565726755 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SPIreader.v(22) " "Verilog HDL assignment warning at SPIreader.v(22): truncated value with size 32 to match size of target (1)" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565726757 "|FPGC4|MemoryUnit:mu|SPIreader:sreader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SPIreader.v(23) " "Verilog HDL assignment warning at SPIreader.v(23): truncated value with size 32 to match size of target (1)" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565726757 "|FPGC4|MemoryUnit:mu|SPIreader:sreader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SPIreader.v(24) " "Verilog HDL assignment warning at SPIreader.v(24): truncated value with size 32 to match size of target (1)" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565726757 "|FPGC4|MemoryUnit:mu|SPIreader:sreader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SPIreader.v(25) " "Verilog HDL assignment warning at SPIreader.v(25): truncated value with size 32 to match size of target (1)" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565726757 "|FPGC4|MemoryUnit:mu|SPIreader:sreader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SPIreader.v(27) " "Verilog HDL assignment warning at SPIreader.v(27): truncated value with size 32 to match size of target (1)" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565726757 "|FPGC4|MemoryUnit:mu|SPIreader:sreader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SPIreader.v(28) " "Verilog HDL assignment warning at SPIreader.v(28): truncated value with size 32 to match size of target (1)" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565726757 "|FPGC4|MemoryUnit:mu|SPIreader:sreader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SPIreader.v(29) " "Verilog HDL assignment warning at SPIreader.v(29): truncated value with size 32 to match size of target (1)" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565726757 "|FPGC4|MemoryUnit:mu|SPIreader:sreader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SPIreader.v(30) " "Verilog HDL assignment warning at SPIreader.v(30): truncated value with size 32 to match size of target (1)" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565726757 "|FPGC4|MemoryUnit:mu|SPIreader:sreader"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAMcontroller MemoryUnit:mu\|SDRAMcontroller:sdramcontroller " "Elaborating entity \"SDRAMcontroller\" for hierarchy \"MemoryUnit:mu\|SDRAMcontroller:sdramcontroller\"" {  } { { "MemoryUnit.v" "sdramcontroller" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/MemoryUnit.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575565726757 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "refresh SDRAMcontroller.v(113) " "Verilog HDL or VHDL warning at SDRAMcontroller.v(113): object \"refresh\" assigned a value but never read" {  } { { "SDRAMcontroller.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SDRAMcontroller.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575565726760 "|FPGC4|MemoryUnit:mu|SDRAMcontroller:sdramcontroller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SDRAMcontroller.v(148) " "Verilog HDL assignment warning at SDRAMcontroller.v(148): truncated value with size 32 to match size of target (10)" {  } { { "SDRAMcontroller.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SDRAMcontroller.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565726760 "|FPGC4|MemoryUnit:mu|SDRAMcontroller:sdramcontroller"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VRAM:vram32\|ram_rtl_0 " "Inferred dual-clock RAM node \"VRAM:vram32\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575565732139 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VRAM:vram8\|ram_rtl_0 " "Inferred dual-clock RAM node \"VRAM:vram8\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575565732140 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VRAM:vram32\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VRAM:vram32\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1040 " "Parameter NUMWORDS_A set to 1040" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1040 " "Parameter NUMWORDS_B set to 1040" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK1 " "Parameter INDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FPGC4.ram0_VRAM_443a6f2d.hdl.mif " "Parameter INIT_FILE set to db/FPGC4.ram0_VRAM_443a6f2d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VRAM:vram8\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VRAM:vram8\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4080 " "Parameter NUMWORDS_A set to 4080" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4080 " "Parameter NUMWORDS_B set to 4080" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK1 " "Parameter INDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FPGC4.ram0_VRAM_30c70308.hdl.mif " "Parameter INIT_FILE set to db/FPGC4.ram0_VRAM_30c70308.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ROM:rom\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ROM:rom\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FPGC4.ram0_ROM_16bd8.hdl.mif " "Parameter INIT_FILE set to db/FPGC4.ram0_ROM_16bd8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565738975 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575565738975 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1575565738975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VRAM:vram32\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"VRAM:vram32\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575565739049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VRAM:vram32\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"VRAM:vram32\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1040 " "Parameter \"NUMWORDS_A\" = \"1040\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1040 " "Parameter \"NUMWORDS_B\" = \"1040\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FPGC4.ram0_VRAM_443a6f2d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FPGC4.ram0_VRAM_443a6f2d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739050 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575565739050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_irq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_irq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_irq1 " "Found entity 1: altsyncram_irq1" {  } { { "db/altsyncram_irq1.tdf" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/db/altsyncram_irq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575565739115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565739115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VRAM:vram8\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"VRAM:vram8\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575565739122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VRAM:vram8\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"VRAM:vram8\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4080 " "Parameter \"NUMWORDS_A\" = \"4080\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4080 " "Parameter \"NUMWORDS_B\" = \"4080\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FPGC4.ram0_VRAM_30c70308.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FPGC4.ram0_VRAM_30c70308.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739122 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575565739122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2mq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2mq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2mq1 " "Found entity 1: altsyncram_2mq1" {  } { { "db/altsyncram_2mq1.tdf" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/db/altsyncram_2mq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575565739166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565739166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:rom\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"ROM:rom\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575565739173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:rom\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"ROM:rom\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FPGC4.ram0_ROM_16bd8.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FPGC4.ram0_ROM_16bd8.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565739173 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575565739173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m361.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m361.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m361 " "Found entity 1: altsyncram_m361" {  } { { "db/altsyncram_m361.tdf" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/db/altsyncram_m361.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575565739220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565739220 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryUnit:mu\|SPIreader:sreader\|io1_in MemoryUnit:mu\|SPIreader:sreader\|b1\[0\] " "Converted the fan-out from the tri-state buffer \"MemoryUnit:mu\|SPIreader:sreader\|io1_in\" to the node \"MemoryUnit:mu\|SPIreader:sreader\|b1\[0\]\" into an OR gate" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575565740031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryUnit:mu\|SPIreader:sreader\|io2_in MemoryUnit:mu\|SPIreader:sreader\|b2\[0\] " "Converted the fan-out from the tri-state buffer \"MemoryUnit:mu\|SPIreader:sreader\|io2_in\" to the node \"MemoryUnit:mu\|SPIreader:sreader\|b2\[0\]\" into an OR gate" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575565740031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryUnit:mu\|SPIreader:sreader\|io3_in MemoryUnit:mu\|SPIreader:sreader\|b3\[0\] " "Converted the fan-out from the tri-state buffer \"MemoryUnit:mu\|SPIreader:sreader\|io3_in\" to the node \"MemoryUnit:mu\|SPIreader:sreader\|b3\[0\]\" into an OR gate" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575565740031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryUnit:mu\|SPIreader:sreader\|io0_in MemoryUnit:mu\|SPIreader:sreader\|b0\[0\] " "Converted the fan-out from the tri-state buffer \"MemoryUnit:mu\|SPIreader:sreader\|io0_in\" to the node \"MemoryUnit:mu\|SPIreader:sreader\|b0\[0\]\" into an OR gate" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575565740031 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1575565740031 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blk VCC " "Pin \"vga_blk\" is stuck at VCC" {  } { { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575565742533 "|FPGC4|vga_blk"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575565742533 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575565742811 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1806 " "1806 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575565746349 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU 7 " "Ignored 7 assignments for entity \"CPU\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to nesc -entity CPU " "Assignment for entity set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to nesc -entity CPU was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575565746540 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to nesd -entity CPU " "Assignment for entity set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to nesd -entity CPU was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575565746540 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to nesl -entity CPU " "Assignment for entity set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to nesl -entity CPU was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575565746540 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to pin_in\[0\] -entity CPU " "Assignment for entity set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to pin_in\[0\] -entity CPU was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575565746540 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to pin_in\[1\] -entity CPU " "Assignment for entity set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to pin_in\[1\] -entity CPU was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575565746540 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to pin_in\[2\] -entity CPU " "Assignment for entity set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to pin_in\[2\] -entity CPU was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575565746540 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to pin_in\[3\] -entity CPU " "Assignment for entity set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to pin_in\[3\] -entity CPU was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575565746540 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1575565746540 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/bart/Documents/FPGA/FPGC4/Quartus/output_files/FPGC4.map.smsg " "Generated suppressed messages file /home/bart/Documents/FPGA/FPGC4/Quartus/output_files/FPGC4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565746559 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575565747000 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575565747000 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5407 " "Implemented 5407 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575565747542 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575565747542 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1575565747542 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5276 " "Implemented 5276 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575565747542 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1575565747542 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575565747542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1032 " "Peak virtual memory: 1032 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575565747569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  5 18:09:07 2019 " "Processing ended: Thu Dec  5 18:09:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575565747569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575565747569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575565747569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565747569 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1575565748608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575565748609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  5 18:09:08 2019 " "Processing started: Thu Dec  5 18:09:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575565748609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575565748609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGC4 -c FPGC4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGC4 -c FPGC4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575565748609 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1575565748656 ""}
{ "Info" "0" "" "Project  = FPGC4" {  } {  } 0 0 "Project  = FPGC4" 0 0 "Fitter" 0 0 1575565748657 ""}
{ "Info" "0" "" "Revision = FPGC4" {  } {  } 0 0 "Revision = FPGC4" 0 0 "Fitter" 0 0 1575565748657 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1575565748794 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1575565748795 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGC4 EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"FPGC4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575565748824 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575565748906 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575565748906 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575565749141 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575565749149 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575565749288 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575565749288 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575565749288 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575565749288 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575565749288 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575565749288 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575565749302 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575565749302 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575565749302 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575565749302 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575565749306 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575565749607 ""}
{ "Info" "ISTA_SDC_FOUND" "FPGC4.sdc " "Reading SDC File: 'FPGC4.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1575565751089 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1575565751113 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MemoryUnit:mu\|spi_clk " "Node: MemoryUnit:mu\|spi_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MemoryUnit:mu\|SPIreader:sreader\|phase.011 MemoryUnit:mu\|spi_clk " "Register MemoryUnit:mu\|SPIreader:sreader\|phase.011 is being clocked by MemoryUnit:mu\|spi_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575565751129 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1575565751129 "|FPGC4|MemoryUnit:mu|spi_clk"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1575565751181 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1575565751184 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575565751184 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575565751184 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575565751184 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000      spi_clk " "  40.000      spi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575565751184 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1575565751184 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575565752268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MemoryUnit:mu\|spi_clk " "Destination node MemoryUnit:mu\|spi_clk" {  } { { "MemoryUnit.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/MemoryUnit.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575565752268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_clk~output " "Destination node vga_clk~output" {  } { { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 9108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575565752268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDRAM_CLK~output " "Destination node SDRAM_CLK~output" {  } { { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 9120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575565752268 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575565752268 ""}  } { { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 9165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575565752268 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MemoryUnit:mu\|spi_clk  " "Automatically promoted node MemoryUnit:mu\|spi_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575565752269 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MemoryUnit:mu\|spi_clk~0 " "Destination node MemoryUnit:mu\|spi_clk~0" {  } { { "MemoryUnit.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/MemoryUnit.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 6891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575565752269 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_clk~output " "Destination node spi_clk~output" {  } { { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 9144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575565752269 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575565752269 ""}  } { { "MemoryUnit.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/MemoryUnit.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575565752269 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575565753222 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575565753234 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575565753235 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575565753250 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575565753275 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575565753303 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575565753303 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575565753316 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575565753636 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1575565753649 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575565753649 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led " "Node \"led\" is assigned to location or region, but does not exist in design" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575565754054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nesc " "Node \"nesc\" is assigned to location or region, but does not exist in design" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nesc" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575565754054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nesd " "Node \"nesd\" is assigned to location or region, but does not exist in design" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nesd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575565754054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nesl " "Node \"nesl\" is assigned to location or region, but does not exist in design" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nesl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575565754054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nint1 " "Node \"nint1\" is assigned to location or region, but does not exist in design" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nint1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575565754054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_in\[0\] " "Node \"pin_in\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_in\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575565754054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_in\[1\] " "Node \"pin_in\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_in\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575565754054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_in\[2\] " "Node \"pin_in\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_in\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575565754054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_in\[3\] " "Node \"pin_in\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_in\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575565754054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_out\[0\] " "Node \"pin_out\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_out\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575565754054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_out\[1\] " "Node \"pin_out\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_out\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575565754054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_out\[2\] " "Node \"pin_out\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_out\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575565754054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_out\[3\] " "Node \"pin_out\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_out\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575565754054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ps2c " "Node \"ps2c\" is assigned to location or region, but does not exist in design" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2c" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575565754054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ps2d " "Node \"ps2d\" is assigned to location or region, but does not exist in design" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2d" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575565754054 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1575565754054 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575565754054 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1575565754067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575565755130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575565756727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575565756781 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575565761563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575565761563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575565762597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 12 { 0 ""} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1575565765558 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575565765558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1575565766225 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1575565766225 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575565766225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575565766227 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.47 " "Total time spent on timing analysis during the Fitter is 1.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1575565766536 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575565766593 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575565767475 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575565767479 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575565768656 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575565770127 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1575565770890 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "22 Cyclone IV E " "22 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[0\] 3.3-V LVTTL AA10 " "Pin SDRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[0] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565770928 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[1\] 3.3-V LVTTL AB9 " "Pin SDRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[1] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565770928 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[2\] 3.3-V LVTTL AA9 " "Pin SDRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[2] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565770928 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[3\] 3.3-V LVTTL AB8 " "Pin SDRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[3] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565770928 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[4\] 3.3-V LVTTL AA8 " "Pin SDRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[4] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565770928 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[5\] 3.3-V LVTTL AB7 " "Pin SDRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[5] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565770928 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[6\] 3.3-V LVTTL AA7 " "Pin SDRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[6] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565770928 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[7\] 3.3-V LVTTL AB5 " "Pin SDRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[7] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565770928 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[8\] 3.3-V LVTTL Y7 " "Pin SDRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[8] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565770928 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[9\] 3.3-V LVTTL W8 " "Pin SDRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[9] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565770928 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[10\] 3.3-V LVTTL Y8 " "Pin SDRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[10] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565770928 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[11\] 3.3-V LVTTL V9 " "Pin SDRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[11] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565770928 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[12\] 3.3-V LVTTL V10 " "Pin SDRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[12] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565770928 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[13\] 3.3-V LVTTL Y10 " "Pin SDRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[13] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565770928 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[14\] 3.3-V LVTTL W10 " "Pin SDRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[14] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565770928 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[15\] 3.3-V LVTTL V11 " "Pin SDRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[15] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565770928 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_data 3.3-V LVTTL AB16 " "Pin spi_data uses I/O standard 3.3-V LVTTL at AB16" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { spi_data } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spi_data" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565770928 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_q 3.3-V LVTTL AB13 " "Pin spi_q uses I/O standard 3.3-V LVTTL at AB13" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { spi_q } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spi_q" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565770928 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_wp 3.3-V LVTTL AB17 " "Pin spi_wp uses I/O standard 3.3-V LVTTL at AB17" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { spi_wp } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spi_wp" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565770928 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_hold 3.3-V LVTTL AB18 " "Pin spi_hold uses I/O standard 3.3-V LVTTL at AB18" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { spi_hold } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spi_hold" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565770928 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL T2 " "Pin clk uses I/O standard 3.3-V LVTTL at T2" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { clk } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565770928 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nreset 3.3-V LVTTL AB19 " "Pin nreset uses I/O standard 3.3-V LVTTL at AB19" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { nreset } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nreset" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565770928 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1575565770928 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/bart/Documents/FPGA/FPGC4/Quartus/output_files/FPGC4.fit.smsg " "Generated suppressed messages file /home/bart/Documents/FPGA/FPGC4/Quartus/output_files/FPGC4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575565771327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1328 " "Peak virtual memory: 1328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575565772315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  5 18:09:32 2019 " "Processing ended: Thu Dec  5 18:09:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575565772315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575565772315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575565772315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575565772315 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575565773303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575565773305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  5 18:09:33 2019 " "Processing started: Thu Dec  5 18:09:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575565773305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575565773305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGC4 -c FPGC4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGC4 -c FPGC4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575565773306 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1575565773608 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1575565774371 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575565774410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "851 " "Peak virtual memory: 851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575565774553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  5 18:09:34 2019 " "Processing ended: Thu Dec  5 18:09:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575565774553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575565774553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575565774553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575565774553 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575565774761 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575565775533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575565775533 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  5 18:09:35 2019 " "Processing started: Thu Dec  5 18:09:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575565775533 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1575565775533 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGC4 -c FPGC4 " "Command: quartus_sta FPGC4 -c FPGC4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1575565775533 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1575565775578 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU 7 " "Ignored 7 assignments for entity \"CPU\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to nesc -entity CPU " "Assignment for entity set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to nesc -entity CPU was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575565775718 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to nesd -entity CPU " "Assignment for entity set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to nesd -entity CPU was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575565775718 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to nesl -entity CPU " "Assignment for entity set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to nesl -entity CPU was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575565775718 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to pin_in\[0\] -entity CPU " "Assignment for entity set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to pin_in\[0\] -entity CPU was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575565775718 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to pin_in\[1\] -entity CPU " "Assignment for entity set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to pin_in\[1\] -entity CPU was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575565775718 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to pin_in\[2\] -entity CPU " "Assignment for entity set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to pin_in\[2\] -entity CPU was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575565775718 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to pin_in\[3\] -entity CPU " "Assignment for entity set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to pin_in\[3\] -entity CPU was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575565775718 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1575565775718 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1575565775786 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1575565775786 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575565775868 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575565775868 ""}
{ "Info" "ISTA_SDC_FOUND" "FPGC4.sdc " "Reading SDC File: 'FPGC4.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1575565776367 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1575565776389 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MemoryUnit:mu\|spi_clk " "Node: MemoryUnit:mu\|spi_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MemoryUnit:mu\|SPIreader:sreader\|phase.011 MemoryUnit:mu\|spi_clk " "Register MemoryUnit:mu\|SPIreader:sreader\|phase.011 is being clocked by MemoryUnit:mu\|spi_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575565776405 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1575565776405 "|FPGC4|MemoryUnit:mu|spi_clk"}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1575565776434 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1575565776436 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1575565776446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.430 " "Worst-case setup slack is 1.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575565776596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575565776596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.430               0.000 clk  " "    1.430               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575565776596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575565776596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575565776626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575565776626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clk  " "    0.453               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575565776626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575565776626 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575565776627 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575565776628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.635 " "Worst-case minimum pulse width slack is 9.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575565776632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575565776632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.635               0.000 clk  " "    9.635               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575565776632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.519               0.000 spi_clk  " "   35.519               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575565776632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575565776632 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575565776744 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575565776744 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575565776744 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575565776744 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 43.479 ns " "Worst Case Available Settling Time: 43.479 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575565776744 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575565776744 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575565776744 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575565776747 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1575565776780 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1575565778031 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MemoryUnit:mu\|spi_clk " "Node: MemoryUnit:mu\|spi_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MemoryUnit:mu\|SPIreader:sreader\|phase.011 MemoryUnit:mu\|spi_clk " "Register MemoryUnit:mu\|SPIreader:sreader\|phase.011 is being clocked by MemoryUnit:mu\|spi_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575565778331 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1575565778331 "|FPGC4|MemoryUnit:mu|spi_clk"}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1575565778341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.005 " "Worst-case setup slack is 2.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575565778426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575565778426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.005               0.000 clk  " "    2.005               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575565778426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575565778426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575565778454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575565778454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk  " "    0.402               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575565778454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575565778454 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575565778455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575565778457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.578 " "Worst-case minimum pulse width slack is 9.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575565778460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575565778460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.578               0.000 clk  " "    9.578               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575565778460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.519               0.000 spi_clk  " "   35.519               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575565778460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575565778460 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575565778570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575565778570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575565778570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575565778570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 43.880 ns " "Worst Case Available Settling Time: 43.880 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575565778570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575565778570 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575565778570 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575565778573 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MemoryUnit:mu\|spi_clk " "Node: MemoryUnit:mu\|spi_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MemoryUnit:mu\|SPIreader:sreader\|phase.011 MemoryUnit:mu\|spi_clk " "Register MemoryUnit:mu\|SPIreader:sreader\|phase.011 is being clocked by MemoryUnit:mu\|spi_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575565778802 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1575565778802 "|FPGC4|MemoryUnit:mu|spi_clk"}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1575565778811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.660 " "Worst-case setup slack is 6.660" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575565778841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575565778841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.660               0.000 clk  " "    6.660               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575565778841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575565778841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575565778868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575565778868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 clk  " "    0.185               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575565778868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575565778868 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575565778870 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575565778872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.210 " "Worst-case minimum pulse width slack is 9.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575565778876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575565778876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.210               0.000 clk  " "    9.210               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575565778876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.000               0.000 spi_clk  " "   36.000               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575565778876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575565778876 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575565779008 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575565779008 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575565779008 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575565779008 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 47.639 ns " "Worst Case Available Settling Time: 47.639 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575565779008 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575565779008 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575565779008 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575565779446 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575565779468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 12 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "869 " "Peak virtual memory: 869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575565779544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  5 18:09:39 2019 " "Processing ended: Thu Dec  5 18:09:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575565779544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575565779544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575565779544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1575565779544 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1575565780567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575565780568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  5 18:09:40 2019 " "Processing started: Thu Dec  5 18:09:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575565780568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1575565780568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGC4 -c FPGC4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGC4 -c FPGC4" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1575565780568 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1575565780977 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGC4.vo /home/bart/Documents/FPGA/FPGC4/Quartus/simulation/modelsim/ simulation " "Generated file FPGC4.vo in folder \"/home/bart/Documents/FPGA/FPGC4/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575565781861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1081 " "Peak virtual memory: 1081 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575565781929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  5 18:09:41 2019 " "Processing ended: Thu Dec  5 18:09:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575565781929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575565781929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575565781929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1575565781929 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 87 s " "Quartus Prime Full Compilation was successful. 0 errors, 87 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1575565782125 ""}
