
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.20

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: srcb[152] (input port clocked by clk)
Endpoint: result[120] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1    1.53    0.00    0.00    3.00 v srcb[152] (in)
                                         srcb[152] (net)
                  0.00    0.00    3.00 v _4556_/A1 (NAND2_X1)
     1    2.23    0.01    0.01    3.01 ^ _4556_/ZN (NAND2_X1)
                                         _1604_ (net)
                  0.01    0.00    3.01 ^ _4571_/A (XNOR2_X1)
     1    0.00    0.00    0.01    3.02 v _4571_/ZN (XNOR2_X1)
                                         result[120] (net)
                  0.00    0.00    3.02 v result[120] (out)
                                  3.02   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -3.00   -3.00   output external delay
                                 -3.00   data required time
-----------------------------------------------------------------------------
                                 -3.00   data required time
                                 -3.02   data arrival time
-----------------------------------------------------------------------------
                                  6.02   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: osize_vector[0] (input port clocked by clk)
Endpoint: result[127] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
     4    7.90    0.00    0.00    3.00 ^ osize_vector[0] (in)
                                         osize_vector[0] (net)
                  0.00    0.00    3.00 ^ _2340_/A2 (AND2_X1)
   146  225.39    0.52    0.57    3.57 ^ _2340_/ZN (AND2_X1)
                                         _1767_ (net)
                  0.52    0.00    3.57 ^ _3137_/A2 (AND4_X1)
     1    1.67    0.02    0.14    3.71 ^ _3137_/ZN (AND4_X1)
                                         _0263_ (net)
                  0.02    0.00    3.71 ^ _3139_/A (OAI21_X1)
     1    0.91    0.02    0.02    3.73 v _3139_/ZN (OAI21_X1)
                                         _0265_ (net)
                  0.02    0.00    3.73 v _3143_/A (MUX2_X1)
     4    4.77    0.01    0.07    3.80 v _3143_/Z (MUX2_X1)
                                         _0269_ (net)
                  0.01    0.00    3.80 v _3149_/A1 (AND3_X1)
     2    2.45    0.01    0.04    3.83 v _3149_/ZN (AND3_X1)
                                         _0275_ (net)
                  0.01    0.00    3.83 v _3160_/A3 (OR3_X1)
     5    6.87    0.02    0.09    3.92 v _3160_/ZN (OR3_X1)
                                         _0286_ (net)
                  0.02    0.00    3.92 v _3250_/A (AOI21_X1)
     4    7.21    0.05    0.07    4.00 ^ _3250_/ZN (AOI21_X1)
                                         _0372_ (net)
                  0.05    0.00    4.00 ^ _3266_/B2 (AOI221_X2)
     3    3.79    0.07    0.03    4.03 v _3266_/ZN (AOI221_X2)
                                         _0387_ (net)
                  0.07    0.00    4.03 v _3269_/A2 (OR3_X1)
     6    8.30    0.02    0.11    4.14 v _3269_/ZN (OR3_X1)
                                         _0390_ (net)
                  0.02    0.00    4.14 v _3306_/A2 (AND4_X1)
     2    2.15    0.01    0.04    4.19 v _3306_/ZN (AND4_X1)
                                         _0427_ (net)
                  0.01    0.00    4.19 v _3310_/A1 (NOR3_X1)
     4    6.86    0.06    0.07    4.26 ^ _3310_/ZN (NOR3_X1)
                                         _0431_ (net)
                  0.06    0.00    4.26 ^ _3311_/A2 (NOR3_X1)
     1    2.99    0.10    0.02    4.28 v _3311_/ZN (NOR3_X1)
                                         _0432_ (net)
                  0.10    0.00    4.28 v _3318_/A (AOI211_X2)
     1    2.57    0.04    0.09    4.37 ^ _3318_/ZN (AOI211_X2)
                                         _0439_ (net)
                  0.04    0.00    4.37 ^ _3319_/B (XNOR2_X1)
     2    3.27    0.03    0.05    4.42 ^ _3319_/ZN (XNOR2_X1)
                                         _0440_ (net)
                  0.03    0.00    4.42 ^ _3320_/C1 (OAI221_X1)
     4    4.66    0.10    0.04    4.46 v _3320_/ZN (OAI221_X1)
                                         _0441_ (net)
                  0.10    0.00    4.46 v _3350_/A2 (OR3_X1)
     2    2.95    0.02    0.11    4.57 v _3350_/ZN (OR3_X1)
                                         _0470_ (net)
                  0.02    0.00    4.57 v _4550_/B1 (AOI21_X1)
     2    2.55    0.03    0.03    4.60 ^ _4550_/ZN (AOI21_X1)
                                         _1599_ (net)
                  0.03    0.00    4.60 ^ _4659_/B2 (OAI221_X1)
     1    2.37    0.09    0.04    4.64 v _4659_/ZN (OAI221_X1)
                                         _1697_ (net)
                  0.09    0.00    4.64 v _4660_/B (XNOR2_X1)
     1    2.65    0.02    0.07    4.71 v _4660_/ZN (XNOR2_X1)
                                         _1698_ (net)
                  0.02    0.00    4.71 v _4661_/C1 (AOI211_X2)
     1    2.23    0.06    0.04    4.75 ^ _4661_/ZN (AOI211_X2)
                                         _1699_ (net)
                  0.06    0.00    4.75 ^ _4663_/A (XOR2_X1)
     1    0.00    0.02    0.05    4.80 ^ _4663_/Z (XOR2_X1)
                                         result[127] (net)
                  0.02    0.00    4.80 ^ result[127] (out)
                                  4.80   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -4.80   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: osize_vector[0] (input port clocked by clk)
Endpoint: result[127] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
     4    7.90    0.00    0.00    3.00 ^ osize_vector[0] (in)
                                         osize_vector[0] (net)
                  0.00    0.00    3.00 ^ _2340_/A2 (AND2_X1)
   146  225.39    0.52    0.57    3.57 ^ _2340_/ZN (AND2_X1)
                                         _1767_ (net)
                  0.52    0.00    3.57 ^ _3137_/A2 (AND4_X1)
     1    1.67    0.02    0.14    3.71 ^ _3137_/ZN (AND4_X1)
                                         _0263_ (net)
                  0.02    0.00    3.71 ^ _3139_/A (OAI21_X1)
     1    0.91    0.02    0.02    3.73 v _3139_/ZN (OAI21_X1)
                                         _0265_ (net)
                  0.02    0.00    3.73 v _3143_/A (MUX2_X1)
     4    4.77    0.01    0.07    3.80 v _3143_/Z (MUX2_X1)
                                         _0269_ (net)
                  0.01    0.00    3.80 v _3149_/A1 (AND3_X1)
     2    2.45    0.01    0.04    3.83 v _3149_/ZN (AND3_X1)
                                         _0275_ (net)
                  0.01    0.00    3.83 v _3160_/A3 (OR3_X1)
     5    6.87    0.02    0.09    3.92 v _3160_/ZN (OR3_X1)
                                         _0286_ (net)
                  0.02    0.00    3.92 v _3250_/A (AOI21_X1)
     4    7.21    0.05    0.07    4.00 ^ _3250_/ZN (AOI21_X1)
                                         _0372_ (net)
                  0.05    0.00    4.00 ^ _3266_/B2 (AOI221_X2)
     3    3.79    0.07    0.03    4.03 v _3266_/ZN (AOI221_X2)
                                         _0387_ (net)
                  0.07    0.00    4.03 v _3269_/A2 (OR3_X1)
     6    8.30    0.02    0.11    4.14 v _3269_/ZN (OR3_X1)
                                         _0390_ (net)
                  0.02    0.00    4.14 v _3306_/A2 (AND4_X1)
     2    2.15    0.01    0.04    4.19 v _3306_/ZN (AND4_X1)
                                         _0427_ (net)
                  0.01    0.00    4.19 v _3310_/A1 (NOR3_X1)
     4    6.86    0.06    0.07    4.26 ^ _3310_/ZN (NOR3_X1)
                                         _0431_ (net)
                  0.06    0.00    4.26 ^ _3311_/A2 (NOR3_X1)
     1    2.99    0.10    0.02    4.28 v _3311_/ZN (NOR3_X1)
                                         _0432_ (net)
                  0.10    0.00    4.28 v _3318_/A (AOI211_X2)
     1    2.57    0.04    0.09    4.37 ^ _3318_/ZN (AOI211_X2)
                                         _0439_ (net)
                  0.04    0.00    4.37 ^ _3319_/B (XNOR2_X1)
     2    3.27    0.03    0.05    4.42 ^ _3319_/ZN (XNOR2_X1)
                                         _0440_ (net)
                  0.03    0.00    4.42 ^ _3320_/C1 (OAI221_X1)
     4    4.66    0.10    0.04    4.46 v _3320_/ZN (OAI221_X1)
                                         _0441_ (net)
                  0.10    0.00    4.46 v _3350_/A2 (OR3_X1)
     2    2.95    0.02    0.11    4.57 v _3350_/ZN (OR3_X1)
                                         _0470_ (net)
                  0.02    0.00    4.57 v _4550_/B1 (AOI21_X1)
     2    2.55    0.03    0.03    4.60 ^ _4550_/ZN (AOI21_X1)
                                         _1599_ (net)
                  0.03    0.00    4.60 ^ _4659_/B2 (OAI221_X1)
     1    2.37    0.09    0.04    4.64 v _4659_/ZN (OAI221_X1)
                                         _1697_ (net)
                  0.09    0.00    4.64 v _4660_/B (XNOR2_X1)
     1    2.65    0.02    0.07    4.71 v _4660_/ZN (XNOR2_X1)
                                         _1698_ (net)
                  0.02    0.00    4.71 v _4661_/C1 (AOI211_X2)
     1    2.23    0.06    0.04    4.75 ^ _4661_/ZN (AOI211_X2)
                                         _1699_ (net)
                  0.06    0.00    4.75 ^ _4663_/A (XOR2_X1)
     1    0.00    0.02    0.05    4.80 ^ _4663_/Z (XOR2_X1)
                                         result[127] (net)
                  0.02    0.00    4.80 ^ result[127] (out)
                                  4.80   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -4.80   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          8.38e-05   6.91e-05   6.68e-05   2.20e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.38e-05   6.91e-05   6.68e-05   2.20e-04 100.0%
                          38.2%      31.5%      30.4%
