TimeQuest Timing Analyzer report for MIC1
Sun Dec 01 20:38:12 2024
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK'
 12. Slow Model Hold: 'CLOCK'
 13. Slow Model Minimum Pulse Width: 'CLOCK'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'CLOCK'
 26. Fast Model Hold: 'CLOCK'
 27. Fast Model Minimum Pulse Width: 'CLOCK'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Progagation Delay
 40. Minimum Progagation Delay
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; MIC1                                               ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C70F896I8                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; CLOCK      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 98.25 MHz ; 98.25 MHz       ; CLOCK      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLOCK ; -7.694 ; -243.776      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLOCK ; 2.424 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLOCK ; -2.277 ; -170.337              ;
+-------+--------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK'                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.694 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.659      ;
; -7.694 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.659      ;
; -7.694 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.659      ;
; -7.694 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.659      ;
; -7.694 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.659      ;
; -7.694 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.659      ;
; -7.694 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.659      ;
; -7.694 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.659      ;
; -7.694 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.659      ;
; -7.592 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.557      ;
; -7.592 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.557      ;
; -7.592 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.557      ;
; -7.592 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.557      ;
; -7.592 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.557      ;
; -7.592 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.557      ;
; -7.592 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.557      ;
; -7.592 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.557      ;
; -7.592 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.557      ;
; -7.569 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.534      ;
; -7.569 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.534      ;
; -7.569 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.534      ;
; -7.569 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.534      ;
; -7.569 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.534      ;
; -7.569 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.534      ;
; -7.569 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.534      ;
; -7.569 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.534      ;
; -7.569 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.534      ;
; -7.533 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.498      ;
; -7.533 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.498      ;
; -7.533 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.498      ;
; -7.533 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.498      ;
; -7.533 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.498      ;
; -7.533 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.498      ;
; -7.533 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.498      ;
; -7.533 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.498      ;
; -7.533 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.498      ;
; -7.523 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.488      ;
; -7.523 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.488      ;
; -7.523 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.488      ;
; -7.523 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.488      ;
; -7.523 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.488      ;
; -7.523 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.488      ;
; -7.523 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.488      ;
; -7.523 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.488      ;
; -7.523 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.488      ;
; -7.520 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.485      ;
; -7.520 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.485      ;
; -7.520 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.485      ;
; -7.520 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.485      ;
; -7.520 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.485      ;
; -7.520 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.485      ;
; -7.520 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.485      ;
; -7.520 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.485      ;
; -7.520 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.485      ;
; -7.323 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.288      ;
; -7.323 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.288      ;
; -7.323 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.288      ;
; -7.323 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.288      ;
; -7.323 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.288      ;
; -7.323 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.288      ;
; -7.323 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.288      ;
; -7.323 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.288      ;
; -7.323 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.288      ;
; -7.208 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.173      ;
; -7.208 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.173      ;
; -7.208 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.173      ;
; -7.208 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.173      ;
; -7.208 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.173      ;
; -7.208 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.173      ;
; -7.208 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.173      ;
; -7.208 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.173      ;
; -7.208 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.173      ;
; -7.179 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.144      ;
; -7.179 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.144      ;
; -7.179 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.144      ;
; -7.179 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.144      ;
; -7.179 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.144      ;
; -7.179 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.144      ;
; -7.179 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.144      ;
; -7.179 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.144      ;
; -7.179 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.011      ; 8.144      ;
; -7.169 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.135      ;
; -7.169 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.135      ;
; -7.169 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.135      ;
; -7.169 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.135      ;
; -7.169 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.135      ;
; -7.169 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.135      ;
; -7.169 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.135      ;
; -7.169 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.135      ;
; -7.169 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.135      ;
; -7.160 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.126      ;
; -7.160 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.126      ;
; -7.160 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.126      ;
; -7.160 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.126      ;
; -7.160 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.126      ;
; -7.160 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.126      ;
; -7.160 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.126      ;
; -7.160 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.126      ;
; -7.160 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.126      ;
; -7.136 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.012      ; 8.102      ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK'                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.424 ; MPC_GENERATOR:inst2|inst1                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.077      ; 2.268      ;
; 2.840 ; MPC_GENERATOR:inst2|inst1                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.076      ; 2.683      ;
; 2.869 ; MPC_GENERATOR:inst2|inst1                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.073      ; 2.709      ;
; 3.134 ; MPC_GENERATOR:inst2|inst8                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.077      ; 2.978      ;
; 3.550 ; MPC_GENERATOR:inst2|inst8                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.076      ; 3.393      ;
; 3.579 ; MPC_GENERATOR:inst2|inst8                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.073      ; 3.419      ;
; 3.833 ; MPC_GENERATOR:inst2|inst1                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.088      ; 3.688      ;
; 4.543 ; MPC_GENERATOR:inst2|inst8                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.088      ; 4.398      ;
; 5.323 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0  ; inst1                                                                                                             ; CLOCK        ; CLOCK       ; -0.500       ; -0.092     ; 5.037      ;
; 5.323 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; inst1                                                                                                             ; CLOCK        ; CLOCK       ; -0.500       ; -0.092     ; 5.037      ;
; 5.323 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2  ; inst1                                                                                                             ; CLOCK        ; CLOCK       ; -0.500       ; -0.092     ; 5.037      ;
; 5.323 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3  ; inst1                                                                                                             ; CLOCK        ; CLOCK       ; -0.500       ; -0.092     ; 5.037      ;
; 5.323 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4  ; inst1                                                                                                             ; CLOCK        ; CLOCK       ; -0.500       ; -0.092     ; 5.037      ;
; 5.323 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5  ; inst1                                                                                                             ; CLOCK        ; CLOCK       ; -0.500       ; -0.092     ; 5.037      ;
; 5.323 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6  ; inst1                                                                                                             ; CLOCK        ; CLOCK       ; -0.500       ; -0.092     ; 5.037      ;
; 5.323 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ; inst1                                                                                                             ; CLOCK        ; CLOCK       ; -0.500       ; -0.092     ; 5.037      ;
; 5.323 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; inst1                                                                                                             ; CLOCK        ; CLOCK       ; -0.500       ; -0.092     ; 5.037      ;
; 6.044 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.311      ;
; 6.044 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.311      ;
; 6.044 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.311      ;
; 6.044 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.311      ;
; 6.044 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.311      ;
; 6.044 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.311      ;
; 6.044 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.311      ;
; 6.044 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.311      ;
; 6.044 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.311      ;
; 6.072 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.339      ;
; 6.072 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.339      ;
; 6.072 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.339      ;
; 6.072 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.339      ;
; 6.072 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.339      ;
; 6.072 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.339      ;
; 6.072 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.339      ;
; 6.072 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.339      ;
; 6.072 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.339      ;
; 6.097 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.364      ;
; 6.097 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.364      ;
; 6.097 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.364      ;
; 6.097 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.364      ;
; 6.097 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.364      ;
; 6.097 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.364      ;
; 6.097 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.364      ;
; 6.097 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.364      ;
; 6.097 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.364      ;
; 6.129 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.393      ;
; 6.129 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.393      ;
; 6.129 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.393      ;
; 6.129 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.393      ;
; 6.129 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.393      ;
; 6.129 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.393      ;
; 6.129 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.393      ;
; 6.129 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.393      ;
; 6.129 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.393      ;
; 6.133 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.400      ;
; 6.133 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.400      ;
; 6.133 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.400      ;
; 6.133 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.400      ;
; 6.133 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.400      ;
; 6.133 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.400      ;
; 6.133 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.400      ;
; 6.133 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.400      ;
; 6.133 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.400      ;
; 6.133 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.400      ;
; 6.133 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.400      ;
; 6.133 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.400      ;
; 6.133 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.400      ;
; 6.133 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.400      ;
; 6.133 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.400      ;
; 6.133 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.400      ;
; 6.133 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.400      ;
; 6.133 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.400      ;
; 6.380 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.648      ;
; 6.380 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.648      ;
; 6.380 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.648      ;
; 6.380 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.648      ;
; 6.380 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.648      ;
; 6.380 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.648      ;
; 6.380 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.648      ;
; 6.380 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.648      ;
; 6.380 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.648      ;
; 6.408 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.676      ;
; 6.408 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.676      ;
; 6.408 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.676      ;
; 6.408 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.676      ;
; 6.408 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.676      ;
; 6.408 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.676      ;
; 6.408 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.676      ;
; 6.408 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.676      ;
; 6.408 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 6.676      ;
; 6.424 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.688      ;
; 6.424 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.688      ;
; 6.424 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.688      ;
; 6.424 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.688      ;
; 6.424 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.688      ;
; 6.424 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.688      ;
; 6.424 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.688      ;
; 6.424 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.688      ;
; 6.424 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 0.000        ; -0.003     ; 6.688      ;
; 6.437 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.704      ;
; 6.437 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 6.704      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ;
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; CLOCK ; Rise       ; CLOCK                                                                                                             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst1                                                                                         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst1                                                                                         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst8                                                                                         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst8                                                                                         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK ; Rise       ; inst1                                                                                                             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK ; Rise       ; inst1                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK|combout                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK|combout                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst1|clk                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst1|clk                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst2|inst1|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst2|inst1|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst2|inst8|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst2|inst8|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a0|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a0|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a18|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a18|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a27|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a27|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a9|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a9|clk0                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; N          ; CLOCK      ; 4.607 ; 4.607 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; 4.080 ; 4.080 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; 7.513 ; 7.513 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; 7.513 ; 7.513 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; 6.743 ; 6.743 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; 6.630 ; 6.630 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; 6.797 ; 6.797 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; 6.498 ; 6.498 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; 7.460 ; 7.460 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 2.734 ; 2.734 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 2.390 ; 2.390 ; Fall       ; CLOCK           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; N          ; CLOCK      ; -4.341 ; -4.341 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; -3.814 ; -3.814 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; -1.086 ; -1.086 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; -5.694 ; -5.694 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; -4.710 ; -4.710 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; -4.989 ; -4.989 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; -5.098 ; -5.098 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; -5.238 ; -5.238 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; -5.785 ; -5.785 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; -1.139 ; -1.139 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; -1.086 ; -1.086 ; Fall       ; CLOCK           ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 10.428 ; 10.428 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 10.428 ; 10.428 ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 8.131  ; 8.131  ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 13.282 ; 13.282 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 12.210 ; 12.210 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 12.156 ; 12.156 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 11.822 ; 11.822 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 11.840 ; 11.840 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 12.183 ; 12.183 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 12.192 ; 12.192 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 11.850 ; 11.850 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 12.237 ; 12.237 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 11.884 ; 11.884 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 12.246 ; 12.246 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 12.658 ; 12.658 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 12.596 ; 12.596 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 12.288 ; 12.288 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 12.969 ; 12.969 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 12.665 ; 12.665 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 12.698 ; 12.698 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 11.947 ; 11.947 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 11.894 ; 11.894 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 12.576 ; 12.576 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 12.506 ; 12.506 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 12.594 ; 12.594 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 13.282 ; 13.282 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 12.210 ; 12.210 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 12.905 ; 12.905 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 11.955 ; 11.955 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 12.967 ; 12.967 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 13.029 ; 13.029 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 12.580 ; 12.580 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 11.496 ; 11.496 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 11.872 ; 11.872 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 11.874 ; 11.874 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 11.498 ; 11.498 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 11.856 ; 11.856 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 11.926 ; 11.926 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 11.882 ; 11.882 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 11.517 ; 11.517 ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 15.063 ; 15.063 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 14.447 ; 14.447 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 14.636 ; 14.636 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 14.643 ; 14.643 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 15.063 ; 15.063 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 14.288 ; 14.288 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 14.705 ; 14.705 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 14.634 ; 14.634 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 14.266 ; 14.266 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 14.766 ; 14.766 ; Fall       ; CLOCK           ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 9.718  ; 9.718  ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 9.718  ; 9.718  ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 8.131  ; 8.131  ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 11.496 ; 11.496 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 12.210 ; 12.210 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 12.156 ; 12.156 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 11.822 ; 11.822 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 11.840 ; 11.840 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 12.183 ; 12.183 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 12.192 ; 12.192 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 11.850 ; 11.850 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 12.237 ; 12.237 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 11.884 ; 11.884 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 12.246 ; 12.246 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 12.658 ; 12.658 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 12.596 ; 12.596 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 12.288 ; 12.288 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 12.969 ; 12.969 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 12.665 ; 12.665 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 12.698 ; 12.698 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 11.947 ; 11.947 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 11.894 ; 11.894 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 12.576 ; 12.576 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 12.506 ; 12.506 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 12.594 ; 12.594 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 13.282 ; 13.282 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 12.210 ; 12.210 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 12.905 ; 12.905 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 11.955 ; 11.955 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 12.967 ; 12.967 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 13.029 ; 13.029 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 12.580 ; 12.580 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 11.496 ; 11.496 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 11.872 ; 11.872 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 11.874 ; 11.874 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 11.498 ; 11.498 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 11.856 ; 11.856 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 11.926 ; 11.926 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 11.882 ; 11.882 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 11.517 ; 11.517 ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 13.520 ; 13.520 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 14.040 ; 14.040 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 14.190 ; 14.190 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 13.884 ; 13.884 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 14.607 ; 14.607 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 13.896 ; 13.896 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 14.305 ; 14.305 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 13.781 ; 13.781 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 13.520 ; 13.520 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 14.232 ; 14.232 ; Fall       ; CLOCK           ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; MBR_IN[0]  ; MPC[0]      ; 13.637 ;    ;    ; 13.637 ;
; MBR_IN[1]  ; MPC[1]      ; 12.856 ;    ;    ; 12.856 ;
; MBR_IN[2]  ; MPC[2]      ; 12.740 ;    ;    ; 12.740 ;
; MBR_IN[3]  ; MPC[3]      ; 13.268 ;    ;    ; 13.268 ;
; MBR_IN[4]  ; MPC[4]      ; 12.578 ;    ;    ; 12.578 ;
; MBR_IN[5]  ; MPC[5]      ; 13.596 ;    ;    ; 13.596 ;
; MBR_IN[6]  ; MPC[6]      ; 8.848  ;    ;    ; 8.848  ;
; MBR_IN[7]  ; MPC[7]      ; 8.477  ;    ;    ; 8.477  ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; MBR_IN[0]  ; MPC[0]      ; 13.637 ;    ;    ; 13.637 ;
; MBR_IN[1]  ; MPC[1]      ; 12.856 ;    ;    ; 12.856 ;
; MBR_IN[2]  ; MPC[2]      ; 12.740 ;    ;    ; 12.740 ;
; MBR_IN[3]  ; MPC[3]      ; 13.268 ;    ;    ; 13.268 ;
; MBR_IN[4]  ; MPC[4]      ; 12.578 ;    ;    ; 12.578 ;
; MBR_IN[5]  ; MPC[5]      ; 13.596 ;    ;    ; 13.596 ;
; MBR_IN[6]  ; MPC[6]      ; 8.848  ;    ;    ; 8.848  ;
; MBR_IN[7]  ; MPC[7]      ; 8.477  ;    ;    ; 8.477  ;
+------------+-------------+--------+----+----+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLOCK ; -2.307 ; -73.648       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLOCK ; 1.075 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLOCK ; -1.423 ; -106.836              ;
+-------+--------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK'                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.307 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.320      ;
; -2.307 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.320      ;
; -2.307 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.320      ;
; -2.307 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.320      ;
; -2.307 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.320      ;
; -2.307 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.320      ;
; -2.307 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.320      ;
; -2.307 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.320      ;
; -2.307 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.320      ;
; -2.271 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.284      ;
; -2.271 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.284      ;
; -2.271 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.284      ;
; -2.271 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.284      ;
; -2.271 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.284      ;
; -2.271 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.284      ;
; -2.271 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.284      ;
; -2.271 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.284      ;
; -2.271 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.284      ;
; -2.271 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.284      ;
; -2.271 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.284      ;
; -2.271 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.284      ;
; -2.271 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.284      ;
; -2.271 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.284      ;
; -2.271 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.284      ;
; -2.271 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.284      ;
; -2.271 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.284      ;
; -2.271 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.284      ;
; -2.265 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.278      ;
; -2.265 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.278      ;
; -2.265 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.278      ;
; -2.265 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.278      ;
; -2.265 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.278      ;
; -2.265 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.278      ;
; -2.265 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.278      ;
; -2.265 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.278      ;
; -2.265 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.278      ;
; -2.262 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.275      ;
; -2.262 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.275      ;
; -2.262 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.275      ;
; -2.262 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.275      ;
; -2.262 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.275      ;
; -2.262 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.275      ;
; -2.262 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.275      ;
; -2.262 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.275      ;
; -2.262 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.275      ;
; -2.247 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.260      ;
; -2.247 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.260      ;
; -2.247 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.260      ;
; -2.247 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.260      ;
; -2.247 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.260      ;
; -2.247 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.260      ;
; -2.247 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.260      ;
; -2.247 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.260      ;
; -2.247 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.260      ;
; -2.230 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.243      ;
; -2.230 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.243      ;
; -2.230 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.243      ;
; -2.230 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.243      ;
; -2.230 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.243      ;
; -2.230 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.243      ;
; -2.230 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.243      ;
; -2.230 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.243      ;
; -2.230 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.243      ;
; -2.192 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.205      ;
; -2.192 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.205      ;
; -2.192 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.205      ;
; -2.192 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.205      ;
; -2.192 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.205      ;
; -2.192 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.205      ;
; -2.192 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.205      ;
; -2.192 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.205      ;
; -2.192 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.205      ;
; -2.178 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.191      ;
; -2.178 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.191      ;
; -2.178 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.191      ;
; -2.178 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.191      ;
; -2.178 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.191      ;
; -2.178 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.191      ;
; -2.178 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.191      ;
; -2.178 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.191      ;
; -2.178 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK        ; CLOCK       ; 1.000        ; 0.014      ; 3.191      ;
; -2.166 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.180      ;
; -2.166 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.180      ;
; -2.166 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.180      ;
; -2.166 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.180      ;
; -2.166 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.180      ;
; -2.166 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.180      ;
; -2.166 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.180      ;
; -2.166 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.180      ;
; -2.166 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.180      ;
; -2.111 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.125      ;
; -2.111 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.125      ;
; -2.111 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.125      ;
; -2.111 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.125      ;
; -2.111 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.125      ;
; -2.111 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.125      ;
; -2.111 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.125      ;
; -2.111 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.125      ;
; -2.111 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.125      ;
; -2.104 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.015      ; 3.118      ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK'                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.075 ; MPC_GENERATOR:inst2|inst1                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.043      ; 0.753      ;
; 1.201 ; MPC_GENERATOR:inst2|inst1                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.042      ; 0.878      ;
; 1.218 ; MPC_GENERATOR:inst2|inst8                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.043      ; 0.896      ;
; 1.219 ; MPC_GENERATOR:inst2|inst1                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.040      ; 0.894      ;
; 1.344 ; MPC_GENERATOR:inst2|inst8                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.042      ; 1.021      ;
; 1.362 ; MPC_GENERATOR:inst2|inst8                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.040      ; 1.037      ;
; 1.534 ; MPC_GENERATOR:inst2|inst1                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.057      ; 1.226      ;
; 1.677 ; MPC_GENERATOR:inst2|inst8                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.057      ; 1.369      ;
; 2.448 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.583      ;
; 2.448 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.583      ;
; 2.448 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.583      ;
; 2.448 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.583      ;
; 2.448 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.583      ;
; 2.448 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.583      ;
; 2.448 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.583      ;
; 2.448 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.583      ;
; 2.448 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.583      ;
; 2.457 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.592      ;
; 2.457 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.592      ;
; 2.457 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.592      ;
; 2.457 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.592      ;
; 2.457 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.592      ;
; 2.457 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.592      ;
; 2.457 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.592      ;
; 2.457 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.592      ;
; 2.457 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.592      ;
; 2.498 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.633      ;
; 2.498 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.633      ;
; 2.498 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.633      ;
; 2.498 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.633      ;
; 2.498 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.633      ;
; 2.498 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.633      ;
; 2.498 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.633      ;
; 2.498 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.633      ;
; 2.498 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.633      ;
; 2.499 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.002     ; 2.632      ;
; 2.499 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.002     ; 2.632      ;
; 2.499 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.002     ; 2.632      ;
; 2.499 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.002     ; 2.632      ;
; 2.499 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.002     ; 2.632      ;
; 2.499 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.002     ; 2.632      ;
; 2.499 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.002     ; 2.632      ;
; 2.499 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.002     ; 2.632      ;
; 2.499 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.002     ; 2.632      ;
; 2.501 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.636      ;
; 2.501 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.636      ;
; 2.501 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.636      ;
; 2.501 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.636      ;
; 2.501 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.636      ;
; 2.501 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.636      ;
; 2.501 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.636      ;
; 2.501 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.636      ;
; 2.501 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.636      ;
; 2.505 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.640      ;
; 2.505 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.640      ;
; 2.505 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.640      ;
; 2.505 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.640      ;
; 2.505 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.640      ;
; 2.505 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.640      ;
; 2.505 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.640      ;
; 2.505 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.640      ;
; 2.505 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.640      ;
; 2.550 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.686      ;
; 2.550 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.686      ;
; 2.550 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.686      ;
; 2.550 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.686      ;
; 2.550 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.686      ;
; 2.550 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.686      ;
; 2.550 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.686      ;
; 2.550 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.686      ;
; 2.550 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.686      ;
; 2.560 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.696      ;
; 2.560 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.696      ;
; 2.560 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.696      ;
; 2.560 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.696      ;
; 2.560 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.696      ;
; 2.560 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.696      ;
; 2.560 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.696      ;
; 2.560 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.696      ;
; 2.560 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.696      ;
; 2.571 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.706      ;
; 2.571 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.707      ;
; 2.571 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.706      ;
; 2.571 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.706      ;
; 2.571 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.706      ;
; 2.571 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.706      ;
; 2.571 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.706      ;
; 2.571 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.706      ;
; 2.571 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.706      ;
; 2.571 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.706      ;
; 2.571 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.707      ;
; 2.571 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.707      ;
; 2.571 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.707      ;
; 2.571 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.707      ;
; 2.571 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.707      ;
; 2.571 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.707      ;
; 2.571 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.707      ;
; 2.571 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.707      ;
; 2.575 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 2.711      ;
; 2.575 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; -0.002     ; 2.708      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK ; Rise       ; CLOCK                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst1                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst1                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst8                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst8                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; inst1                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst1                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK|combout                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK|combout                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst1|clk                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst1|clk                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst2|inst1|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst2|inst1|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst2|inst8|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst2|inst8|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a0|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a0|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a18|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a18|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a27|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a27|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a9|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a9|clk0                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; N          ; CLOCK      ; 1.755 ; 1.755 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; 1.664 ; 1.664 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; 2.709 ; 2.709 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; 2.709 ; 2.709 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; 2.403 ; 2.403 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; 2.385 ; 2.385 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; 2.355 ; 2.355 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; 2.374 ; 2.374 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; 2.594 ; 2.594 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 0.196 ; 0.196 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 0.125 ; 0.125 ; Fall       ; CLOCK           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; N          ; CLOCK      ; -1.637 ; -1.637 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; -1.546 ; -1.546 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; 0.331  ; 0.331  ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; -2.062 ; -2.062 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; -1.740 ; -1.740 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; -1.844 ; -1.844 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; -1.846 ; -1.846 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; -1.943 ; -1.943 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; -2.098 ; -2.098 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 0.319  ; 0.319  ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 0.331  ; 0.331  ; Fall       ; CLOCK           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 4.391 ; 4.391 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 4.391 ; 4.391 ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 3.705 ; 3.705 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 5.921 ; 5.921 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 5.642 ; 5.642 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 5.585 ; 5.585 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 5.502 ; 5.502 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 5.519 ; 5.519 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 5.613 ; 5.613 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 5.622 ; 5.622 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 5.519 ; 5.519 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 5.651 ; 5.651 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 5.538 ; 5.538 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 5.629 ; 5.629 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 5.782 ; 5.782 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 5.736 ; 5.736 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 5.675 ; 5.675 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 5.840 ; 5.840 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 5.785 ; 5.785 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 5.798 ; 5.798 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 5.579 ; 5.579 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 5.545 ; 5.545 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 5.719 ; 5.719 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 5.763 ; 5.763 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 5.741 ; 5.741 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 5.921 ; 5.921 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 5.610 ; 5.610 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 5.801 ; 5.801 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 5.582 ; 5.582 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 5.859 ; 5.859 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 5.876 ; 5.876 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 5.731 ; 5.731 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 5.408 ; 5.408 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 5.533 ; 5.533 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 5.533 ; 5.533 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 5.409 ; 5.409 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 5.514 ; 5.514 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 5.567 ; 5.567 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 5.525 ; 5.525 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 5.429 ; 5.429 ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 6.466 ; 6.466 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 6.378 ; 6.378 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 6.390 ; 6.390 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 6.385 ; 6.385 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 6.466 ; 6.466 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 6.274 ; 6.274 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 6.353 ; 6.353 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 6.368 ; 6.368 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 6.270 ; 6.270 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 6.385 ; 6.385 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 4.248 ; 4.248 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 4.248 ; 4.248 ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 3.705 ; 3.705 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 5.408 ; 5.408 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 5.642 ; 5.642 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 5.585 ; 5.585 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 5.502 ; 5.502 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 5.519 ; 5.519 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 5.613 ; 5.613 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 5.622 ; 5.622 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 5.519 ; 5.519 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 5.651 ; 5.651 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 5.538 ; 5.538 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 5.629 ; 5.629 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 5.782 ; 5.782 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 5.736 ; 5.736 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 5.675 ; 5.675 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 5.840 ; 5.840 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 5.785 ; 5.785 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 5.798 ; 5.798 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 5.579 ; 5.579 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 5.545 ; 5.545 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 5.719 ; 5.719 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 5.763 ; 5.763 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 5.741 ; 5.741 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 5.921 ; 5.921 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 5.610 ; 5.610 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 5.801 ; 5.801 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 5.582 ; 5.582 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 5.859 ; 5.859 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 5.876 ; 5.876 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 5.731 ; 5.731 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 5.408 ; 5.408 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 5.533 ; 5.533 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 5.533 ; 5.533 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 5.409 ; 5.409 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 5.514 ; 5.514 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 5.567 ; 5.567 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 5.525 ; 5.525 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 5.429 ; 5.429 ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 6.046 ; 6.046 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 6.220 ; 6.220 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 6.230 ; 6.230 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 6.156 ; 6.156 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 6.299 ; 6.299 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 6.128 ; 6.128 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 6.212 ; 6.212 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 6.123 ; 6.123 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 6.046 ; 6.046 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 6.244 ; 6.244 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; MBR_IN[0]  ; MPC[0]      ; 5.825 ;    ;    ; 5.825 ;
; MBR_IN[1]  ; MPC[1]      ; 5.522 ;    ;    ; 5.522 ;
; MBR_IN[2]  ; MPC[2]      ; 5.499 ;    ;    ; 5.499 ;
; MBR_IN[3]  ; MPC[3]      ; 5.574 ;    ;    ; 5.574 ;
; MBR_IN[4]  ; MPC[4]      ; 5.456 ;    ;    ; 5.456 ;
; MBR_IN[5]  ; MPC[5]      ; 5.717 ;    ;    ; 5.717 ;
; MBR_IN[6]  ; MPC[6]      ; 3.299 ;    ;    ; 3.299 ;
; MBR_IN[7]  ; MPC[7]      ; 3.217 ;    ;    ; 3.217 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; MBR_IN[0]  ; MPC[0]      ; 5.825 ;    ;    ; 5.825 ;
; MBR_IN[1]  ; MPC[1]      ; 5.522 ;    ;    ; 5.522 ;
; MBR_IN[2]  ; MPC[2]      ; 5.499 ;    ;    ; 5.499 ;
; MBR_IN[3]  ; MPC[3]      ; 5.574 ;    ;    ; 5.574 ;
; MBR_IN[4]  ; MPC[4]      ; 5.456 ;    ;    ; 5.456 ;
; MBR_IN[5]  ; MPC[5]      ; 5.717 ;    ;    ; 5.717 ;
; MBR_IN[6]  ; MPC[6]      ; 3.299 ;    ;    ; 3.299 ;
; MBR_IN[7]  ; MPC[7]      ; 3.217 ;    ;    ; 3.217 ;
+------------+-------------+-------+----+----+-------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -7.694   ; 1.075 ; N/A      ; N/A     ; -2.277              ;
;  CLOCK           ; -7.694   ; 1.075 ; N/A      ; N/A     ; -2.277              ;
; Design-wide TNS  ; -243.776 ; 0.0   ; 0.0      ; 0.0     ; -170.337            ;
;  CLOCK           ; -243.776 ; 0.000 ; N/A      ; N/A     ; -170.337            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; N          ; CLOCK      ; 4.607 ; 4.607 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; 4.080 ; 4.080 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; 7.513 ; 7.513 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; 7.513 ; 7.513 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; 6.743 ; 6.743 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; 6.630 ; 6.630 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; 6.797 ; 6.797 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; 6.498 ; 6.498 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; 7.460 ; 7.460 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 2.734 ; 2.734 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 2.390 ; 2.390 ; Fall       ; CLOCK           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; N          ; CLOCK      ; -1.637 ; -1.637 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; -1.546 ; -1.546 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; 0.331  ; 0.331  ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; -2.062 ; -2.062 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; -1.740 ; -1.740 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; -1.844 ; -1.844 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; -1.846 ; -1.846 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; -1.943 ; -1.943 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; -2.098 ; -2.098 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 0.319  ; 0.319  ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 0.331  ; 0.331  ; Fall       ; CLOCK           ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 10.428 ; 10.428 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 10.428 ; 10.428 ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 8.131  ; 8.131  ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 13.282 ; 13.282 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 12.210 ; 12.210 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 12.156 ; 12.156 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 11.822 ; 11.822 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 11.840 ; 11.840 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 12.183 ; 12.183 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 12.192 ; 12.192 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 11.850 ; 11.850 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 12.237 ; 12.237 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 11.884 ; 11.884 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 12.246 ; 12.246 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 12.658 ; 12.658 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 12.596 ; 12.596 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 12.288 ; 12.288 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 12.969 ; 12.969 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 12.665 ; 12.665 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 12.698 ; 12.698 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 11.947 ; 11.947 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 11.894 ; 11.894 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 12.576 ; 12.576 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 12.506 ; 12.506 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 12.594 ; 12.594 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 13.282 ; 13.282 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 12.210 ; 12.210 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 12.905 ; 12.905 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 11.955 ; 11.955 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 12.967 ; 12.967 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 13.029 ; 13.029 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 12.580 ; 12.580 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 11.496 ; 11.496 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 11.872 ; 11.872 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 11.874 ; 11.874 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 11.498 ; 11.498 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 11.856 ; 11.856 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 11.926 ; 11.926 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 11.882 ; 11.882 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 11.517 ; 11.517 ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 15.063 ; 15.063 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 14.447 ; 14.447 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 14.636 ; 14.636 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 14.643 ; 14.643 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 15.063 ; 15.063 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 14.288 ; 14.288 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 14.705 ; 14.705 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 14.634 ; 14.634 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 14.266 ; 14.266 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 14.766 ; 14.766 ; Fall       ; CLOCK           ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 4.248 ; 4.248 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 4.248 ; 4.248 ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 3.705 ; 3.705 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 5.408 ; 5.408 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 5.642 ; 5.642 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 5.585 ; 5.585 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 5.502 ; 5.502 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 5.519 ; 5.519 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 5.613 ; 5.613 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 5.622 ; 5.622 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 5.519 ; 5.519 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 5.651 ; 5.651 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 5.538 ; 5.538 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 5.629 ; 5.629 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 5.782 ; 5.782 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 5.736 ; 5.736 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 5.675 ; 5.675 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 5.840 ; 5.840 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 5.785 ; 5.785 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 5.798 ; 5.798 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 5.579 ; 5.579 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 5.545 ; 5.545 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 5.719 ; 5.719 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 5.763 ; 5.763 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 5.741 ; 5.741 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 5.921 ; 5.921 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 5.610 ; 5.610 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 5.801 ; 5.801 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 5.582 ; 5.582 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 5.859 ; 5.859 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 5.876 ; 5.876 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 5.731 ; 5.731 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 5.408 ; 5.408 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 5.533 ; 5.533 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 5.533 ; 5.533 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 5.409 ; 5.409 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 5.514 ; 5.514 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 5.567 ; 5.567 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 5.525 ; 5.525 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 5.429 ; 5.429 ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 6.046 ; 6.046 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 6.220 ; 6.220 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 6.230 ; 6.230 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 6.156 ; 6.156 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 6.299 ; 6.299 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 6.128 ; 6.128 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 6.212 ; 6.212 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 6.123 ; 6.123 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 6.046 ; 6.046 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 6.244 ; 6.244 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------+
; Progagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; MBR_IN[0]  ; MPC[0]      ; 13.637 ;    ;    ; 13.637 ;
; MBR_IN[1]  ; MPC[1]      ; 12.856 ;    ;    ; 12.856 ;
; MBR_IN[2]  ; MPC[2]      ; 12.740 ;    ;    ; 12.740 ;
; MBR_IN[3]  ; MPC[3]      ; 13.268 ;    ;    ; 13.268 ;
; MBR_IN[4]  ; MPC[4]      ; 12.578 ;    ;    ; 12.578 ;
; MBR_IN[5]  ; MPC[5]      ; 13.596 ;    ;    ; 13.596 ;
; MBR_IN[6]  ; MPC[6]      ; 8.848  ;    ;    ; 8.848  ;
; MBR_IN[7]  ; MPC[7]      ; 8.477  ;    ;    ; 8.477  ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; MBR_IN[0]  ; MPC[0]      ; 5.825 ;    ;    ; 5.825 ;
; MBR_IN[1]  ; MPC[1]      ; 5.522 ;    ;    ; 5.522 ;
; MBR_IN[2]  ; MPC[2]      ; 5.499 ;    ;    ; 5.499 ;
; MBR_IN[3]  ; MPC[3]      ; 5.574 ;    ;    ; 5.574 ;
; MBR_IN[4]  ; MPC[4]      ; 5.456 ;    ;    ; 5.456 ;
; MBR_IN[5]  ; MPC[5]      ; 5.717 ;    ;    ; 5.717 ;
; MBR_IN[6]  ; MPC[6]      ; 3.299 ;    ;    ; 3.299 ;
; MBR_IN[7]  ; MPC[7]      ; 3.217 ;    ;    ; 3.217 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK      ; CLOCK    ; 0        ; 9        ; 8        ; 684      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK      ; CLOCK    ; 0        ; 9        ; 8        ; 684      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 42    ; 42   ;
; Unconstrained Output Ports      ; 46    ; 46   ;
; Unconstrained Output Port Paths ; 497   ; 497  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Sun Dec 01 20:38:12 2024
Info: Command: quartus_sta MIC1 -c MIC1
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIC1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK CLOCK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.694
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.694      -243.776 CLOCK 
Info (332146): Worst-case hold slack is 2.424
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.424         0.000 CLOCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.277
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.277      -170.337 CLOCK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.307
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.307       -73.648 CLOCK 
Info (332146): Worst-case hold slack is 1.075
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.075         0.000 CLOCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -106.836 CLOCK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4543 megabytes
    Info: Processing ended: Sun Dec 01 20:38:12 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


