<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Alex Clunan | Electrical Engineer</title>
    <meta name="description" content="Engineering Portfolio of Alex Clunan - VLSI, FPGA, & Embedded Systems">
    <link rel="stylesheet" href="styles.css">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.0.0/css/all.min.css">
</head>
<body>

    <nav class="navbar">
        <div class="container nav-container">
            <a href="#" class="logo">Alex Clunan // Portfolio</a>
            <ul class="nav-links">
                <li><a href="#roles">ROLES</a></li>
                <li><a href="#experience">EXPERIENCE</a></li>
                <li><a href="#projects">PROJECTS</a></li>
                <li><a href="#skills">SKILLS</a></li>
                <li><a href="#contact">CONTACT</a></li>
                <li><a href="resume.pdf" target="_blank">RESUME</a></li>
            </ul>
        </div>
    </nav>

    <header class="hero">
        <div class="container hero-content">
            <span class="label">/// PORTFOLIO</span>
            <h1>ALEX CLUNAN</h1>
            <h2 class="subtitle">Electrical Engineering Student | VLSI & Computer Hardware Design</h2>
            <p>
                I am a senior Electrical Engineering student at the University of Virginia specializing in <strong>VLSI design</strong>, <strong>computer hardware architecture</strong>, and <strong>embedded systems</strong>. My work spans from nanoscale circuit optimization to systems-level hardware-software integration.
            </p>
            <div style="margin-top: 30px;">
                <a href="#projects" class="btn primary">SELECTED PROJECTS</a>
                <a href="resume.pdf" target="_blank" class="btn">VIEW RESUME</a>
            </div>
        </div>
    </header>

    <section id="roles" class="section">
        <div class="container">
            <h2>01 // Current Roles</h2>
            <div class="jobs-container">
                <div class="job">
                    <h3>Head Teaching Assistant <span class="company">- Applied Physics (Electricity & Magnetism)</span></h3>
                    <p>Leading a team of 15 TAs, coordinating lab sessions, ensuring grading and office hour duties are met, and developing curriculum materials.</p>
                </div>

                <div class="job">
                    <h3>Teaching Assistant <span class="company">- Computer Architecture and Design</span></h3>
                    <p>Guiding students through the design and implementation of pipelined RISC-V processors and providing feedback on digital design concepts.</p>
                </div>

                <div class="job">
                    <h3>Undergraduate Researcher <span class="company">- Swami Lab</span></h3>
                    <p>Developing low-cost, low-latency impedance measurement systems for biological signal analysis using Raspberry Pi and custom PCB architecture.</p>
                </div>
            </div>
        </div>
    </section>

    <section id="experience" class="section">
        <div class="container">
            <h2>02 // Experience</h2>
            <div class="jobs-container">
                
                <div class="job">
                    <h3>Software Engineering Intern <span class="company">@ Ultrata LLC</span></h3>
                    <span class="job-date">Remote | June 2025 - Present</span>
                    <ul>
                        <li>Developed a Linux FUSE filesystem to interface with the Intelligent Memory Fabric (IMF), implementing over 30 functions with extensive debugging in gdb.</li>
                        <li>Modified the C standard library and created C++ STL allocator classes to enable compatibility with IMF.</li>
                        <li>Benchmarked S3 interface vs. MinIO performance using proprietary tools.</li>
                    </ul>
                </div>

                <div class="job">
                    <h3>Naval Reasearch Enterprise Internship Program (NREIP) Fall Engagement <span class="company">@ Naval Surface Warefare Center (NSWC) Philadelphia</span></h3>
                    <span class="job-date">Oct 2025 - Dec 2025</span>
                    <ul>
                        <li>Collaborated on a whitepaper for Condition Based Maintenance of naval hydraulic systems. Focused on data analysis and AI integration topics.</li>
                    </ul>
                </div>

                <div class="job">
                    <h3>Emergency Medical Technician <span class="company">@ Charlottesville Albemarle Rescue Squad</span></h3>
                    <span class="job-date">Aug 2023 - Feb 2024</span>
                    <ul>
                        <li>Provided direct patient care and emergency medical treatment on scene and during ambulance transport.</li>
                    </ul>
                </div>

                <div class="job">
                    <h3>Bassist / Keyboardist / Audio Engineer</h3>
                    <p>Performing live music and managing sound production and mixing for a rock band.</p>
                </div>

            </div>
        </div>
    </section>

    <section id="projects" class="section">
        <div class="container">
            <h2>03 // Selected Projects</h2>
            <div class="projects-grid">
                
                <div class="project-card">
                    <div class="project-header">
                        <span class="project-title">CUSTOM 64KB SRAM ARRAY DESIGN</span>
                        <div class="project-links">
                            <a href="vlsi_report.pdf" target="_blank" title="Read Technical Report"><i class="fas fa-file-pdf"></i></a>
                        </div>
                    </div>
                    <div class="project-content">
                        <p class="project-desc">
                            Designed and optimized a complete SRAM system in <strong>FreePDK 45nm</strong> using Cadence Virtuoso. Implemented custom 6T bitcells and evaluated multiple sense amplifier and decoder architectures. Applied dynamic wordline voltage techniques to optimize the ActiveEnergyPerAccess×Delay²×Area×IdlePower metric. Verified the design Using SPICE simulations, checking acrossing PVT corners.
                        </p>
                        <div class="tech-stack">
                            <span class="tech-label">TECHNOLOGIES</span>
                            <ul class="project-tech">
                                <li>Cadence Virtuoso</li>
                                <li>FreePDK45</li>
                                <li>SPICE Simulation</li>
                            </ul>
                        </div>
                    </div>
                </div>

                <div class="project-card">
                    <div class="project-header">
                        <span class="project-title">SECURE TWO-WAY RADIO SYSTEM</span>
                        <div class="project-links">
                            <a href="https://github.com/hplp/2025-fpga-design-projects-EncryptedRadio" target="_blank"><i class="fab fa-github"></i></a>
                        </div>
                    </div>
                    <div class="project-content">
                        <p class="project-desc">
                            Built an AES-128 encrypted radio system on PYNQ-Z1 <strong>Xilinx</strong> FPGA boards using <strong>Vitis HLS</strong> to generate hardware IP modules with AXI protocol integration. Demonstrated successful encrypted communication between two boards via radio.
                        </p>
                        <div class="tech-stack">
                            <span class="tech-label">TECHNOLOGIES</span>
                            <ul class="project-tech">
                                <li>Vitis HLS</li>
                                <li>FPGA (PYNQ-Z1)</li>
                                <li>Verilog</li>
                                <li>C Driver</li>
                            </ul>
                        </div>
                    </div>
                </div>

                <div class="project-card">
                    <div class="project-header">
                        <span class="project-title">SPIKING NEURAL NETWORK ACCELERATION</span>
                        <div class="project-links">
                            <a href="https://github.com/Mircea-s-classes/ai-hardware-project-proposal-antimony-pentafluoride-enjoyers/tree/main" target="_blank"><i class="fab fa-github"></i></a>
                        </div>
                    </div>
                    <div class="project-content">
                        <p class="project-desc">
                            Developed and trained a Convolutional Neural Network (CNN) for MNIST classification, then converted it to a Spiking Neural Network (SNN) for deployment on <strong>BrainChip Akida</strong> hardware. Benchmarked inference latency, energy efficiency, and accuracy against Intel i7-8700k CPU baseline.
                        </p>
                        <div class="tech-stack">
                            <span class="tech-label">TECHNOLOGIES</span>
                            <ul class="project-tech">
                                <li>Python (TensorFlow)</li>
                                <li>Akida SDK</li>
                                <li>Neuromorphic Hardware</li>
                            </ul>
                        </div>
                    </div>
                </div>

                <div class="project-card">
                    <div class="project-header">
                        <span class="project-title">RISC-V SOFT-CORE PROCESSOR</span>
                        <div class="project-links">
                            <a href="https://github.com/alexclunan/RISCV_CPU" target="_blank"><i class="fab fa-github"></i></a>
                        </div>
                    </div>
                    <div class="project-content">
                        <p class="project-desc">
                            Constructed a complete soft-core RISC-V CPU supporting arithmetic, logic, memory, and branch instructions. Integrated UART transceiver and validated functionality through comprehensive ModelSim testbenches.
                        </p>
                        <div class="tech-stack">
                            <span class="tech-label">TECHNOLOGIES</span>
                            <ul class="project-tech">
                                <li>Verilog</li>
                                <li>RISC-V Assembly</li>
                                <li>ModelSim</li>
                            </ul>
                        </div>
                    </div>
                </div>

                <div class="project-card">
                    <div class="project-header">
                        <span class="project-title">FPGA AUDIO SYNTHESIZER</span>
                        <div class="project-links">
                            <a href="https://github.com/alexclunan/FPGA_Synth" target="_blank"><i class="fab fa-github"></i></a>
                        </div>
                    </div>
                    <div class="project-content">
                        <p class="project-desc">
                            Designed a hardware synthesizer featuring an LFO, mixer, and a custom delta-sigma 1-bit DAC output. Implemented entirely in Verilog.
                        </p>
                        <div class="tech-stack">
                            <span class="tech-label">TECHNOLOGIES</span>
                            <ul class="project-tech">
                                <li>Verilog</li>
                                <li>DSP</li>
                                <li>Music</li>
                            </ul>
                        </div>
                    </div>
                </div>

            </div>
        </div>
    </section>

    <section id="skills" class="section">
        <div class="container">
            <h2>04 // Technical Skills</h2>
            <div class="about-grid" style="grid-template-columns: 1fr 1fr; gap: 20px;">
                <div class="skills-container" style="margin-top:0;">
                    <span class="label" style="color:black; margin-bottom:10px;">HARDWARE & TOOLS</span>
                    <ul class="skills-list" style="grid-template-columns: 1fr;">
                        <li>Cadence Virtuoso</li>
                        <li>Xilinx Vitis / Vivado</li>
                        <li>ModelSim / Quartus</li>
                        <li>FPGA Development</li>
                    </ul>
                </div>
                <div class="skills-container" style="margin-top:0;">
                    <span class="label" style="color:black; margin-bottom:10px;">PROGRAMMING & SPECIALIZATIONS</span>
                    <ul class="skills-list" style="grid-template-columns: 1fr;">
                        <li>C / C++ / Python</li>
                        <li>Verilog / SystemVerilog</li>
                        <li>RISC-V Assembly</li>
                        <li>VLSI & Embedded Systems</li>
                    </ul>
                </div>
            </div>
        </div>
    </section>

    <section id="contact" class="section">
        <div class="container">
            <h2>05 // Contact</h2>
            <div class="contact-card">
               
                
                <a href="mailto:portfolio@alexclunan.com" class="email-link">portfolio@alexclunan.com</a>

                <div class="social-links">
                    <a href="https://github.com/alexclunan" target="_blank"><i class="fab fa-github"></i> GitHub</a>
                    <a href="https://www.linkedin.com/in/alex-clunan-92a653360/" target="_blank"><i class="fab fa-linkedin"></i> LinkedIn</a>
                </div>
            </div>
        </div>
    </section>

    <footer class="footer">
        <p> © 2026 ALEX CLUNAN</p>
    </footer>

    <script src="script.js"></script>
</body>
</html>