// Seed: 107589354
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  localparam id_4 = 1;
  wire  id_5;
  logic id_6 = ({-1, 1});
  assign module_1.id_16 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input tri1 id_2,
    input uwire id_3,
    output tri1 id_4,
    input supply1 id_5,
    output wor id_6,
    input wor id_7,
    input wor id_8,
    input supply1 id_9,
    output wire id_10,
    input wire id_11,
    input tri1 id_12,
    output wire id_13,
    output uwire id_14,
    output tri0 id_15,
    input supply1 id_16
);
  if (1) wire id_18;
  ;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18
  );
endmodule
