#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec  4 16:16:47 2020
# Process ID: 404
# Current directory: C:/Users/carl/fpga/ex6_done/project_6SIM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16572 C:\Users\carl\fpga\ex6_done\project_6SIM\project_6SIM.xpr
# Log file: C:/Users/carl/fpga/ex6_done/project_6SIM/vivado.log
# Journal file: C:/Users/carl/fpga/ex6_done/project_6SIM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.xpr
INFO: [Project 1-313] Project file moved from 'D:/190110716/project_6SIM' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'project_6SIM.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topDesign_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topDesign_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.srcs/sources_1/new/divider.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.srcs/sources_1/new/divider1Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider1Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.srcs/sources_1/new/divider4Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Hz
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.srcs/sources_1/new/divider4Hz.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.srcs/sources_1/new/randNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randNum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.srcs/sources_1/new/shinningO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shinningO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.srcs/sources_1/new/singledisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.srcs/sources_1/new/state0_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state0_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topDesign
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.srcs/sim_1/new/topDesign_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topDesign_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
"xelab -wto c8c1cf2262884173ae589ff12f7f7e70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topDesign_sim_behav xil_defaultlib.topDesign_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c8c1cf2262884173ae589ff12f7f7e70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topDesign_sim_behav xil_defaultlib.topDesign_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.randNum
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.singleDisplay
Compiling module xil_defaultlib.hexseg8
Compiling module xil_defaultlib.state0_init
Compiling module xil_defaultlib.divider4Hz
Compiling module xil_defaultlib.shinningO
Compiling module xil_defaultlib.divider1Hz
Compiling module xil_defaultlib.topDesign
Compiling module xil_defaultlib.topDesign_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topDesign_sim_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.sim/sim_1/behav/xsim/xsim.dir/topDesign_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.sim/sim_1/behav/xsim/xsim.dir/topDesign_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec  4 16:17:31 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 110.273 ; gain = 17.805
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  4 16:17:31 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 801.910 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topDesign_sim_behav -key {Behavioral:sim_1:Functional:topDesign_sim} -tclbatch {topDesign_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source topDesign_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 801.910 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topDesign_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 801.910 ; gain = 0.000
run all
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 801.910 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topDesign_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topDesign_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
"xelab -wto c8c1cf2262884173ae589ff12f7f7e70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topDesign_sim_behav xil_defaultlib.topDesign_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c8c1cf2262884173ae589ff12f7f7e70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topDesign_sim_behav xil_defaultlib.topDesign_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 801.910 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topDesign_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topDesign_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
"xelab -wto c8c1cf2262884173ae589ff12f7f7e70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topDesign_sim_behav xil_defaultlib.topDesign_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c8c1cf2262884173ae589ff12f7f7e70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topDesign_sim_behav xil_defaultlib.topDesign_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 801.910 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topDesign_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topDesign_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
"xelab -wto c8c1cf2262884173ae589ff12f7f7e70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topDesign_sim_behav xil_defaultlib.topDesign_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c8c1cf2262884173ae589ff12f7f7e70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topDesign_sim_behav xil_defaultlib.topDesign_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 801.910 ; gain = 0.000
run 1000001 us
run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 801.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topDesign_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topDesign_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.sim/sim_1/behav/xsim'
"xelab -wto c8c1cf2262884173ae589ff12f7f7e70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topDesign_sim_behav xil_defaultlib.topDesign_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c8c1cf2262884173ae589ff12f7f7e70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topDesign_sim_behav xil_defaultlib.topDesign_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 807.707 ; gain = 0.000
run 1000001 us
run: Time (s): cpu = 00:01:48 ; elapsed = 00:01:38 . Memory (MB): peak = 807.707 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  4 16:46:14 2020...
