#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_TYPE_REG0` reader"]
pub type R = crate::R<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec>;
#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_TYPE_REG0` writer"]
pub type W = crate::W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec>;
#[doc = "Field `TYPE_0` reader - 0:0\\]
Type for intr_in\\[0\\]
0=level"]
pub type Type0R = crate::BitReader;
#[doc = "Field `TYPE_0` writer - 0:0\\]
Type for intr_in\\[0\\]
0=level"]
pub type Type0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_1` reader - 1:1\\]
Type for intr_in\\[1\\]
0=level"]
pub type Type1R = crate::BitReader;
#[doc = "Field `TYPE_1` writer - 1:1\\]
Type for intr_in\\[1\\]
0=level"]
pub type Type1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_2` reader - 2:2\\]
Type for intr_in\\[2\\]
0=level"]
pub type Type2R = crate::BitReader;
#[doc = "Field `TYPE_2` writer - 2:2\\]
Type for intr_in\\[2\\]
0=level"]
pub type Type2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_3` reader - 3:3\\]
Type for intr_in\\[3\\]
0=level"]
pub type Type3R = crate::BitReader;
#[doc = "Field `TYPE_3` writer - 3:3\\]
Type for intr_in\\[3\\]
0=level"]
pub type Type3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_4` reader - 4:4\\]
Type for intr_in\\[4\\]
0=level"]
pub type Type4R = crate::BitReader;
#[doc = "Field `TYPE_4` writer - 4:4\\]
Type for intr_in\\[4\\]
0=level"]
pub type Type4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_5` reader - 5:5\\]
Type for intr_in\\[5\\]
0=level"]
pub type Type5R = crate::BitReader;
#[doc = "Field `TYPE_5` writer - 5:5\\]
Type for intr_in\\[5\\]
0=level"]
pub type Type5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_6` reader - 6:6\\]
Type for intr_in\\[6\\]
0=level"]
pub type Type6R = crate::BitReader;
#[doc = "Field `TYPE_6` writer - 6:6\\]
Type for intr_in\\[6\\]
0=level"]
pub type Type6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_7` reader - 7:7\\]
Type for intr_in\\[7\\]
0=level"]
pub type Type7R = crate::BitReader;
#[doc = "Field `TYPE_7` writer - 7:7\\]
Type for intr_in\\[7\\]
0=level"]
pub type Type7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_8` reader - 8:8\\]
Type for intr_in\\[8\\]
0=level"]
pub type Type8R = crate::BitReader;
#[doc = "Field `TYPE_8` writer - 8:8\\]
Type for intr_in\\[8\\]
0=level"]
pub type Type8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_9` reader - 9:9\\]
Type for intr_in\\[9\\]
0=level"]
pub type Type9R = crate::BitReader;
#[doc = "Field `TYPE_9` writer - 9:9\\]
Type for intr_in\\[9\\]
0=level"]
pub type Type9W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_10` reader - 10:10\\]
Type for intr_in\\[10\\]
0=level"]
pub type Type10R = crate::BitReader;
#[doc = "Field `TYPE_10` writer - 10:10\\]
Type for intr_in\\[10\\]
0=level"]
pub type Type10W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_11` reader - 11:11\\]
Type for intr_in\\[11\\]
0=level"]
pub type Type11R = crate::BitReader;
#[doc = "Field `TYPE_11` writer - 11:11\\]
Type for intr_in\\[11\\]
0=level"]
pub type Type11W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_12` reader - 12:12\\]
Type for intr_in\\[12\\]
0=level"]
pub type Type12R = crate::BitReader;
#[doc = "Field `TYPE_12` writer - 12:12\\]
Type for intr_in\\[12\\]
0=level"]
pub type Type12W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_13` reader - 13:13\\]
Type for intr_in\\[13\\]
0=level"]
pub type Type13R = crate::BitReader;
#[doc = "Field `TYPE_13` writer - 13:13\\]
Type for intr_in\\[13\\]
0=level"]
pub type Type13W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_14` reader - 14:14\\]
Type for intr_in\\[14\\]
0=level"]
pub type Type14R = crate::BitReader;
#[doc = "Field `TYPE_14` writer - 14:14\\]
Type for intr_in\\[14\\]
0=level"]
pub type Type14W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_15` reader - 15:15\\]
Type for intr_in\\[15\\]
0=level"]
pub type Type15R = crate::BitReader;
#[doc = "Field `TYPE_15` writer - 15:15\\]
Type for intr_in\\[15\\]
0=level"]
pub type Type15W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_16` reader - 16:16\\]
Type for intr_in\\[16\\]
0=level"]
pub type Type16R = crate::BitReader;
#[doc = "Field `TYPE_16` writer - 16:16\\]
Type for intr_in\\[16\\]
0=level"]
pub type Type16W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_17` reader - 17:17\\]
Type for intr_in\\[17\\]
0=level"]
pub type Type17R = crate::BitReader;
#[doc = "Field `TYPE_17` writer - 17:17\\]
Type for intr_in\\[17\\]
0=level"]
pub type Type17W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_18` reader - 18:18\\]
Type for intr_in\\[18\\]
0=level"]
pub type Type18R = crate::BitReader;
#[doc = "Field `TYPE_18` writer - 18:18\\]
Type for intr_in\\[18\\]
0=level"]
pub type Type18W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_19` reader - 19:19\\]
Type for intr_in\\[19\\]
0=level"]
pub type Type19R = crate::BitReader;
#[doc = "Field `TYPE_19` writer - 19:19\\]
Type for intr_in\\[19\\]
0=level"]
pub type Type19W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_20` reader - 20:20\\]
Type for intr_in\\[20\\]
0=level"]
pub type Type20R = crate::BitReader;
#[doc = "Field `TYPE_20` writer - 20:20\\]
Type for intr_in\\[20\\]
0=level"]
pub type Type20W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_21` reader - 21:21\\]
Type for intr_in\\[21\\]
0=level"]
pub type Type21R = crate::BitReader;
#[doc = "Field `TYPE_21` writer - 21:21\\]
Type for intr_in\\[21\\]
0=level"]
pub type Type21W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_22` reader - 22:22\\]
Type for intr_in\\[22\\]
0=level"]
pub type Type22R = crate::BitReader;
#[doc = "Field `TYPE_22` writer - 22:22\\]
Type for intr_in\\[22\\]
0=level"]
pub type Type22W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_23` reader - 23:23\\]
Type for intr_in\\[23\\]
0=level"]
pub type Type23R = crate::BitReader;
#[doc = "Field `TYPE_23` writer - 23:23\\]
Type for intr_in\\[23\\]
0=level"]
pub type Type23W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_24` reader - 24:24\\]
Type for intr_in\\[24\\]
0=level"]
pub type Type24R = crate::BitReader;
#[doc = "Field `TYPE_24` writer - 24:24\\]
Type for intr_in\\[24\\]
0=level"]
pub type Type24W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_25` reader - 25:25\\]
Type for intr_in\\[25\\]
0=level"]
pub type Type25R = crate::BitReader;
#[doc = "Field `TYPE_25` writer - 25:25\\]
Type for intr_in\\[25\\]
0=level"]
pub type Type25W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_26` reader - 26:26\\]
Type for intr_in\\[26\\]
0=level"]
pub type Type26R = crate::BitReader;
#[doc = "Field `TYPE_26` writer - 26:26\\]
Type for intr_in\\[26\\]
0=level"]
pub type Type26W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_27` reader - 27:27\\]
Type for intr_in\\[27\\]
0=level"]
pub type Type27R = crate::BitReader;
#[doc = "Field `TYPE_27` writer - 27:27\\]
Type for intr_in\\[27\\]
0=level"]
pub type Type27W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_28` reader - 28:28\\]
Type for intr_in\\[28\\]
0=level"]
pub type Type28R = crate::BitReader;
#[doc = "Field `TYPE_28` writer - 28:28\\]
Type for intr_in\\[28\\]
0=level"]
pub type Type28W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_29` reader - 29:29\\]
Type for intr_in\\[29\\]
0=level"]
pub type Type29R = crate::BitReader;
#[doc = "Field `TYPE_29` writer - 29:29\\]
Type for intr_in\\[29\\]
0=level"]
pub type Type29W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_30` reader - 30:30\\]
Type for intr_in\\[30\\]
0=level"]
pub type Type30R = crate::BitReader;
#[doc = "Field `TYPE_30` writer - 30:30\\]
Type for intr_in\\[30\\]
0=level"]
pub type Type30W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_31` reader - 31:31\\]
Type for intr_in\\[31\\]
0=level"]
pub type Type31R = crate::BitReader;
#[doc = "Field `TYPE_31` writer - 31:31\\]
Type for intr_in\\[31\\]
0=level"]
pub type Type31W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Type for intr_in\\[0\\]
0=level"]
    #[inline(always)]
    pub fn type_0(&self) -> Type0R {
        Type0R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Type for intr_in\\[1\\]
0=level"]
    #[inline(always)]
    pub fn type_1(&self) -> Type1R {
        Type1R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Type for intr_in\\[2\\]
0=level"]
    #[inline(always)]
    pub fn type_2(&self) -> Type2R {
        Type2R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Type for intr_in\\[3\\]
0=level"]
    #[inline(always)]
    pub fn type_3(&self) -> Type3R {
        Type3R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Type for intr_in\\[4\\]
0=level"]
    #[inline(always)]
    pub fn type_4(&self) -> Type4R {
        Type4R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Type for intr_in\\[5\\]
0=level"]
    #[inline(always)]
    pub fn type_5(&self) -> Type5R {
        Type5R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Type for intr_in\\[6\\]
0=level"]
    #[inline(always)]
    pub fn type_6(&self) -> Type6R {
        Type6R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Type for intr_in\\[7\\]
0=level"]
    #[inline(always)]
    pub fn type_7(&self) -> Type7R {
        Type7R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Type for intr_in\\[8\\]
0=level"]
    #[inline(always)]
    pub fn type_8(&self) -> Type8R {
        Type8R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Type for intr_in\\[9\\]
0=level"]
    #[inline(always)]
    pub fn type_9(&self) -> Type9R {
        Type9R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Type for intr_in\\[10\\]
0=level"]
    #[inline(always)]
    pub fn type_10(&self) -> Type10R {
        Type10R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Type for intr_in\\[11\\]
0=level"]
    #[inline(always)]
    pub fn type_11(&self) -> Type11R {
        Type11R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Type for intr_in\\[12\\]
0=level"]
    #[inline(always)]
    pub fn type_12(&self) -> Type12R {
        Type12R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Type for intr_in\\[13\\]
0=level"]
    #[inline(always)]
    pub fn type_13(&self) -> Type13R {
        Type13R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Type for intr_in\\[14\\]
0=level"]
    #[inline(always)]
    pub fn type_14(&self) -> Type14R {
        Type14R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Type for intr_in\\[15\\]
0=level"]
    #[inline(always)]
    pub fn type_15(&self) -> Type15R {
        Type15R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Type for intr_in\\[16\\]
0=level"]
    #[inline(always)]
    pub fn type_16(&self) -> Type16R {
        Type16R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Type for intr_in\\[17\\]
0=level"]
    #[inline(always)]
    pub fn type_17(&self) -> Type17R {
        Type17R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Type for intr_in\\[18\\]
0=level"]
    #[inline(always)]
    pub fn type_18(&self) -> Type18R {
        Type18R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Type for intr_in\\[19\\]
0=level"]
    #[inline(always)]
    pub fn type_19(&self) -> Type19R {
        Type19R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Type for intr_in\\[20\\]
0=level"]
    #[inline(always)]
    pub fn type_20(&self) -> Type20R {
        Type20R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Type for intr_in\\[21\\]
0=level"]
    #[inline(always)]
    pub fn type_21(&self) -> Type21R {
        Type21R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Type for intr_in\\[22\\]
0=level"]
    #[inline(always)]
    pub fn type_22(&self) -> Type22R {
        Type22R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Type for intr_in\\[23\\]
0=level"]
    #[inline(always)]
    pub fn type_23(&self) -> Type23R {
        Type23R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Type for intr_in\\[24\\]
0=level"]
    #[inline(always)]
    pub fn type_24(&self) -> Type24R {
        Type24R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Type for intr_in\\[25\\]
0=level"]
    #[inline(always)]
    pub fn type_25(&self) -> Type25R {
        Type25R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Type for intr_in\\[26\\]
0=level"]
    #[inline(always)]
    pub fn type_26(&self) -> Type26R {
        Type26R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - 27:27\\]
Type for intr_in\\[27\\]
0=level"]
    #[inline(always)]
    pub fn type_27(&self) -> Type27R {
        Type27R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - 28:28\\]
Type for intr_in\\[28\\]
0=level"]
    #[inline(always)]
    pub fn type_28(&self) -> Type28R {
        Type28R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - 29:29\\]
Type for intr_in\\[29\\]
0=level"]
    #[inline(always)]
    pub fn type_29(&self) -> Type29R {
        Type29R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - 30:30\\]
Type for intr_in\\[30\\]
0=level"]
    #[inline(always)]
    pub fn type_30(&self) -> Type30R {
        Type30R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - 31:31\\]
Type for intr_in\\[31\\]
0=level"]
    #[inline(always)]
    pub fn type_31(&self) -> Type31R {
        Type31R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Type for intr_in\\[0\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_0(&mut self) -> Type0W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type0W::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Type for intr_in\\[1\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_1(&mut self) -> Type1W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type1W::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Type for intr_in\\[2\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_2(&mut self) -> Type2W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type2W::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Type for intr_in\\[3\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_3(&mut self) -> Type3W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type3W::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Type for intr_in\\[4\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_4(&mut self) -> Type4W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type4W::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Type for intr_in\\[5\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_5(&mut self) -> Type5W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type5W::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Type for intr_in\\[6\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_6(&mut self) -> Type6W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type6W::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Type for intr_in\\[7\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_7(&mut self) -> Type7W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type7W::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Type for intr_in\\[8\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_8(&mut self) -> Type8W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type8W::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Type for intr_in\\[9\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_9(&mut self) -> Type9W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type9W::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Type for intr_in\\[10\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_10(&mut self) -> Type10W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type10W::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Type for intr_in\\[11\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_11(&mut self) -> Type11W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type11W::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Type for intr_in\\[12\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_12(&mut self) -> Type12W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type12W::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Type for intr_in\\[13\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_13(&mut self) -> Type13W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type13W::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Type for intr_in\\[14\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_14(&mut self) -> Type14W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type14W::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Type for intr_in\\[15\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_15(&mut self) -> Type15W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type15W::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Type for intr_in\\[16\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_16(&mut self) -> Type16W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type16W::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Type for intr_in\\[17\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_17(&mut self) -> Type17W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type17W::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Type for intr_in\\[18\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_18(&mut self) -> Type18W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type18W::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Type for intr_in\\[19\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_19(&mut self) -> Type19W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type19W::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Type for intr_in\\[20\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_20(&mut self) -> Type20W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type20W::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Type for intr_in\\[21\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_21(&mut self) -> Type21W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type21W::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Type for intr_in\\[22\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_22(&mut self) -> Type22W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type22W::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Type for intr_in\\[23\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_23(&mut self) -> Type23W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type23W::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Type for intr_in\\[24\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_24(&mut self) -> Type24W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type24W::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Type for intr_in\\[25\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_25(&mut self) -> Type25W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type25W::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Type for intr_in\\[26\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_26(&mut self) -> Type26W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type26W::new(self, 26)
    }
    #[doc = "Bit 27 - 27:27\\]
Type for intr_in\\[27\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_27(&mut self) -> Type27W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type27W::new(self, 27)
    }
    #[doc = "Bit 28 - 28:28\\]
Type for intr_in\\[28\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_28(&mut self) -> Type28W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type28W::new(self, 28)
    }
    #[doc = "Bit 29 - 29:29\\]
Type for intr_in\\[29\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_29(&mut self) -> Type29W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type29W::new(self, 29)
    }
    #[doc = "Bit 30 - 30:30\\]
Type for intr_in\\[30\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_30(&mut self) -> Type30W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type30W::new(self, 30)
    }
    #[doc = "Bit 31 - 31:31\\]
Type for intr_in\\[31\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_31(&mut self) -> Type31W<Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec> {
        Type31W::new(self, 31)
    }
}
#[doc = "PR1_ICSS_INTC__INTC_SLV__REGS_TYPE_REG0\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`pr1_icss_intc__intc_slv__regs_type_reg0::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pr1_icss_intc__intc_slv__regs_type_reg0::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec;
impl crate::RegisterSpec for Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pr1_icss_intc__intc_slv__regs_type_reg0::R`](R) reader structure"]
impl crate::Readable for Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec {}
#[doc = "`write(|w| ..)` method takes [`pr1_icss_intc__intc_slv__regs_type_reg0::W`](W) writer structure"]
impl crate::Writable for Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets PR1_ICSS_INTC__INTC_SLV__REGS_TYPE_REG0 to value 0"]
impl crate::Resettable for Pr1IcssIntc_IntcSlv_RegsTypeReg0Spec {
    const RESET_VALUE: u32 = 0;
}
