CAPI=2:
# Copyright FuseSoC contributors
# Licensed under the 2-Clause BSD License, see LICENSE for details.
# SPDX-License-Identifier: BSD-2-Clause
description: Minimal mor1kx simulation environment
filesets:
  file_types:
    file_type: vhdlSource
    files:
    - vhdl_file.vhd
    - sv_file.sv:
        file_type: systemVerilogSource
    - user_file:
        file_type: user
    - other_file:
        file_type: xdc
  post_run_scripts:
    file_type: user
    files:
    - scripts/post_run_script
  pre_build_scripts:
    file_type: user
    files:
    - scripts/pre_build_script
  pre_run_scripts:
    file_type: user
    files:
    - scripts/pre_run_script
  verilator_tb_toplevel:
    file_type: cSource
    files:
    - bench/verilator/tb.cpp
  verilog_src_files:
    depend:
    - '>=::adv_debug_sys:0'
    - '>=::filetypes:0'
    - ::jtag_tap:1.13
    - '>=::mor1kx:0'
    - '>=::paramtest:0'
    - ::wb_intercon:1.0
    file_type: verilogSource
    files:
    - rtl/verilog/wb_intercon.vh:
        is_include_file: true
    - bench/verilog/include/test-defines.v:
        is_include_file: true
    - rtl/verilog/orpsoc_top.v
    - rtl/verilog/wb_intercon.v
  verilog_tb_private_src_files:
    depend:
    - '>=::elf-loader:0'
    file_type: verilogSource
    files:
    - bench/verilog/orpsoc_tb.v
name: ::mor1kx-generic:0
parameters:
  clear_ram:
    datatype: bool
    description: Preset RAM to a known value (0)
    paramtype: plusarg
    scope: private
scripts:
  post_run_scripts:
    cmd:
    - sh
    - ../src/mor1kx-generic_0/scripts/post_run_script
  pre_build_scripts:
    cmd:
    - sh
    - ../src/mor1kx-generic_0/scripts/pre_build_script
  pre_run_scripts:
    cmd:
    - sh
    - ../src/mor1kx-generic_0/scripts/pre_run_script
targets:
  default:
    filesets:
    - verilog_src_files
    - file_types
    - pre_build_scripts
    - pre_run_scripts
    - post_run_scripts
    hooks:
      post_run:
      - post_run_scripts
      pre_build:
      - pre_build_scripts
      pre_run:
      - pre_run_scripts
    parameters:
    - clear_ram
  sim:
    default_tool: icarus
    filesets:
    - verilog_src_files
    - verilog_tb_src_files
    - verilog_tb_private_src_files
    - pre_build_scripts
    - pre_run_scripts
    - post_run_scripts
    hooks:
      post_run:
      - post_run_scripts
      pre_build:
      - pre_build_scripts
      pre_run:
      - pre_run_scripts
    parameters:
    - clear_ram
    tools:
      icarus:
        iverilog_options:
        - -DSIM
    toplevel: orpsoc_tb
  synth:
    default_tool: verilator
    filesets:
    - verilog_src_files
    - verilator_tb_toplevel
    - pre_build_scripts
    - pre_run_scripts
    - post_run_scripts
    hooks:
      post_run:
      - post_run_scripts
      pre_build:
      - pre_build_scripts
      pre_run:
      - pre_run_scripts
    parameters:
    - clear_ram
    tools:
      verilator:
        cli_parser: managed
        mode: cc
        verilator_options:
        - -Wno-fatal
        - --trace
    toplevel: orpsoc_top
