Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Sun Sep  6 14:07:44 2020
| Host         : DESKTOP-APERTURE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu3eg
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1417 |
|    Minimum number of control sets                        |  1120 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |   297 |
| Unused register locations in slices containing registers |  2034 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1417 |
| >= 0 to < 4        |   250 |
| >= 4 to < 6        |    99 |
| >= 6 to < 8        |   157 |
| >= 8 to < 10       |   278 |
| >= 10 to < 12      |    40 |
| >= 12 to < 14      |   104 |
| >= 14 to < 16      |    13 |
| >= 16              |   476 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1466 |          596 |
| No           | No                    | Yes                    |              42 |           13 |
| No           | Yes                   | No                     |            1036 |          470 |
| Yes          | No                    | No                     |           43210 |         6497 |
| Yes          | No                    | Yes                    |              60 |           13 |
| Yes          | Yes                   | No                     |           11136 |         2248 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                          Set/Reset Signal                                                                                                         | Slice Load Count | Bel Load Count |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg                                                                                                                                                                                    | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                         |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_buf_from_DDR_fu_4356/ap_block_pp0_stage0_subdone4_in                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                        |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/fifo_rctl/full_n_reg_4                                                                                                                                                                                                        | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                        |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw1_pool_from_D_fu_4158/SkyNet_urem_12ns_cud_U1021/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/ap_block_pp0_stage0_subdone3_in                                                                                                          | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                        |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw2_pool_from_D_fu_4271/ap_block_pp0_stage0_subdone3_in                                                                                                                                                                                             | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                        |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/SkyNet_urem_10ns_jbC_U970/SkyNet_urem_10ns_jbC_div_U/SkyNet_urem_10ns_jbC_div_u_0/ap_CS_fsm_reg[6]                                                                                                                              | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                           |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_buf_from_DDR_fu_4356/ap_block_pp0_stage0_subdone4_in                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                        |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                        |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                             |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__1_n_8                                                                                                                                                                                                  | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                        |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                             |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw1_pool_from_D_fu_4158/SkyNet_urem_12ns_cud_U1021/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/ap_block_pp0_stage0_subdone3_in                                                                                                          | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                        |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_bias_all_V[31]_i_1_n_8                                                                                                                                                                                                           | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                        |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                        |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                                             | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                        |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                         |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_1                                                                                                                                                                                  | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                         |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                                             | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                        |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                             |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                                             | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                        |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                             |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                        |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_weight_3x3_from_fu_4496/ap_block_pp0_stage0_subdone4_in                                                                                                                                                                                             | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                        |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                         |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_conv_weight_3x3_all_V[31]_i_1_n_8                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                        |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw2_pool_from_D_fu_4271/ap_block_pp0_stage0_subdone3_in                                                                                                                                                                                             | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                           |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                        |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/fifo_rctl/full_n_reg_5                                                                                                                                                                                                           | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                        |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg                                                                                                                                                                                                      | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                        |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                             |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                                              | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                        |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__4_n_8                                                                                                                                                                                                   | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                             |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/SkyNet_urem_10ns_jbC_U970/SkyNet_urem_10ns_jbC_div_U/SkyNet_urem_10ns_jbC_div_u_0/ap_CS_fsm_reg[6]                                                                                                                              | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                        |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_conv_weight_1x1_all_V[31]_i_1_n_8                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                        |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/E[0]                                                                                                                                                                                                                               | design_1_i/SkyNet_0/inst/bias_buf_V_0_we01                                                                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/icmp_ln958_29_reg_157450                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/icmp_ln958_28_reg_161140                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/icmp_ln958_21_reg_155120                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/icmp_ln958_6_reg_143690                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_4[0]                                                                                                                                                                              | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                           | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_areset_r_reg[0]                                                                       |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/D[3]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_ier9_out                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/icmp_ln958_19_reg_149000                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                                              | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                 | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Convert_FIX_fu_3555/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/ap_CS_fsm_reg[24][0]                                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_CS_fsm_reg[20][0]                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/icmp_ln958_18_reg_152690                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                                              | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                              |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_8                                                                      |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[resp][1]_i_1_n_8                                                                                                                                          |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/icmp_ln958_11_reg_146670                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/full_n_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/full_n_reg[0]                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_0[0]                                                                      |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/icmp_ln958_12_reg_150900                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_8                                                                                                                                              | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/icmp_ln958_5_reg_139350                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw1_pool_from_D_fu_4158/SkyNet_urem_12ns_cud_U1021/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/ap_block_pp0_stage0_subdone3_in                                                                                                          | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw2_pool_from_D_fu_4271/CEA2                                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_load_dw2_pool_from_D_fu_4271/SR[0]                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/icmp_ln958_39_reg_165900                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/ap_CS_fsm_state16                                                                                                                                                                                                                  | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/ci_0_reg_3594                                                                                                                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_constant_r[31]_i_1_n_8                                                                                                                                                                                                           | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/ap_NS_fsm154_out                                                                                                                                                                                                                   | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln116_reg_17693                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/ap_CS_fsm_state2                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/icmp_ln958_38_reg_169310                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_8                                                                                                                                                                                                     | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/icmp_ln958_30_reg_166980                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_8                                                                                                                                                                                                     | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/icmp_ln958_31_reg_163570                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_constant_r[31]_i_1_n_8                                                                                                                                                                                                           | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_DDR_buff_merge_V[31]_i_1_n_8                                                                                                                                                                                                     | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/icmp_ln958_16_reg_152140                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/icmp_ln958_15_reg_147800                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_bias_all_V[31]_i_1_n_8                                                                                                                                                                                                           | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/icmp_ln958_27_reg_156900                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                                                 | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_reg_n_8_[21]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                                             | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                         |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_CS_fsm_pp1_stage0                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_NS_fsm1147_out                                                                                                                                                                                                               | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/weight_buf_3x3_V_0_a_5_reg_24220[5]_i_1_n_8                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/ap_CS_fsm_reg[63]_1[0]                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_CS_fsm_reg[44][0]                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_conv_weight_1x1_all_V[31]_i_1_n_8                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[resp][1]_i_1_n_8                                                                                                                                          |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                           |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/or_ln_reg_14186[0]_i_1_n_8                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/or_ln949_4_reg_14299[0]_i_1_n_8                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/or_ln949_2_reg_14240[0]_i_1_n_8                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/icmp_ln958_23_reg_155660                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/or_ln949_24_reg_15620[0]_i_1_n_8                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                                              | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/icmp_ln958_20_reg_158810                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/full_n_reg[0]                                                                                                                                  | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_0[0]                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                          | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                               |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/ap_NS_fsm1                                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/icmp_ln958_9_reg_140550                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/icmp_ln958_7_reg_140000                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/ap_CS_fsm_reg[0]_0[0]                                                                                                                                                                                                     | design_1_i/SkyNet_0/inst/ap_NS_fsm133_out                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_local_buf_copy_fu_3759/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_weight_3x3_from_fu_4496/select_ln395_reg_13040                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_weight_3x3_from_fu_4496/indvar_flatten_reg_7060                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_predict_boxes[31]_i_1_n_8                                                                                                                                                                                                        | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_weight_3x3_from_fu_4496/m_0_reg_7170                                                                                                                                                                                                                | design_1_i/SkyNet_0/inst/grp_load_weight_3x3_from_fu_4496/m_0_reg_717                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_weight_1x1_from_fu_4579/icmp_ln376_reg_1136[0]_i_1_n_8                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_weight_1x1_from_fu_4579/ap_CS_fsm_state8                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_state24                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_state270                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_NS_fsm192_out                                                                                                                                                                                                                                             | design_1_i/SkyNet_0/inst/row4_0_reg_1448                                                                                                                                                                                          |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_NS_fsm194_out                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_state82                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_state59                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_state81                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_reg_n_8_[54]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[19][0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_conv_weight_3x3_all_V[31]_i_1_n_8                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/icmp_ln958_17_reg_148450                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/icmp_ln958_8_reg_144240                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state[2]_i_1_n_8                                                                                                                                                          | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_8                                                                          | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state[2]_i_1__0_n_8                                                                                                                                                       | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_predict_boxes[31]_i_1_n_8                                                                                                                                                                                                        | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                        |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_predict_boxes[31]_i_1_n_8                                                                                                                                                                                                        | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                        |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state[2]_i_1_n_8                                                                                                                                                          | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1__2_n_8                                                                                                                                                                                  | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw2_pool_from_D_fu_4271/ap_block_pp0_stage0_subdone3_in                                                                                                                                                                                             | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                        |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state[2]_i_1__0_n_8                                                                                                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                        | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2[0]                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state[2]_i_1_n_8                                                                                                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/fifo_rctl/full_n_reg_4                                                                                                                                                                                                        | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                        |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__1_n_8                                                                                                                                                                                                  | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                        |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                                                                                                             | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                           |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/SkyNet_urem_12ns_cud_U1108/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/icmp_ln331_reg_6603_pp0_iter16_reg_reg[0]                                                                                              | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/ap_CS_fsm_reg[0]_2[0]                                                                                                                                                                                                       | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/SR[0]                                                                                                                                                                   |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/E[0]                                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/c10_0_reg_1543[4]_i_1_n_8                                                                                                                                                                                |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/SkyNet_urem_12ns_cud_U1187/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/icmp_ln305_reg_1529_pp0_iter16_reg_reg[0]                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                        |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1__5_n_8                                                                                                                                                                                                  | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                                           | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                        |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_buf_from_DDR_fu_4356/ap_CS_fsm_reg[149][0]                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_load_buf_from_DDR_fu_4356/ap_CS_fsm_reg[144]_rep__0[0]                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1__9_n_8                                                                                                                                                                                                  | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                        |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1__1_n_8                                                                                                                                                                                          | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1_n_8                                                                                                                                                                                                     | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                         |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/E[0]                                                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/SR[0]                                                                                                                                                                       |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/img_norm_ch_V_U/load_image_chunk_bkb_rom_U/ap_block_pp0_stage0_subdone7_in                                                                                                                                                  | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                        |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_reg_n_8_[38]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_reg_n_8_[39]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/add_ln1226_reg_70150                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_state197                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_state268                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_DDR_buff_merge_V[31]_i_1_n_8                                                                                                                                                                                                     | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                        |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_state271                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_DDR_buff_merge_V[31]_i_1_n_8                                                                                                                                                                                                     | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                        |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_conv_weight_1x1_all_V[31]_i_1_n_8                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                        |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1__0_n_8                                                                                                                                                                                   | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                         |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_NS_fsm1110_out                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_NS_fsm1108_out                                                                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/row1_0_reg_1412                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                        |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_NS_fsm1103_out                                                                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/col2_0_reg_1424                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_8                                                                          | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_NS_fsm[267]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state[2]_i_1__0_n_8                                                                                                                                                       | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state[2]_i_1_n_8                                                                                                                                                          | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/fifo_rctl/full_n_reg_5                                                                                                                                                                                                           | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__3_n_8                                                                                                                                                                                                 | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                         |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw2_pool_from_D_fu_4271/ap_block_pp0_stage0_subdone3_in                                                                                                                                                                                             | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                        |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1__10_n_8                                                                                                                                                                                                    | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state[2]_i_1__0_n_8                                                                                                                                                       | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/ap_CS_fsm_state5                                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1__4_n_8                                                                                                                                                                                         | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                        |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_buf_from_DDR_fu_4356/D[2]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_8                                                                                                                                                                  | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/buff_wdata/dout_valid_reg_0[0]                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                        |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_NS_fsm1115_out                                                                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/SR[0]                                                                                                                                                                   |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_8                                                                                                                                                                     | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state105                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_state46                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm187_out                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift                                                                                                                                                              |                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state74                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_8                                                                                     | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_buf_from_DDR_fu_4356/E[0]                                                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_load_buf_from_DDR_fu_4356/SR[0]                                                                                                                                                                      |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                         |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_8                                                                                                                                                                  | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/ap_NS_fsm154_out                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                        |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg[16]_i_1_n_8                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_8                                                                                                                                                                     | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                        |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state58                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_8                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_conv_weight_3x3_all_V[31]_i_1_n_8                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                        |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                       |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                        |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state121                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/mul_ln666_1_reg_210650                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_8                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state152                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/D[1]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/SkyNet_urem_12ns_cud_U1108/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/icmp_ln331_reg_6603_pp0_iter16_reg_reg[0]                                                                                              | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                        |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state11                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_state18                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/EXT_LPF/lpf_int                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/ap_CS_fsm_reg[0]_1[0]                                                                                                                                                                                                       | design_1_i/SkyNet_0/inst/ap_NS_fsm174_out                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__2_n_8                                                                                                                                                                                                  | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__3_n_8                                                                                                                                                                                                     | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                        |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/SkyNet_urem_12ns_cud_U1291/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/ap_enable_reg_pp0_iter16_reg                                                                                    | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                        |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/ap_CS_fsm_state7                                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state168                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state27                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                 | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                        |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[119][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                                                                                                              | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                         |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/ap_NS_fsm[1]                                                                                                                                                                                                                | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/add_ln577_reg_914[4]_i_1_n_8                                                                                                                                            |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/ap_NS_fsm[1]                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                   |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/SkyNet_urem_12ns_cud_U108/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/ap_block_pp2_stage0_subdone5_in                                                                                                           | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_8_[1]                                                                                                |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__0_n_8                                                                                                                                                                                                 | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                         |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_8                                                                                     | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_reg_n_8_[129]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/ap_CS_fsm_pp0_stage1_repN_8                                                                                                                                                                                                        | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                        |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_state134                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_state237                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_state211                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_state252                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_state224                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_8                                                                                                                                                                  | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_8                                                                                                                                                                     | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494_ap_start_reg1                                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_CS_fsm_reg[44]_0[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_NS_fsm1124_out                                                                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/grp_load_weight_1x1_from_fu_4579/SR[0]                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm160_out                                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm168_out                                                                                                                                                        |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_DDR_buff_merge_V[31]_i_1_n_8                                                                                                                                                                                                     | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                        |                4 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm158_out                                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_m_2_reg_1224                                                                                                                                                       |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__6_n_8                                                                                                                                                                                   | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                         |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_load_weights_fu_3638/ci_0_reg_45020                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_load_weights_fu_3638/ci_0_reg_4502                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state49                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state2                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_conv_weight_3x3_all_V[31]_i_1_n_8                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                        |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_8                                                                                                                                      | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_8                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/full_n_reg[0]                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                        |                5 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__7_n_8                                                                                                                                                                                  | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                         |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm153_out                                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm159_out                                                                                                                                                        |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_weight_1x1_from_fu_4579/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg                                                                                                                                                                                   | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/ap_CS_fsm_reg[0]_0[0]                                                                                                                                                                                                       | design_1_i/SkyNet_0/inst/ap_NS_fsm162_out                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                        |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_predict_boxes[31]_i_1_n_8                                                                                                                                                                                                        | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                        |                4 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/SkyNet_urem_12ns_cud_U107/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/ap_block_pp1_stage0_subdone6_in                                                                                                           | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                        |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_bias_all_V[31]_i_1_n_8                                                                                                                                                                                                           | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                        |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_bias_all_V[31]_i_1_n_8                                                                                                                                                                                                           | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                        |                4 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_CS_fsm_reg[248]_0[14]                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm167_out                                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_m_reg_1178                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_CS_fsm_reg[248]_0[16]                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[145][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_CS_fsm_reg[248]_0[18]                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                4 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/zext_ln941_reg_13685[4]_i_1_n_8                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/zext_ln941_1_reg_14530[4]_i_1_n_8                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_CS_fsm_reg[248]_0[20]                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                4 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_reg_n_8_[19]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_buf_from_DDR_fu_4356/ap_CS_fsm_reg[2]_0[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw2_pool_from_D_fu_4271/E[0]                                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_load_dw2_pool_from_D_fu_4271/h_0_reg_772                                                                                                                                                             |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw2_pool_from_D_fu_4271/select_ln519_1_reg_15280                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/n_reg_136750                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state7                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln672_reg_21127[5]_i_2_n_8                                                                                                                                                                                               | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln672_reg_21127                                                                                                                                                      |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/w_reg_21156[5]_i_1_n_8                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_bias_all_V[31]_i_1_n_8                                                                                                                                                                                                           | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                        |                5 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_constant_r[31]_i_1_n_8                                                                                                                                                                                                           | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                        |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_constant_r[31]_i_1_n_8                                                                                                                                                                                                           | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                        |                5 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_conv_weight_1x1_all_V[31]_i_1_n_8                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                        |                5 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_conv_weight_3x3_all_V[31]_i_1_n_8                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                        |                5 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                                              | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                        |                6 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                         | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                         |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_reg_n_8_[102]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                                                 | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                         |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                        |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                                             | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                          |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1121_out                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm195_out                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm185_out                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm146_out                                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm152_out                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm196_out                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm186_out                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                        |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_CS_fsm_reg[248]_0[12]                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_buf_from_DDR_fu_4356/ap_CS_fsm_reg[2]_1[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                5 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm191_out                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm144_out                                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_m_8_reg_1316                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_buf_from_DDR_fu_4356/ap_CS_fsm_reg[265][0]                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_load_buf_from_DDR_fu_4356/ap_CS_fsm_reg[260]_rep__0[0]                                                                                                                                               |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_load_weights_fu_3638_ap_start_reg0                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm151_out                                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_m_5_reg_1270                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln131_1_reg_229880                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1120_out                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm190_out                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1106_out                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state99                                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_n_5_reg_1282[5]_i_1_n_8                                                                                                                                            |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state97                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1105_out                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state3                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state96                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state5                                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_n_reg_1190[5]_i_1_n_8                                                                                                                                              |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state9                                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_n_1_reg_1213                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1116_out                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                                                                                                    | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                        |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1101_out                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1110_out                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1                                                                                                                                                                                                                  | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm145_out                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1115_out                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1111_out                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1100_out                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/D[9]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/D[7]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state101                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state103                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_n_7_reg_1305                                                                                                                                                       |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state143                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_state146                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg                                                                                                                                                                                   | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                              |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/select_ln706_3_reg_41600                                                                                                                                                                           |                                                                                                                                                                                                                                   |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg                                                                                                                                                                                   | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                        |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_state164                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/grp_load_and_reorg_part_fu_326_m_axi_buf_in_V_RREADY                                                                                                                                               | design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/t_V_reg_2220_0                                                                                                                                 |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/add_ln706_reg_41550                                                                                                                                                                                |                                                                                                                                                                                                                                   |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_state107                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_state111                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_NS_fsm[181]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_state94                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_state120                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/img_norm_ch_V_U/load_image_chunk_bkb_rom_U/ap_block_pp0_stage0_subdone7_in                                                                                                                                                  | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/i1_0_reg_3360                                                                                                                                                                                                               | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/i1_0_reg_336                                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/i3_0_reg_3840                                                                                                                                                                                                               | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/i3_0_reg_384                                                                                                                                                            |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/zext_ln941_3_reg_16220[5]_i_1_n_8                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/zext_ln941_2_reg_15375[5]_i_1_n_8                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/i_0_reg_2890                                                                                                                                                                                                                | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/i_0_reg_289                                                                                                                                                             |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/select_ln581_1_reg_10030                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/select_ln590_1_reg_10800                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/select_ln599_1_reg_11510                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_weight_1x1_from_fu_4579/ci_reg_11400                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_weight_1x1_from_fu_4579/ap_CS_fsm_reg[0]_1[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_weight_1x1_from_fu_4579/ap_CS_fsm_reg[8]_0[0]                                                                                                                                                                                                       | design_1_i/SkyNet_0/inst/grp_load_weight_1x1_from_fu_4579/ci_0_reg_698                                                                                                                                                            |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_weight_3x3_from_fu_4496/indvar_flatten_reg_7060                                                                                                                                                                                                     | design_1_i/SkyNet_0/inst/grp_load_weight_3x3_from_fu_4496/indvar_flatten_reg_706                                                                                                                                                  |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_weight_3x3_from_fu_4496/icmp_ln391_reg_1295[0]_i_1_n_8                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                           |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                              |                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_8                                                                      |                                                                                                                                                                                                                                   |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                         |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                         |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                         |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift                                                                                                                                                              |                                                                                                                                                                                                                                   |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg[16]_i_1_n_8                                                                                                                                                      |                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg[0]                                                                                                                 | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                        |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_ps8_0_299M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_299M/U0/SEQ/seq_clr                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln52_2_reg_25816[5]_i_1_n_8                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_CS_fsm_reg[248]_0[10]                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_CS_fsm_reg[92][0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Convert_FIX_fu_3555/h_0_reg_10310                                                                                                                                                                                                                   | design_1_i/SkyNet_0/inst/grp_Relu_Convert_FIX_fu_3555/h_0_reg_1031                                                                                                                                                                |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Convert_FIX_fu_3555/indvar_flatten_reg_10200                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_10[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/n_4_reg_153650                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_8[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/n_1_reg_137290                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/n_5_reg_154190                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                                             | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                        |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg[16]_i_1_n_8                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state148                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift                                                                                                                                                                |                                                                                                                                                                                                                                   |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/add_ln70_reg_305830                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/add_ln70_reg_305830                                                                                                                                                                                                             | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln70_reg_30577                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_local_buf_copy_fu_3759/h_reg_29850                                                                                                                                                                                                                       | design_1_i/SkyNet_0/inst/grp_local_buf_copy_fu_3759/select_ln791_reg_2995                                                                                                                                                         |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state56                                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_n_4_reg_1259                                                                                                                                                       |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                6 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state50                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_local_buf_copy_fu_3759/h_reg_29850                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_predict_boxes[31]_i_1_n_8                                                                                                                                                                                                        | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_4[0]                                                                                                                                                                              | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_weight_3x3_from_fu_4496/ap_block_pp0_stage0_subdone4_in                                                                                                                                                                                             | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                         |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_weight_1x1_from_fu_4579/ap_CS_fsm_reg[0]_0[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                   |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_8                                                                                                                     |                                                                                                                                                                                                                                   |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                   |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/add_ln133_reg_229940                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state52                                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_n_2_reg_1236[6]_i_1_n_8                                                                                                                                            |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln131_reg_229820                                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln131_reg_22982                                                                                                                                                         |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                        |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln52_3_reg_25828[0]_i_1_n_8                                                                                                                                                                                              | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln52_reg_25804                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/w_1_reg_26042[6]_i_1_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                6 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_11[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                              | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                        |                6 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg[16]_i_1_n_8                                                                                                                                                      |                                                                                                                                                                                                                                   |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state146                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_n_8_reg_1328                                                                                                                                                       |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__4_n_8                                                                                                                                                                                                   | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                        |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift                                                                                                                                                              |                                                                                                                                                                                                                                   |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/n_6_reg_162100                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state144                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/n_2_reg_145200                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/n_7_reg_162640                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_1                                                                                                                                                                                 | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                         |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_7[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/n_3_reg_145740                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state150                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_n_10_reg_1351                                                                                                                                                      |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_buf_from_DDR_fu_4356/w_0_reg_7320                                                                                                                                                                                                                   | design_1_i/SkyNet_0/inst/grp_load_buf_from_DDR_fu_4356/w_0_reg_732                                                                                                                                                                |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_buf_from_DDR_fu_4356/select_ln355_reg_13660                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state54                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_state198                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                6 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/ap_CS_fsm_state3                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/SkyNet_urem_10ns_jbC_U970/SkyNet_urem_10ns_jbC_div_U/SkyNet_urem_10ns_jbC_div_u_0/ap_CS_fsm_reg[6]                                                                                                                              | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/icmp_ln597_reg_11150                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                                                           | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                         |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/image_in_raw_pad_bur_12_reg_11620                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/image_in_raw_pad_bur_9_reg_10910                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[103]_i_1_n_8                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[119]_i_1_n_8                                                                                                                                     |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[127]_i_1_n_8                                                                                                                                     |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[143]_i_1_n_8                                                                                                                                     |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[151]_i_1_n_8                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[15]_i_1_n_8                                                                                                                                      |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[175]_i_1_n_8                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[199]_i_1_n_8                                                                                                                                     |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[207]_i_1_n_8                                                                                                                                     |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[167]_i_1_n_8                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[223]_i_1_n_8                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[239]_i_1_n_8                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[183]_i_1_n_8                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[23]_i_1_n_8                                                                                                                                      |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[191]_i_1_n_8                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[159]_i_1_n_8                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[215]_i_1_n_8                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[247]_i_1_n_8                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[135]_i_1_n_8                                                                                                                                     |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[231]_i_1_n_8                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[255]_i_1_n_8                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1__2_n_8                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[31]_i_1_n_8                                                                                                                                      |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                              | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[39]_i_1_n_8                                                                                                                                      |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[111]_i_1_n_8                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[71]_i_1_n_8                                                                                                                                      |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[7]_i_1_n_8                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[55]_i_1_n_8                                                                                                                                      |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[79]_i_1_n_8                                                                                                                                      |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[95]_i_1_n_8                                                                                                                                      |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[87]_i_1_n_8                                                                                                                                      |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[63]_i_1_n_8                                                                                                                                      |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/empty_43_reg_17460                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_Result_18_s_reg_1735[47]_i_1_n_8                                                                                                                                      |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[23]                                                                                                                                                            |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[95]                                                                                                                                                            |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[103]                                                                                                                                                           |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[215]                                                                                                                                                           |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[191]                                                                                                                                                           |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[223]                                                                                                                                                           |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/full_n_reg[0]                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                        |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[231]                                                                                                                                                           |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[159]                                                                                                                                                           |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[79]                                                                                                                                                            |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw2_pool_from_D_fu_4271/icmp_ln520_reg_14920                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[239]                                                                                                                                                           |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[247]                                                                                                                                                           |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[47]                                                                                                                                                            |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[71]                                                                                                                                                            |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/E[0]                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                         |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[31]                                                                                                                                                            |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[55]                                                                                                                                                            |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[87]                                                                                                                                                            |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[7]                                                                                                                                                             |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                        |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[39]                                                                                                                                                            |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_state176                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[63]                                                                                                                                                            |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[119]                                                                                                                                                           |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[127]                                                                                                                                                           |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[135]                                                                                                                                                           |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[111]                                                                                                                                                           |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[143]                                                                                                                                                           |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[151]                                                                                                                                                           |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[167]                                                                                                                                                           |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[175]                                                                                                                                                           |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[183]                                                                                                                                                           |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_state147                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[199]                                                                                                                                                           |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[207]                                                                                                                                                           |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[255]                                                                                                                                                           |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_9[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_13[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/buff_wdata/dout_valid_reg_0[0]                                                                                                                                                                                                | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/bus_equal_gen.fifo_burst/SR[0]                                                                                                                                            |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_DDR_buff_merge_V[31]_i_1_n_8                                                                                                                                                                                                     | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                        |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_8                                                                                                                                                                                                   | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][47][userdata][7]_i_1_n_8                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][31][userdata][7]_i_1_n_8                                                                                                                           |                                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][48][userdata][7]_i_1_n_8                                                                                                                           |                                                                                                                                                                                                                                   |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_8                                                                                                                                                                                                 | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                         |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_NS_fsm[146]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_NS_fsm[262]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_8                                                                  |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_8                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__1_n_8                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                         |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/empty_38_reg_77160                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_0_in[15]                                                                                                                                                            |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_state136                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__3_n_8                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/image_in_raw_pad_bur_5_reg_10140                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/icmp_ln588_reg_10440                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_232_reg_24796                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw2_pool_from_D_fu_4271/ap_block_pp0_stage0_subdone3_in                                                                                                                                                                                             | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                        |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_217_reg_25855                                                                                                                                                  |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_251_reg_25121                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_245_reg_25925                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_242_reg_25920                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][11][userdata][7]_i_1_n_8                                                                                                                           |                                                                                                                                                                                                                                   |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_241_reg_25915                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_252_reg_25126                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_237_reg_25905                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_255_reg_25187                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_238_reg_25910                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_234_reg_25900                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                         |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                                           | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                        |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_233_reg_25895                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_230_reg_25890                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_248_reg_25060                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][7][userdata][7]_i_1_n_8                                                                                                                            |                                                                                                                                                                                                                                   |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_229_reg_25885                                                                                                                                                  |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/mul_ln1265_3_reg_14538[-1111111101]_i_1_n_8                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/mul_ln1265_1_reg_13693[-1111111101]_i_1_n_8                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_226_reg_25880                                                                                                                                                  |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_162_reg_25720                                                                                                                                                  |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_166_reg_25730                                                                                                                                                  |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                        |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_202_reg_25820                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_205_reg_25825                                                                                                                                                  |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_206_reg_25830                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_209_reg_25835                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_178_reg_25760                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_181_reg_25765                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_225_reg_25875                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_265_reg_25975                                                                                                                                                  |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_172_reg_23806                                                                                                                                                  |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_185_reg_25775                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_182_reg_25770                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_256_reg_25192                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_186_reg_25780                                                                                                                                                  |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_221_reg_25865                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_266_reg_25980                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_190_reg_25790                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_189_reg_25785                                                                                                                                                  |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_389_reg_27549                                                                                                                                                  |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_385_reg_27539                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_387_reg_27544                                                                                                                                                  |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_327_reg_27464                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_331_reg_27469                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_323_reg_27459                                                                                                                                                  |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_339_reg_27479                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_335_reg_27474                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_343_reg_27484                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_351_reg_27494                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_359_reg_27504                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_355_reg_27499                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_347_reg_27489                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_363_reg_27509                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_367_reg_27514                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_379_reg_27529                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_383_reg_27534                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_375_reg_27524                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_391_reg_27554                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_393_reg_27559                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_395_reg_27564                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_401_reg_27579                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_399_reg_27574                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_222_reg_25870                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_281_reg_26015                                                                                                                                                  |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_260_reg_25258                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_277_reg_26005                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_243_reg_24989                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_165_reg_25725                                                                                                                                                  |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_239_reg_24923                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_240_reg_24928                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_170_reg_25740                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_169_reg_25735                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_236_reg_24862                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_174_reg_25750                                                                                                                                                  |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_284_reg_25654                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_235_reg_24857                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_173_reg_25745                                                                                                                                                  |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_274_reg_26000                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_283_reg_25649                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_280_reg_25588                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_228_reg_24730                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_177_reg_25755                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_279_reg_25583                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_276_reg_25522                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_275_reg_25517                                                                                                                                                  |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_231_reg_24791                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_193_reg_25795                                                                                                                                                  |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_227_reg_24725                                                                                                                                                  |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_267_reg_25385                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_194_reg_25800                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_273_reg_25995                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_198_reg_25810                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_272_reg_25456                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_224_reg_24664                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_259_reg_25253                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_319_reg_27454                                                                                                                                                  |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_223_reg_24659                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_220_reg_24598                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_219_reg_24593                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_216_reg_24532                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_215_reg_24527                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_212_reg_24466                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_1                                                                                                                                                                                  | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                         |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_197_reg_25805                                                                                                                                                  |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_201_reg_25815                                                                                                                                                  |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_264_reg_25324                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_211_reg_24461                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_263_reg_25319                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_208_reg_24400                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_207_reg_24395                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_271_reg_25451                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                        |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_204_reg_24334                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_203_reg_24329                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_199_reg_24263                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_200_reg_24268                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_196_reg_24202                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_261_reg_25965                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_192_reg_24136                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_195_reg_24197                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_191_reg_24131                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_268_reg_25390                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_187_reg_24065                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_188_reg_24070                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_n_2_reg_12360                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_270_reg_25990                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_184_reg_24004                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_183_reg_23999                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_179_reg_23933                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_180_reg_23938                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_175_reg_23867                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_171_reg_23801                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_168_reg_23740                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_167_reg_23735                                                                                                                                                  |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_164_reg_23674                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_163_reg_23669                                                                                                                                                  |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_160_reg_23608                                                                                                                                                  |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_285_reg_26025                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                        |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_258_reg_25960                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_262_reg_25970                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_286_reg_26030                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_282_reg_26020                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_269_reg_25985                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_NS_fsm[176]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_n_reg_11900                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_278_reg_26010                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_218_reg_25860                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_213_reg_25845                                                                                                                                                  |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_247_reg_25055                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_176_reg_23872                                                                                                                                                  |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_246_reg_25930                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                   |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                   |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_214_reg_25850                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_210_reg_25840                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_250_reg_25940                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_413_reg_27609                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                        |                7 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_249_reg_25935                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_253_reg_25945                                                                                                                                                  |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_254_reg_25950                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_161_reg_25715[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_257_reg_25955                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_411_reg_27604                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_409_reg_27599                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_407_reg_27594                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_405_reg_27589                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_397_reg_27569                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_371_reg_27519[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln340_403_reg_27584                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_159_reg_23603[8]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln340_244_reg_24994                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                        | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                         |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                        |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_n_8_reg_13280                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                         |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                                              | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                        |                5 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/add_ln1151_1_reg_68070                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                5 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_state166                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                5 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                                                | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                             |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/mul_ln1265_7_reg_16228[-1111111100]_i_1_n_8                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_n_5_reg_12820                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/p_10_in                                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/SkyNet_urem_12ns_cud_U1108/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/icmp_ln331_reg_6603_pp0_iter16_reg_reg[0]                                                                                              | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                         |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/add_ln672_2_reg_21121[9]_i_1_n_8                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                                             | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                        |                6 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/mul_ln1265_5_reg_15383[-1111111100]_i_1_n_8                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_conv_weight_1x1_all_V[31]_i_1_n_8                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                        |                7 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_conv_weight_1x1_all_V[31]_i_1_n_8                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                        |                5 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_4[0]                                                                                                                                                                               | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                         |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                                                                                                    | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                        |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                                              | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                        |                7 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/add_ln66_reg_305620                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                6 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_n_3_fu_188_2                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                2 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                        |                5 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_m_0_fu_176                                                                                                                                                                                                             | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_n_0_fu_172[5]_i_1_n_8                                                                                                                                              |                5 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_state182                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                8 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                                              | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                        |                4 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                         |               10 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_local_buf_copy_fu_3759/add_ln787_reg_29800                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                5 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_weight_3x3_from_fu_4496/ap_block_pp0_stage0_subdone4_in                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                3 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_DDR_buff_merge_V[31]_i_1_n_8                                                                                                                                                                                                     | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                        |                7 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                                             | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                        |                6 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                        |                4 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_NS_fsm1                                                                                                                                                                  |                3 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                        |                8 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/indvar_flatten_reg_21960                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/indvar_flatten_reg_2196_1                                                                                                                      |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_buf_from_DDR_fu_4356/add_ln355_1_reg_13610                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/indvar_flatten7_reg_3120                                                                                                                                                                                                    | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/indvar_flatten7_reg_312                                                                                                                                                 |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_local_buf_copy_fu_3759/FM_buf1_V_0_addr_1_reg_3347[11]_i_1_n_8                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                9 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_local_buf_copy_fu_3759/FM_buf1_V_0_addr_reg_3022[11]_i_1_n_8                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                7 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Convert_FIX_fu_3555/sext_ln203_reg_6970[11]_i_1_n_8                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                7 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_local_buf_copy_fu_3759/ap_phi_mux_indvar_flatten_phi_fu_1650_p41                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                9 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/top_0_V_addr_reg_235200                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                7 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_m_6_fu_212                                                                                                                                                                                                             | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_n_6_fu_208[6]_i_1_n_8                                                                                                                                              |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_thresh_1_fu_184[30]_i_1_n_8                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_n_0_fu_172[5]_i_1_n_8                                                                                                                                              |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_thresh_13_fu_256[30]_i_2_n_8                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_thresh_13_fu_256[30]_i_1_n_8                                                                                                                                       |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/empty_76_fu_216[19]_i_2_n_8                                                                                                                                                                                                 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/empty_76_fu_216[19]_i_1_n_8                                                                                                                                             |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/full_n_reg[0]                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                        |                7 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/indvar_flatten_reg_5900                                                                                                                                                                                                     | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/indvar_flatten_reg_590                                                                                                                                                  |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/add_ln305_1_reg_15330                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/empty_86_fu_288[19]_i_1_n_8                                                                                                                                                                                                 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_n_18_fu_280[6]_i_1_n_8                                                                                                                                             |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/add_ln706_3_reg_40880                                                                                                                                                                              |                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_n_9_fu_224                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1164_out                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/add_ln331_1_reg_66070                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/indvar_flatten_reg_6080                                                                                                                                                                                                   | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/indvar_flatten_reg_608                                                                                                                                                |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1158_out                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/indvar_flatten15_reg_3600                                                                                                                                                                                                   | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/indvar_flatten15_reg_360                                                                                                                                                |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1151_out                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/ap_CS_fsm_state262                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                6 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                        |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_CS_fsm_pp0_stage1                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                6 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_axi_predict_box_AWVALID11                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/sext_ln133_reg_230040                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                8 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                            | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/add_ln935_reg_13711[11]_i_1_n_8                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_axi_predict_box_AWVALID10                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                          | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                    | design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/add_ln587_reg_10390                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/add_ln935_1_reg_13706[11]_i_1_n_8                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/add_ln120_reg_229770                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/add_ln596_reg_11100                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw1_pool_from_D_fu_4158/SkyNet_urem_12ns_cud_U1021/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/ap_block_pp0_stage0_subdone3_in                                                                                                          | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                        |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_m_12_fu_248                                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_m_12_fu_248[5]_i_1_n_8                                                                                                                                             |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw1_pool_from_D_fu_4158/add_ln497_2_reg_15020                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw1_pool_from_D_fu_4158/indvar_flatten_reg_7560                                                                                                                                                                                                     | design_1_i/SkyNet_0/inst/grp_load_dw1_pool_from_D_fu_4158/indvar_flatten_reg_756                                                                                                                                                  |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw2_pool_from_D_fu_4271/add_ln519_2_reg_14870                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_n_15_fu_260_1                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                   | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                    | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                        |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_predict_boxes[31]_i_1_n_8                                                                                                                                                                                                        | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                        |                7 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_CS_fsm_reg[1]_1[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/top_0_V_addr_reg_30608[11]_i_1_n_8                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                8 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/top_0_V_addr_1_reg_30805[11]_i_1_n_8                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                7 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/w2_0_reg_6802[6]_i_2_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                6 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                   | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                   | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw2_pool_from_D_fu_4271/indvar_flatten_reg_748[11]_i_2_n_8                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_load_dw2_pool_from_D_fu_4271/indvar_flatten_reg_748                                                                                                                                                  |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                    | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1145_out                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                        |                4 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/w2_0_reg_6802[6]_i_2_n_8                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_NS_fsm1                                                                                                                                                                  |                8 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln340_414_reg_24187[12]_i_2_n_8                                                                                                                                                                                             | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4548/select_ln340_409_reg_24162                                                                                                                       |                3 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln340_414_reg_24187[12]_i_2_n_8                                                                                                                                                                                             | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4332/select_ln340_403_reg_24132                                                                                                                       |                2 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_thresh_4_fu_204[30]_i_1_n_8                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                3 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln340_414_reg_24187[12]_i_2_n_8                                                                                                                                                                                             | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln340_414_reg_24187                                                                                                                                                     |                2 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/reg_17900                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                9 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln340_414_reg_24187[12]_i_2_n_8                                                                                                                                                                                             | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln340_413_reg_24182                                                                                                                                                     |                4 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln340_414_reg_24187[12]_i_2_n_8                                                                                                                                                                                             | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln340_412_reg_24177                                                                                                                                                     |                2 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln340_414_reg_24187[12]_i_2_n_8                                                                                                                                                                                             | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln340_411_reg_24172                                                                                                                                                     |                3 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/SkyNet_urem_12ns_cud_U107/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/ap_block_pp1_stage0_subdone6_in                                                                                                           | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                        |                3 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln340_414_reg_24187[12]_i_2_n_8                                                                                                                                                                                             | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln340_410_reg_24167                                                                                                                                                     |                4 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln340_414_reg_24187[12]_i_2_n_8                                                                                                                                                                                             | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln340_401_reg_24122                                                                                                                                                     |                4 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln340_414_reg_24187[12]_i_2_n_8                                                                                                                                                                                             | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln340_406_reg_24147                                                                                                                                                     |                2 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln340_414_reg_24187[12]_i_2_n_8                                                                                                                                                                                             | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln340_408_reg_24157                                                                                                                                                     |                3 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln340_414_reg_24187[12]_i_2_n_8                                                                                                                                                                                             | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln340_407_reg_24152                                                                                                                                                     |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln340_414_reg_24187[12]_i_2_n_8                                                                                                                                                                                             | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln340_405_reg_24142                                                                                                                                                     |                3 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln340_414_reg_24187[12]_i_2_n_8                                                                                                                                                                                             | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln340_400_reg_24117                                                                                                                                                     |                4 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln340_414_reg_24187[12]_i_2_n_8                                                                                                                                                                                             | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln340_404_reg_24137                                                                                                                                                     |                3 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_thresh_22_fu_312[20]_i_1_n_8                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                3 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_thresh_10_fu_240[20]_i_1_n_8                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                3 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                        |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_thresh_16_fu_276[30]_i_1_n_8                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/SkyNet_urem_12ns_cud_U1291/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/ap_enable_reg_pp0_iter16_reg                                                                                    | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                        |                4 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                              | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                        |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/reg_17820                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                6 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/reg_17860                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/reg_17700                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_n_21_fu_296_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                         |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/reg_15820                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                6 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_bias_all_V[31]_i_1_n_8                                                                                                                                                                                                           | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                        |               10 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln340_414_reg_24187[12]_i_2_n_8                                                                                                                                                                                             | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln340_399_reg_24112                                                                                                                                                     |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln340_414_reg_24187[12]_i_2_n_8                                                                                                                                                                                             | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln340_402_reg_24127                                                                                                                                                     |                4 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/reg_17740                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                        |                7 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                        |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/reg_17780                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                6 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_m_18_fu_284                                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/conf_n_18_fu_280[6]_i_1_n_8                                                                                                                                             |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/reg_15860                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                7 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_buf_from_DDR_fu_4356/ap_block_pp0_stage0_subdone4_in                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                        |                5 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/SkyNet_urem_12ns_cud_U1187/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/icmp_ln305_reg_1529_pp0_iter16_reg_reg[0]                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                         |                4 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/SkyNet_urem_12ns_cud_U108/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/ap_block_pp2_stage0_subdone5_in                                                                                                           | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                        |                3 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                        |                7 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/image_in_raw_pad_bur_reg_2780                                                                                                                                                                                               | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/image_in_raw_pad_bur_reg_278                                                                                                                                            |                2 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/indvar_flatten_reg_2670                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                2 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                        |                5 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_conv_weight_3x3_all_V[31]_i_1_n_8                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                        |               12 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/full_n_reg[0]                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                        |                8 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/zext_ln678_mid2_v_v_reg_21145_reg0                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                4 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_3[0]                                                                                                                 | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                        |                6 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_NS_fsm1147_out                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                6 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/full_n_reg[0]                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                        |                5 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                        |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                         |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                        |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                        |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                   |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                        |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                                           | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                        |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/select_ln672_1_reg_211330                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/int_constant_r[31]_i_1_n_8                                                                                                                                                                                                           | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                        |               12 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                                                                                                              | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                         |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                   |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                                             | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                        |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_load_weights_fu_3638/ap_CS_fsm_reg[2]_0                                                                                                                                    |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                        |                5 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                                                                            | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                         |                5 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                        |                4 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                                                                           | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                         |                6 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/ap_CS_fsm_state42                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                3 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                    | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                7 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                            | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                5 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                         |                8 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                         |                3 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                                             | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                        |                7 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_buf_from_DDR_fu_4356/w_0_reg_7320                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                6 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/indvar_flatten_reg_2670                                                                                                                                                                                                     | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/indvar_flatten_reg_267                                                                                                                                                  |                5 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |                5 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                   |                6 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/ddr_offfset_1_reg_210920                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                4 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                   |                7 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Convert_FIX_fu_3555/indvar_flatten_reg_10200                                                                                                                                                                                                        | design_1_i/SkyNet_0/inst/grp_Relu_Convert_FIX_fu_3555/indvar_flatten_reg_1020                                                                                                                                                     |                5 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                   |                7 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                   |                6 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_4[0]                                                                                                                                                                              | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                         |                5 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                   |                9 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/ddr_offfset_reg_21087[19]_i_1_n_8                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                6 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw2_pool_from_D_fu_4271/select_ln519_2_reg_15020                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                8 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                        |                5 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw2_pool_from_D_fu_4271/ddr_dw2_pool_burst_p_reg_7600                                                                                                                                                                                               | design_1_i/SkyNet_0/inst/grp_load_dw2_pool_from_D_fu_4271/ddr_dw2_pool_burst_p_reg_760                                                                                                                                            |                6 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg[0]                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                        |                3 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                        | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                         |                5 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_4[0]                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                         |                5 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/buf_in_ptr_0_rec_reg_22320                                                                                                                                                                         | design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/buf_in_ptr_0_rec_reg_2232_2                                                                                                                    |                6 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state124                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               10 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/or_ln214_reg_41440                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                8 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state12                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |               11 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state123                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               12 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                        |               14 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state155                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               10 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state60                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |               15 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/icmp_ln579_reg_9660                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                5 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state154                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               13 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state13                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |               11 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state171                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                9 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/select_ln52_3_reg_25828[0]_i_1_n_8                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                9 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                        |                7 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state75                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                9 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state77                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                8 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state170                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               14 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state169                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               12 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state107                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               15 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/image_in_raw_pad_bur_3_reg_3240                                                                                                                                                                                             | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/image_in_raw_pad_bur_3_reg_324                                                                                                                                          |                3 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state153                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               11 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state14                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                9 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state28                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |               12 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/image_in_raw_pad_bur_7_reg_3720                                                                                                                                                                                             | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/image_in_raw_pad_bur_7_reg_372                                                                                                                                          |                2 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/j_2_reg_11310                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                6 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state106                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               12 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/add_ln1265_8_reg_21166_reg0                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state108                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               11 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state30                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |               13 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/j_1_reg_10600                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                5 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state29                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |               14 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                                                 | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                         |                8 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state59                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |               14 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state61                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                9 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                            | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                6 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state76                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |               14 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state122                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               14 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                        |                6 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                                           | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                        |                7 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/tmp_313_reg_15925[0]_i_1_n_8                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/tmp_341_reg_15680[0]_i_1_n_8                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_48_reg_16520[22]_i_1_n_8                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_46_reg_16396[22]_i_1_n_8                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_44_reg_169410                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_43_reg_169160                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_42_reg_16861[22]_i_1_n_8                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_41_reg_16796[22]_i_1_n_8                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_39_reg_16737[22]_i_1_n_8                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_38_reg_157550                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_37_reg_157300                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_34_reg_15610[22]_i_1_n_8                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_33_reg_15551[22]_i_1_n_8                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_32_reg_161240                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_31_reg_160990                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_29_reg_16044[22]_i_1_n_8                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_28_reg_15979[22]_i_1_n_8                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_26_reg_149100                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_25_reg_148850                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_24_reg_14830[22]_i_1_n_8                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_47_reg_16455[22]_i_1_n_8                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_23_reg_14765[22]_i_1_n_8                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_22_reg_14706[22]_i_1_n_8                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_19_reg_152790                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_18_reg_152540                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_17_reg_15199[22]_i_1_n_8                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_16_reg_15134[22]_i_1_n_8                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_14_reg_15075[22]_i_1_n_8                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_13_reg_140650                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_12_reg_140400                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_11_reg_13985[22]_i_1_n_8                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                                                                            | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                         |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                        |               10 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1121_out                                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln264_reg_16595                                                                                                                                                  |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                        |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1119_out                                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln262_reg_16515                                                                                                                                                  |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm194_out                                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln132_reg_15194                                                                                                                                                  |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1105_out                                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln193_reg_16094                                                                                                                                                  |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1111_out                                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln203_reg_15750                                                                                                                                                  |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg                                                                                                                                                                                   | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                        |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm195_out                                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln133_reg_15249                                                                                                                                                  |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state15                                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln79_reg_13915                                                                                                                                                   |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state125                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln191_reg_15974                                                                                                                                                  |                9 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm185_out                                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln72_reg_14404                                                                                                                                                   |                9 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm196_out                                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln134_reg_15274                                                                                                                                                  |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state156                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln261_reg_16450                                                                                                                                                  |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm189_out                                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln80_reg_13980                                                                                                                                                   |               11 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_local_buf_copy_fu_3759/ap_phi_mux_indvar_flatten_phi_fu_1650_p41                                                                                                                                                                                         | design_1_i/SkyNet_0/inst/grp_local_buf_copy_fu_3759/indvar_flatten_reg_1646[10]_i_1_n_8                                                                                                                                           |                9 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm186_out                                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln73_reg_14429                                                                                                                                                   |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm191_out                                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln82_reg_14060                                                                                                                                                   |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm199_out                                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln141_reg_14825                                                                                                                                                  |                9 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm184_out                                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln71_reg_14349                                                                                                                                                   |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state109                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln200_reg_15605                                                                                                                                                  |               12 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1120_out                                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln263_reg_16570                                                                                                                                                  |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm190_out                                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln81_reg_14035                                                                                                                                                   |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state31                                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln70_reg_14284                                                                                                                                                   |               10 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_9_reg_14354[22]_i_1_n_8                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1100_out                                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln142_reg_14880                                                                                                                                                  |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1114_out                                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln253_reg_16856                                                                                                                                                  |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1109_out                                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln201_reg_15670                                                                                                                                                  |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1115_out                                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln254_reg_16911                                                                                                                                                  |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_8_reg_13920[22]_i_1_n_8                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_7_reg_13861[22]_i_1_n_8                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state172                                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln252_reg_16791                                                                                                                                                  |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_6_reg_144340                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_5_reg_144090                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state78                                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln131_reg_15129                                                                                                                                                  |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/buff_wdata/ap_NS_fsm1104_out                                                                                                                                                                                                  | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln192_reg_16039                                                                                                                                                  |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1110_out                                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln202_reg_15725                                                                                                                                                  |               10 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_51_reg_166000                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1101_out                                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln143_reg_14905                                                                                                                                                  |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_4_reg_14289[22]_i_1_n_8                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1116_out                                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln255_reg_16936                                                                                                                                                  |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1106_out                                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln194_reg_16119                                                                                                                                                  |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state62                                                                                                                                                                                                           | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln140_reg_14760                                                                                                                                                  |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_49_reg_165750                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/m_s_reg_14230[22]_i_1_n_8                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_local_buf_copy_fu_3759/add_ln339_reg_30120                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |               12 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/dest_ptr_0_rec_reg_6020                                                                                                                                                                                                     | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/dest_ptr_0_rec_reg_602                                                                                                                                                  |                6 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/dest_ptr_0_rec_reg_6200                                                                                                                                                                                                   | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/dest_ptr_0_rec_reg_620                                                                                                                                                |                7 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/ap_CS_fsm_state15                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                6 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                        |                8 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/select_ln331_1_reg_66180                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |               10 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/add_ln70_1_reg_305980                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |               14 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                              | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                        |               16 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/weight_buf_3x3_V_31_12_reg_28729[10]_i_1_n_8                                                                                                                                                                                    | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/h_0_reg_6757                                                                                                                                                                |                7 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/select_ln305_1_reg_15440                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                6 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/ap_phi_mux_indvar_flatten_phi_fu_3609_p41                                                                                                                                                                                          | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_load_weights_fu_3638/SR[0]                                                                                                                                                 |                7 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/ap_CS_fsm_reg[7]                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                4 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_weight_1x1_from_fu_4579/ap_NS_fsm1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                6 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_weight_3x3_from_fu_4496/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                4 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_weight_3x3_from_fu_4496/ap_CS_fsm_reg[120][0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                4 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_weight_3x3_from_fu_4496/ap_CS_fsm_reg[27][0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                5 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_weight_3x3_from_fu_4496/ap_CS_fsm_reg[68][0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                5 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                                              | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                        |                8 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                        |                9 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/E[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                4 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/add_ln979_1_reg_64300                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                4 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_weight_1x1_from_fu_4579/ap_CS_fsm_reg[0]_2[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |               11 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_local_buf_copy_fu_3759/ap_NS_fsm128_out                                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                5 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/reg_16540                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                7 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/add_ln1042_1_reg_65700                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                4 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_weight_3x3_from_fu_4496/add_ln647_2_reg_13220                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                4 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/add_ln1095_1_reg_66830                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                4 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/add_ln1190_1_reg_69440                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                4 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/add_ln926_1_reg_63280                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                4 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/reg_16460                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                6 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/reg_16380                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                6 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/full_n_reg[0]                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                        |               12 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/reg_16100                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                4 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/p_7_in                                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                4 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][strb]_i_1_n_8                                                                                                                                   |                                                                                                                                                                                                                                   |               11 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state156                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               15 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][strb]_i_1_n_8                                                                                                                                   |                                                                                                                                                                                                                                   |                9 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_buf_from_DDR_fu_4356/add_ln360_reg_13880                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                4 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/p_39_in                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                4 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/full_n_reg[0]                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                        |               16 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/add_ln414_reg_261200                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                4 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                                           | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                        |                6 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw2_pool_from_D_fu_4271/p_5_in                                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                4 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                        |               10 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw1_pool_from_D_fu_4158/w_0_reg_792[6]_i_2_n_8                                                                                                                                                                                                      | design_1_i/SkyNet_0/inst/grp_load_dw1_pool_from_D_fu_4158/ddr_dw1_pool_burst_p_reg_768                                                                                                                                            |                6 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state172                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               12 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw1_pool_from_D_fu_4158/select_ln497_1_reg_15120                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                7 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw1_pool_from_D_fu_4158/p_6_in                                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                4 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                                                | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/fifo_wreq/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                         |                4 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw2_pool_from_D_fu_4271/ap_block_pp0_stage0_subdone3_in                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                8 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                                             | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                        |                7 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                                                                                                             | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                        |                7 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state125                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               12 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                               | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln83_reg_14075                                                                                                                                                   |                8 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1109_out                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |               14 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state31                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |               12 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm184_out                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               13 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state15                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |               15 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state109                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               17 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm187_out                                                                                                                                                                                                            | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln74_reg_14444                                                                                                                                                   |               10 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/buff_wdata/ap_NS_fsm1104_out                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |               14 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                   |                9 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state78                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |               19 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm189_out                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               13 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_CS_fsm_state62                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |               13 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg                                                                                                                                                                                   | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                         |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                   |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |               15 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                         |               19 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                6 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |               14 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |               12 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm199_out                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               13 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                9 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                   |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1119_out                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |               15 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw2_pool_from_D_fu_4271/ap_CS_fsm_state2                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                8 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                   |                8 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                9 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/add_ln590_3_reg_10650                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                4 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/add_ln599_3_reg_11360                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                4 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg                                                                                                                                                                                                   | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                        |                4 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                        |                8 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                                                 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                           |                4 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_buf_from_DDR_fu_4356/h_0_reg_7210                                                                                                                                                                                                                   | design_1_i/SkyNet_0/inst/grp_load_buf_from_DDR_fu_4356/indvar_flatten_reg_698[11]_i_1_n_8                                                                                                                                         |                6 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/add_ln581_3_reg_9920                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                4 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                        |                4 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4584/E[0]_repN_7                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm1114_out                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm194_out                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                4 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_14[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                                                                            | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                         |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_4[0]                                                                                                                                                                                                | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln204_reg_15765                                                                                                                                                  |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                   |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                                                | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/rdata[31]_i_1_n_8                                                                                                                                                                |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                        |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_6[0]                                                                                                                                                                                                | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln265_reg_16610                                                                                                                                                  |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_0[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                        |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg[0]                                                                                                                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln128_31_reg_24106[12]_i_1_n_8                                                                                                                                                                                              | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln128_31_reg_24106[1]_i_1_n_8                                                                                                                                           |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_2[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/indvar_flatten_reg_1614[9]_i_2_n_8                                                                                                                                                                                              | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/ddr_ptr_0_rec_reg_1626                                                                                                                                                      |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_5[0]                                                                                                                                                                                                | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln256_reg_16951                                                                                                                                                  |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/buff_wdata/dout_valid_reg_0[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                   |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/SkyNet_urem_12ns_cud_U1291/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/ap_enable_reg_pp0_iter16_reg                                                                                    |                                                                                                                                                                                                                                   |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_3[0]                                                                                                                                                                                                | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln195_reg_16134                                                                                                                                                  |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_2[0]                                                                                                                                                                                                | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln144_reg_14920                                                                                                                                                  |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_1[0]                                                                                                                                                                                                | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/select_ln135_reg_15289                                                                                                                                                  |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_12[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                        |               17 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                                              | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                        |                6 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/img_norm_ch_V_U/load_image_chunk_bkb_rom_U/ap_block_pp0_stage0_subdone7_in                                                                                                                                                  |                                                                                                                                                                                                                                   |               12 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                   |               13 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                3 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                   |               12 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/full_n_reg[0]                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                        |                7 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg                                                                                                                                                                                    | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                         |                3 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw1_pool_from_D_fu_4158/ap_NS_fsm1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |               13 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/fifo_rreq/full_n_reg_1                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                3 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                         | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                         |                8 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                        |                8 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_IMG_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg                                                                                                                                                                                                      | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                        |                3 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw1_pool_from_D_fu_4158/SkyNet_urem_12ns_cud_U1021/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/ap_block_pp0_stage0_subdone3_in                                                                                                          |                                                                                                                                                                                                                                   |                5 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/add_ln321_reg_41090                                                                                                                                                                                |                                                                                                                                                                                                                                   |                7 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                   |               16 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS32_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                        |               12 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                   |               16 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                           |                                                                                                                                                                                                                                   |                9 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][strb]_i_1_n_8                                                                                                                                   |                                                                                                                                                                                                                                   |                6 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                        |               22 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                        |               22 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/full_n_reg[0]                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                        |                9 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                                                                                                    | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                        |                7 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_weight_3x3_from_fu_4496/ap_NS_fsm1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |               18 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/SkyNet_urem_12ns_cud_U1187/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/icmp_ln305_reg_1529_pp0_iter16_reg_reg[0]                                                                                                |                                                                                                                                                                                                                                   |               19 |             39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                           |               23 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/SkyNet_urem_12ns_cud_U107/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/ap_block_pp1_stage0_subdone6_in                                                                                                           |                                                                                                                                                                                                                                   |               13 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6981/ap_ce_reg_reg_0[0]_repN_6                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                6 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/SkyNet_urem_12ns_cud_U108/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/ap_block_pp2_stage0_subdone5_in                                                                                                           |                                                                                                                                                                                                                                   |               13 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                        |               10 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/ap_NS_fsm1                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |               10 |             42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/ap_NS_fsm1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |               11 |             42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_buf_from_DDR_fu_4356/ap_NS_fsm1                                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/ap_NS_fsm1                                                                                                                                                                                         |                                                                                                                                                                                                                                   |               12 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                         |                9 |             44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                                           | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                        |                8 |             45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                        |               13 |             46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                        |               15 |             46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                                                                           | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                         |               13 |             47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                   |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                        |               19 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                   |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                        |               11 |             50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/ap_CS_fsm_state5                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |               15 |             51 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                         |               11 |             51 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/ap_CS_fsm_state2                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               24 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                        |               11 |             53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                        |               10 |             54 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/ap_CS_fsm_reg[224][0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |               11 |             55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/add_ln53_4_reg_27444[1]_i_1_n_8                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |               14 |             56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                        |               18 |             58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                        |               14 |             58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_buf_from_DDR_fu_4356/ap_block_pp0_stage0_subdone4_in                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                8 |             59 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6981/ap_ce_reg_reg_0[0]_repN_1                                                                                                                                                                                 |                                                                                                                                                                                                                                   |               30 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6981/ap_ce_reg_reg_0[0]_repN_4                                                                                                                                                                                 |                                                                                                                                                                                                                                   |               11 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/full_n_reg[0]                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                        |               26 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |               47 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/tmp_1013_reg_235470                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               56 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/reg_15900                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |               30 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/reg_16180                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |               26 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/tmp_1003_reg_255930                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               53 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                        |               14 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/SkyNet_urem_12ns_cud_U1108/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/icmp_ln331_reg_6603_pp0_iter16_reg_reg[0]                                                                                              |                                                                                                                                                                                                                                   |               21 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/full_n_reg[0]                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                        |               19 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                9 |             68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |               10 |             68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |                9 |             68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |                9 |             68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |                8 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                        |               29 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |                8 |             72 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |                9 |             72 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                        |               21 |             73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                8 |             73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                        |               14 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                        |               24 |             76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6981/ap_ce_reg_reg_0[0]_repN                                                                                                                                                                                   |                                                                                                                                                                                                                                   |               12 |             80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6981/ap_ce_reg_reg_0[0]_repN_2                                                                                                                                                                                 |                                                                                                                                                                                                                                   |               15 |             80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4584/E[0]_repN_8                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               22 |             81 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                        |               20 |             84 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                         |               15 |             86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_buf_from_DDR_fu_4356/ap_CS_fsm_reg[251]                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                6 |             88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                        |               52 |             95 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/SkyNet_urem_12ns_cud_U108/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/ap_CS_fsm_reg[6]                                                                                                                          |                                                                                                                                                                                                                                   |               15 |             95 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_image_chunk_nor_fu_1590/SkyNet_urem_12ns_cud_U107/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/ap_CS_fsm_reg[4]                                                                                                                          |                                                                                                                                                                                                                                   |               12 |             95 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw1_pool_from_D_fu_4158/SkyNet_urem_12ns_cud_U1021/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/ap_CS_fsm_reg[1]                                                                                                                         |                                                                                                                                                                                                                                   |               15 |             95 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw2_pool_from_D_fu_4271/SkyNet_urem_12ns_cud_U1064/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/ap_CS_fsm_reg[2]                                                                                                                         |                                                                                                                                                                                                                                   |               19 |             95 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/SkyNet_urem_12ns_cud_U1291/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/ap_CS_fsm_reg[1]                                                                                                |                                                                                                                                                                                                                                   |               16 |             95 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                   |                6 |             96 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                   |                6 |             96 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                   |                6 |             96 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                   |                6 |             96 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                   |                6 |             96 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                   |                6 |             96 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                   |                6 |             96 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                   |                6 |             96 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6981/ap_ce_reg_reg_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                   |               17 |             99 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6981/ap_ce_reg_reg_0[0]_repN_3                                                                                                                                                                                 |                                                                                                                                                                                                                                   |               16 |            101 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                         |               20 |            105 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                        |               32 |            115 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                               | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                         |               20 |            116 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][32][userdata][7]_i_1_n_8                                                                                                                           |                                                                                                                                                                                                                                   |               26 |            120 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][16][userdata][7]_i_1_n_8                                                                                                                           |                                                                                                                                                                                                                                   |               23 |            120 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                                                           |                                                                                                                                                                                                                                   |               37 |            120 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                                | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                         |               21 |            120 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_buf_from_DDR_fu_4356/SkyNet_urem_12ns_cud_U1148/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/ap_CS_fsm_reg[1]                                                                                                                            |                                                                                                                                                                                                                                   |               27 |            120 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6981/ap_ce_reg_reg_0[0]_repN_5                                                                                                                                                                                 |                                                                                                                                                                                                                                   |               44 |            120 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4584/E[0]_repN_5                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               42 |            126 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4584/E[0]_repN                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               43 |            127 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_8                                                                                                                            |                                                                                                                                                                                                                                   |               25 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/d_V_0_10_reg_260850                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               70 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_1                                                                                                                                                                  |                                                                                                                                                                                                                                   |               31 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               26 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_buf_from_DDR_fu_4356/p_0_in                                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                9 |            132 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_buf_from_DDR_fu_4356/p_0_in_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                9 |            132 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4584/E[0]_repN_4                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               37 |            133 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4584/E[0]_repN_6                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               44 |            136 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/SkyNet_urem_10ns_jbC_U970/SkyNet_urem_10ns_jbC_div_U/SkyNet_urem_10ns_jbC_div_u_0/ap_CS_fsm_reg[5]                                                                                                                              |                                                                                                                                                                                                                                   |               24 |            140 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |               14 |            141 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |               14 |            151 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |               12 |            151 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                        |               34 |            152 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4584/E[0]_repN_2                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               63 |            157 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4584/E[0]_repN_3                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               56 |            158 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                   |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                   |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                   |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/SkyNet_urem_12ns_cud_U1108/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/ap_CS_fsm_reg[1]                                                                                                                       |                                                                                                                                                                                                                                   |               26 |            188 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_fu_3687/SkyNet_urem_12ns_cud_U1187/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/ap_CS_fsm_reg[1]                                                                                                                         |                                                                                                                                                                                                                                   |               27 |            188 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4584/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |               78 |            189 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |               86 |            195 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4584/E[0]_repN_1                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               57 |            198 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4584/E[0]_repN_9                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               86 |            210 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_compute_bounding_box_fu_3455/ap_NS_fsm169_out                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               44 |            238 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw2_pool_from_D_fu_4271/p_8_in                                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |              150 |            256 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |               60 |            256 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_dw1_pool_from_D_fu_4158/p_9_in                                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |              142 |            256 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/p_Result_816_s_reg_261150                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |              116 |            256 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |               63 |            256 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |               91 |            256 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |               54 |            256 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_buf_from_DDR_fu_4356/p_9_in                                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |              136 |            256 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/data_array_0_V_reg_41730                                                                                                                                                                           |                                                                                                                                                                                                                                   |              140 |            266 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |               24 |            270 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/reg_8490                                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |              177 |            288 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/reg_8483                                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |              176 |            288 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_CS_fsm_pp0_stage2                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |              121 |            288 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |               26 |            302 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/SkyNet_urem_10ns_jbC_U970/SkyNet_urem_10ns_jbC_div_U/SkyNet_urem_10ns_jbC_div_u_0/ap_enable_reg_pp0_iter01                                                                                                                      |                                                                                                                                                                                                                                   |              122 |            319 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                   |               20 |            320 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_relu_copy_buf_to_DDR_1_fu_3483/add_ln415_10_reg_70930                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |              156 |            352 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/rs_rdata/D[26]                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |              241 |            352 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/rs_rdata/state_reg[0]_2[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |              214 |            352 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/rs_rdata/D[30]                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |              222 |            352 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_1[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |              129 |            352 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/rs_rdata/state_reg[0]_0[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |              225 |            352 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                   |               22 |            352 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_buf_from_DDR_fu_4356/ap_CS_fsm_reg[251]_0[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |               24 |            352 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |              124 |            352 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/E[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |              141 |            352 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/rs_rdata/state_reg[0]_5[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |              231 |            352 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |              121 |            352 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[10][0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |              248 |            352 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/rs_rdata/state_reg[0]_3[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |              235 |            352 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/rs_rdata/D[16]                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |              230 |            352 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/rs_rdata/state_reg[0]_1[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |              242 |            352 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/rs_rdata/state_reg[0]_4[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |              235 |            352 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/rs_rdata/D[24]                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |              239 |            352 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_weight_3x3_from_fu_4496/trunc_ln647_reg_1333[10]_i_1_n_8                                                                                                                                                                                            |                                                                                                                                                                                                                                   |              143 |            352 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_weight_3x3_from_fu_4496/ap_enable_reg_pp0_iter10_reg_0[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                   |              129 |            352 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[76][0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |              239 |            352 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/rs_rdata/D[28]                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |              215 |            352 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/rs_rdata/D[8]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |              237 |            356 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_weight_1x1_from_fu_4579/add_ln339_reg_11450                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |              163 |            359 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/rs_rdata/D[14]                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |              255 |            367 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/add_ln415_190_reg_290650                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |              140 |            384 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Convert_FIX_fu_3555/tmp_1037_reg_7187[0]_i_1_n_8                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |              182 |            384 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/tmp_1525_reg_27053[0]_i_1_n_8                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |              117 |            386 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/select_ln128_31_reg_24106[12]_i_1_n_8                                                                                                                                                                                              |                                                                                                                                                                                                                                   |              111 |            400 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/SkyNet_urem_10ns_jbC_U970/SkyNet_urem_10ns_jbC_div_U/SkyNet_urem_10ns_jbC_div_u_0/ap_CS_fsm_reg[6]                                                                                                                              |                                                                                                                                                                                                                                   |               16 |            512 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |               46 |            531 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |               49 |            602 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                   |               39 |            624 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4188/CEB1                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |              233 |            630 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/add_ln415_101_reg_247430                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |              291 |            640 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/add_ln415_100_reg_227990                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |              277 |            640 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/reg_85090                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |              230 |            640 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/reg_86370                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |              231 |            640 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/weight_buf_3x3_V_31_12_reg_28729[10]_i_1_n_8                                                                                                                                                                                    |                                                                                                                                                                                                                                   |              374 |            640 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/add_ln703_102_reg_290190                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |              136 |            640 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6869/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |              232 |            640 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                   |               42 |            672 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_weight_3x3_from_fu_4496/icmp_ln391_reg_1295_pp0_iter9_reg_reg[0]_1                                                                                                                                                                                  |                                                                                                                                                                                                                                   |               44 |            704 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/reg_76910                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |              359 |            704 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/reg_73250                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |              361 |            704 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_load_weight_3x3_from_fu_4496/icmp_ln391_reg_1295_pp0_iter9_reg_reg[0]_0                                                                                                                                                                                  |                                                                                                                                                                                                                                   |               44 |            704 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_load_weights_fu_3638/weight_buf_0_0_V_w_1_reg_160380                                                                                                                                                                           |                                                                                                                                                                                                                                   |              268 |            704 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |              597 |           1483 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_load_weights_fu_3638/weight_buf_V9_0_reg_4589                                                                                                                                                                                  |                                                                                                                                                                                                                                   |             1537 |           5280 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_load_weights_fu_3638/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |             1612 |           5632 |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


