<pre>
<h3>
<a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a>
</h3>
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/memories
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v</a>
time_elapsed: 0.026s


module generic_sram_byte_en (
	i_clk,
	i_write_data,
	i_write_enable,
	i_address,
	i_byte_enable,
	o_read_data
);
	parameter DATA_WIDTH = 32;
	parameter ADDRESS_WIDTH = 4;
	input i_clk;
	input [(DATA_WIDTH - 1):0] i_write_data;
	input i_write_enable;
	input [(ADDRESS_WIDTH - 1):0] i_address;
	input [((DATA_WIDTH / 8) - 1):0] i_byte_enable;
	output reg [(DATA_WIDTH - 1):0] o_read_data;
	reg [(DATA_WIDTH - 1):0] mem [0:((2 ** ADDRESS_WIDTH) - 1)];
	integer i;
	always @(posedge i_clk) begin
		for (i = 0; (i &lt; (DATA_WIDTH / 8)); i = (i + 1))
			if ((i_write_enable &amp;&amp; i_byte_enable[i]))
				mem[i_address][(i * 8)+:8] &lt;= i_write_data[(i * 8)+:8];
		o_read_data &lt;= mem[i_address];
	end
endmodule


</pre>