// Seed: 27391209
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = 1 - 1'b0;
  reg id_3;
  assign id_1 = id_3;
  initial begin : LABEL_0
    begin : LABEL_0
      id_2 <= 1;
      id_3 <= 1 ^ 1;
      disable id_4;
      id_1 = id_1;
      $display;
    end
    if (id_3) begin : LABEL_0
      forever id_1 <= 1;
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  reg id_7, id_8;
  module_0 modCall_1 (
      id_8,
      id_7
  );
  wire id_9;
  wire id_10;
  always @(*) begin : LABEL_0
    id_5 <= id_7;
    id_11.id_12;
  end
endmodule
