{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 10:56:40 2023 " "Info: Processing started: Wed Oct 18 10:56:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Clock -c Clock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Clock -c Clock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 16 " "Info: Parallel compilation is enabled and will use 4 of the 16 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Clock.vhd" "" { Text "D:/NSU/FPGA/Clock/Clock.vhd" 12 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register presc_reg\[15\] register segm_0_cntr\[0\] 190.01 MHz 5.263 ns Internal " "Info: Clock \"clk\" has Internal fmax of 190.01 MHz between source register \"presc_reg\[15\]\" and destination register \"segm_0_cntr\[0\]\" (period= 5.263 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.019 ns + Longest register register " "Info: + Longest register to register delay is 5.019 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns presc_reg\[15\] 1 REG LCFF_X5_Y20_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y20_N5; Fanout = 3; REG Node = 'presc_reg\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { presc_reg[15] } "NODE_NAME" } } { "Clock.vhd" "" { Text "D:/NSU/FPGA/Clock/Clock.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.521 ns) 1.447 ns LessThan0~477 2 COMB LCCOMB_X5_Y21_N0 1 " "Info: 2: + IC(0.926 ns) + CELL(0.521 ns) = 1.447 ns; Loc. = LCCOMB_X5_Y21_N0; Fanout = 1; COMB Node = 'LessThan0~477'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.447 ns" { presc_reg[15] LessThan0~477 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.319 ns) 2.299 ns LessThan0~479 3 COMB LCCOMB_X5_Y21_N4 1 " "Info: 3: + IC(0.533 ns) + CELL(0.319 ns) = 2.299 ns; Loc. = LCCOMB_X5_Y21_N4; Fanout = 1; COMB Node = 'LessThan0~479'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { LessThan0~477 LessThan0~479 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.322 ns) 3.476 ns LessThan0~482 4 COMB LCCOMB_X5_Y20_N30 30 " "Info: 4: + IC(0.855 ns) + CELL(0.322 ns) = 3.476 ns; Loc. = LCCOMB_X5_Y20_N30; Fanout = 30; COMB Node = 'LessThan0~482'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.177 ns" { LessThan0~479 LessThan0~482 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.758 ns) 5.019 ns segm_0_cntr\[0\] 5 REG LCFF_X1_Y20_N9 11 " "Info: 5: + IC(0.785 ns) + CELL(0.758 ns) = 5.019 ns; Loc. = LCFF_X1_Y20_N9; Fanout = 11; REG Node = 'segm_0_cntr\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { LessThan0~482 segm_0_cntr[0] } "NODE_NAME" } } { "Clock.vhd" "" { Text "D:/NSU/FPGA/Clock/Clock.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.920 ns ( 38.25 % ) " "Info: Total cell delay = 1.920 ns ( 38.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.099 ns ( 61.75 % ) " "Info: Total interconnect delay = 3.099 ns ( 61.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.019 ns" { presc_reg[15] LessThan0~477 LessThan0~479 LessThan0~482 segm_0_cntr[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.019 ns" { presc_reg[15] {} LessThan0~477 {} LessThan0~479 {} LessThan0~482 {} segm_0_cntr[0] {} } { 0.000ns 0.926ns 0.533ns 0.855ns 0.785ns } { 0.000ns 0.521ns 0.319ns 0.322ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns - Smallest " "Info: - Smallest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.835 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Clock.vhd" "" { Text "D:/NSU/FPGA/Clock/Clock.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 30 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 30; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Clock.vhd" "" { Text "D:/NSU/FPGA/Clock/Clock.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.602 ns) 2.835 ns segm_0_cntr\[0\] 3 REG LCFF_X1_Y20_N9 11 " "Info: 3: + IC(0.969 ns) + CELL(0.602 ns) = 2.835 ns; Loc. = LCFF_X1_Y20_N9; Fanout = 11; REG Node = 'segm_0_cntr\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clk~clkctrl segm_0_cntr[0] } "NODE_NAME" } } { "Clock.vhd" "" { Text "D:/NSU/FPGA/Clock/Clock.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.43 % ) " "Info: Total cell delay = 1.628 ns ( 57.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.207 ns ( 42.57 % ) " "Info: Total interconnect delay = 1.207 ns ( 42.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { clk clk~clkctrl segm_0_cntr[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { clk {} clk~combout {} clk~clkctrl {} segm_0_cntr[0] {} } { 0.000ns 0.000ns 0.238ns 0.969ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.840 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Clock.vhd" "" { Text "D:/NSU/FPGA/Clock/Clock.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 30 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 30; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Clock.vhd" "" { Text "D:/NSU/FPGA/Clock/Clock.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.602 ns) 2.840 ns presc_reg\[15\] 3 REG LCFF_X5_Y20_N5 3 " "Info: 3: + IC(0.974 ns) + CELL(0.602 ns) = 2.840 ns; Loc. = LCFF_X5_Y20_N5; Fanout = 3; REG Node = 'presc_reg\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { clk~clkctrl presc_reg[15] } "NODE_NAME" } } { "Clock.vhd" "" { Text "D:/NSU/FPGA/Clock/Clock.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.32 % ) " "Info: Total cell delay = 1.628 ns ( 57.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.212 ns ( 42.68 % ) " "Info: Total interconnect delay = 1.212 ns ( 42.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clk clk~clkctrl presc_reg[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clk {} clk~combout {} clk~clkctrl {} presc_reg[15] {} } { 0.000ns 0.000ns 0.238ns 0.974ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { clk clk~clkctrl segm_0_cntr[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { clk {} clk~combout {} clk~clkctrl {} segm_0_cntr[0] {} } { 0.000ns 0.000ns 0.238ns 0.969ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clk clk~clkctrl presc_reg[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clk {} clk~combout {} clk~clkctrl {} presc_reg[15] {} } { 0.000ns 0.000ns 0.238ns 0.974ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Clock.vhd" "" { Text "D:/NSU/FPGA/Clock/Clock.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Clock.vhd" "" { Text "D:/NSU/FPGA/Clock/Clock.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.019 ns" { presc_reg[15] LessThan0~477 LessThan0~479 LessThan0~482 segm_0_cntr[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.019 ns" { presc_reg[15] {} LessThan0~477 {} LessThan0~479 {} LessThan0~482 {} segm_0_cntr[0] {} } { 0.000ns 0.926ns 0.533ns 0.855ns 0.785ns } { 0.000ns 0.521ns 0.319ns 0.322ns 0.758ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { clk clk~clkctrl segm_0_cntr[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { clk {} clk~combout {} clk~clkctrl {} segm_0_cntr[0] {} } { 0.000ns 0.000ns 0.238ns 0.969ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clk clk~clkctrl presc_reg[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clk {} clk~combout {} clk~clkctrl {} presc_reg[15] {} } { 0.000ns 0.000ns 0.238ns 0.974ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk segm_0\[1\] segm_0_cntr\[2\] 7.962 ns register " "Info: tco from clock \"clk\" to destination pin \"segm_0\[1\]\" through register \"segm_0_cntr\[2\]\" is 7.962 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.835 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Clock.vhd" "" { Text "D:/NSU/FPGA/Clock/Clock.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 30 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 30; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Clock.vhd" "" { Text "D:/NSU/FPGA/Clock/Clock.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.602 ns) 2.835 ns segm_0_cntr\[2\] 3 REG LCFF_X1_Y20_N13 11 " "Info: 3: + IC(0.969 ns) + CELL(0.602 ns) = 2.835 ns; Loc. = LCFF_X1_Y20_N13; Fanout = 11; REG Node = 'segm_0_cntr\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clk~clkctrl segm_0_cntr[2] } "NODE_NAME" } } { "Clock.vhd" "" { Text "D:/NSU/FPGA/Clock/Clock.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.43 % ) " "Info: Total cell delay = 1.628 ns ( 57.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.207 ns ( 42.57 % ) " "Info: Total interconnect delay = 1.207 ns ( 42.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { clk clk~clkctrl segm_0_cntr[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { clk {} clk~combout {} clk~clkctrl {} segm_0_cntr[2] {} } { 0.000ns 0.000ns 0.238ns 0.969ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Clock.vhd" "" { Text "D:/NSU/FPGA/Clock/Clock.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.850 ns + Longest register pin " "Info: + Longest register to pin delay is 4.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns segm_0_cntr\[2\] 1 REG LCFF_X1_Y20_N13 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y20_N13; Fanout = 11; REG Node = 'segm_0_cntr\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { segm_0_cntr[2] } "NODE_NAME" } } { "Clock.vhd" "" { Text "D:/NSU/FPGA/Clock/Clock.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.521 ns) 1.143 ns bcd_7seg:u1\|Mux5~21 2 COMB LCCOMB_X1_Y20_N2 1 " "Info: 2: + IC(0.622 ns) + CELL(0.521 ns) = 1.143 ns; Loc. = LCCOMB_X1_Y20_N2; Fanout = 1; COMB Node = 'bcd_7seg:u1\|Mux5~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { segm_0_cntr[2] bcd_7seg:u1|Mux5~21 } "NODE_NAME" } } { "bcd_7seg.vhd" "" { Text "D:/NSU/FPGA/Clock/bcd_7seg.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(2.840 ns) 4.850 ns segm_0\[1\] 3 PIN PIN_J1 0 " "Info: 3: + IC(0.867 ns) + CELL(2.840 ns) = 4.850 ns; Loc. = PIN_J1; Fanout = 0; PIN Node = 'segm_0\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.707 ns" { bcd_7seg:u1|Mux5~21 segm_0[1] } "NODE_NAME" } } { "Clock.vhd" "" { Text "D:/NSU/FPGA/Clock/Clock.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.361 ns ( 69.30 % ) " "Info: Total cell delay = 3.361 ns ( 69.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.489 ns ( 30.70 % ) " "Info: Total interconnect delay = 1.489 ns ( 30.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.850 ns" { segm_0_cntr[2] bcd_7seg:u1|Mux5~21 segm_0[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.850 ns" { segm_0_cntr[2] {} bcd_7seg:u1|Mux5~21 {} segm_0[1] {} } { 0.000ns 0.622ns 0.867ns } { 0.000ns 0.521ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { clk clk~clkctrl segm_0_cntr[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { clk {} clk~combout {} clk~clkctrl {} segm_0_cntr[2] {} } { 0.000ns 0.000ns 0.238ns 0.969ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.850 ns" { segm_0_cntr[2] bcd_7seg:u1|Mux5~21 segm_0[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.850 ns" { segm_0_cntr[2] {} bcd_7seg:u1|Mux5~21 {} segm_0[1] {} } { 0.000ns 0.622ns 0.867ns } { 0.000ns 0.521ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 10:56:40 2023 " "Info: Processing ended: Wed Oct 18 10:56:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
