Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot segment_behav xil_defaultlib.segment xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'iSEG7' [C:/Users/junye/segment/segment.srcs/sources_1/new/segment.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BCD_to_7segment
Compiling module xil_defaultlib.SevenSeg_CTRL
Compiling module xil_defaultlib.segment
Compiling module xil_defaultlib.glbl
Built simulation snapshot segment_behav
