#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jun  5 05:20:26 2023
# Process ID: 2792
# Current directory: C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16000 C:\Users\utilisateur\Desktop\LTspice\Porte logique\CoursFPGA\TP4_LEDdriver_partie1_ok\LEDdriver.xpr
# Log file: C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/vivado.log
# Journal file: C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/LEDdriver.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok'
INFO: [Project 1-313] Project file moved from 'D:/AJC projets/TP4/TP4_LEDdriver_partie1' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/LEDdriver.gen/sources_1', nor could it be found using path 'D:/AJC projets/TP4/TP4_LEDdriver_partie1/LEDdriver.gen/sources_1'.
INFO: [filemgmt 56-1] IPUserFilesDir: Directory not found as 'C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v1705/LEDdriver.ip_user_files'; using path 'D:/AJC projets/TP4/TP4_v1705/LEDdriver.ip_user_files' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1125.391 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/tb_led_driver.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/tb_led_driver.vhd}}
export_ip_user_files -of_objects  [get_files {{C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/tp_led_driver.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/tp_led_driver.vhd}}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/TOP.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/tb_TOP.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Jun  5 06:13:58 2023] Launched synth_1...
Run output will be captured here: C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/LEDdriver.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Jun  5 06:14:53 2023] Launched impl_1...
Run output will be captured here: C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/LEDdriver.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jun  5 06:16:15 2023] Launched impl_1...
Run output will be captured here: C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/LEDdriver.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1125.391 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210370AD5281A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2649.465 ; gain = 1524.074
set_property PROGRAM.FILE {C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/LEDdriver.runs/impl_1/TOP.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/LEDdriver.runs/impl_1/TOP.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210370AD5281A
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2980.246 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'user_dio[1]'. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[2]'. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[3]'. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[4]'. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[5]'. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[6]'. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[7]'. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[8]'. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[9]'. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[10]'. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[11]'. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[12]'. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3090.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 3214.699 ; gain = 535.465
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3811.988 ; gain = 82.176
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/TOP.vhd:18]
INFO: [Synth 8-3491] module 'LEDdriver' declared at 'C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/LedDriver.vhd:6' bound to instance 'LED_driver' of component 'LEDdriver' [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/TOP.vhd:39]
INFO: [Synth 8-638] synthesizing module 'LEDdriver' [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/LedDriver.vhd:17]
	Parameter cte bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'counter_unit' declared at 'C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/counter_unit.vhd:5' bound to instance 'uut' of component 'counter_unit' [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/LedDriver.vhd:38]
INFO: [Synth 8-638] synthesizing module 'counter_unit' [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/counter_unit.vhd:17]
	Parameter cte bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_unit' (1#1) [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/counter_unit.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'LEDdriver' (2#1) [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/LedDriver.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'TOP' (3#1) [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/TOP.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3855.582 ; gain = 125.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3873.449 ; gain = 143.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3873.449 ; gain = 143.637
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3873.449 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'user_dio[1]'. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[2]'. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[3]'. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[4]'. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[5]'. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[6]'. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[7]'. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[8]'. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[9]'. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[10]'. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[11]'. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[12]'. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/Cora-Z7-10-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3954.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3983.922 ; gain = 254.109
10 Infos, 12 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3983.922 ; gain = 254.109
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun  5 08:38:40 2023...
