# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Clock Divider.srcs/sources_1/imports/drive-download-20181011T060241Z-001/Clock_Divider.v" \
"../../../../Clock Divider.srcs/sources_1/imports/drive-download-20181011T060241Z-001/question1_t.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
