-- VHDL for IBM SMS ALD group CycleControlsII
-- Title: CycleControlsII
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 6/22/2020 12:27:53 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity CycleControlsII is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_OP_MOD_REG_NOT_B_BIT: in STD_LOGIC;
		PS_OP_MOD_REG_A_BIT: in STD_LOGIC;
		PS_A_CH_NOT_RECORD_MARK: in STD_LOGIC;
		PS_OP_MOD_REG_NOT_8_BIT: in STD_LOGIC;
		PS_OP_MOD_REG_NOT_A_BIT: in STD_LOGIC;
		PS_A_CH_NOT_WM_BIT: in STD_LOGIC;
		PS_OP_MOD_REG_8_BIT: in STD_LOGIC;
		PS_A_CH_NOT_GROUP_MARK_DOT_WM: in STD_LOGIC;
		PS_OP_MOD_REG_B_BIT: in STD_LOGIC;
		PS_B_CH_NOT_WM_BIT: in STD_LOGIC;
		PS_A_CYCLE: in STD_LOGIC;
		PS_B_CYCLE_1: in STD_LOGIC;
		PS_C_CYCLE_1: in STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE_1: in STD_LOGIC;
		PS_A_CY_FIRST_OP_CODES: in STD_LOGIC;
		PS_DATA_MOVE_OP_CODE: in STD_LOGIC;
		MS_DATA_MOVE_LAST_EX_CYCLE: in STD_LOGIC;
		PS_SET_A_CYCLE_CTRL_STAR_ARITH_STAR: in STD_LOGIC;
		PS_EDIT_USE_A_CH_NU: in STD_LOGIC;
		PS_MOVE_ZERO_SUP_OP_CODE: in STD_LOGIC;
		MS_TLU_SET_A_CYCLE_CTRL_B: in STD_LOGIC;
		MS_CMP_MODE_SET_A_CYCLE_CTRL_A: in STD_LOGIC;
		PS_BODY_LATCH: in STD_LOGIC;
		PS_1401_STORE_AR_OP_CODES: in STD_LOGIC;
		PS_A_RING_2_OR_3_TIME: in STD_LOGIC;
		PS_I_RING_1_OR_1401_AND_3_TIME: in STD_LOGIC;
		PS_I_CYCLE: in STD_LOGIC;
		PS_D_CYCLE: in STD_LOGIC;
		PS_MPLY_OR_DIV_OP_CODES: in STD_LOGIC;
		PS_B_CH_WM_BIT_2: in STD_LOGIC;
		PS_TABLE_SEARCH_OP_CODE: in STD_LOGIC;
		PS_A_RING_6_TIME: in STD_LOGIC;
		MS_1401_MODE_1: in STD_LOGIC;
		PS_STORE_ADDR_REGS_OP_CODE: in STD_LOGIC;
		PS_A_RING_2_OR_3_OR_4_OR_5_TIME: in STD_LOGIC;
		PS_1401_MODE_1: in STD_LOGIC;
		PS_A_RING_4_TIME: in STD_LOGIC;
		MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_1: in STD_LOGIC;
		PS_UNITS_LATCH: in STD_LOGIC;
		MS_ANY_LAST_GATE: in STD_LOGIC;
		MS_LOGIC_GATE_A_1: in STD_LOGIC;
		PS_LOGIC_GATE_K: in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_3_JRJ: in STD_LOGIC;
		PS_I_RING_6_OR_1401_AND_8_TIME: in STD_LOGIC;
		PS_SET_D_CYCLE_CTRL_STAR_ARITH: in STD_LOGIC;
		MS_FILE_OP_DOT_LAST_INSN_RO_CYCLE: in STD_LOGIC;
		PS_ARITH_TYPE_OP_CODES: in STD_LOGIC;
		MS_FILE_OP_DOT_D_CY_DOT_U_OR_Y: in STD_LOGIC;
		PS_ALTER_ROUTINE: in STD_LOGIC;
		PS_2ND_SCAN: in STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE_2: in STD_LOGIC;
		MS_CYCLE_CHECK_ERROR: in STD_LOGIC;
		PS_INSTRUCTION_CHECK_GATE_STAR_1311: in STD_LOGIC;
		PS_B_CY_FIRST_OP_CODES: in STD_LOGIC;
		MS_START_INTERRUPT: in STD_LOGIC;
		PS_SET_B_CYCLE_CTRL_STAR_ARITH_STAR: in STD_LOGIC;
		PS_SET_B_CYCLE_CTRL_STAR_BR_OPS: in STD_LOGIC;
		PS_WORD_MARK_OP_CODES: in STD_LOGIC;
		PS_B_CH_Q: in STD_LOGIC;
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE: in STD_LOGIC;
		PS_EDIT_OP_CODE: in STD_LOGIC;
		PS_A_CH_WM_BIT: in STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_E: in STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_F: in STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_B: in STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_C: in STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_D: in STD_LOGIC;
		MS_TLU_SET_B_CYCLE_CTRL: in STD_LOGIC;
		MS_EDIT_SKID_CYCLE: in STD_LOGIC;
		PS_X_CYCLE: in STD_LOGIC;
		MS_SET_X_CYCLE_CTRL_A: in STD_LOGIC;
		PS_I_RING_HDL_BUS: in STD_LOGIC_VECTOR (12 downTo 0);
		PS_SET_A_CYCLE_CTRL: out STD_LOGIC;
		MS_DATA_MOVE_A_CYCLE_CTRL_SET: out STD_LOGIC;
		MS_EDIT_SET_A_CYCLE_CTRL: out STD_LOGIC;
		MS_SET_A_CYCLE_CTRL_ON_Z_OP: out STD_LOGIC;
		MS_STORE_AR_SET_A_CYCLE_CTRL_A: out STD_LOGIC;
		MS_STORE_AR_SET_A_CYCLE_CTRL_B: out STD_LOGIC;
		PS_SET_C_CYCLE_CTRL: out STD_LOGIC;
		MS_LAST_I_CYCLE_B: out STD_LOGIC;
		MS_G_OP_SET_C_CYCLE_CTRL_B: out STD_LOGIC;
		MS_STORE_AR_SET_C_CYCLE_CTRL_A: out STD_LOGIC;
		MS_STORE_AR_SET_C_CYCLE_CTRL_B: out STD_LOGIC;
		PS_SET_D_CYCLE_CTRL: out STD_LOGIC;
		MS_NO_LAST_GATE: out STD_LOGIC;
		MS_ALT_ROUTINE_DOT_2ND_SCAN: out STD_LOGIC;
		PS_INSTRUCTION_CHECK_GATE: out STD_LOGIC;
		PS_SET_B_CYCLE_CTRL: out STD_LOGIC;
		MS_WORD_MARK_OP_DOT_A_CYCLE: out STD_LOGIC;
		MS_1401_Q_OP_TRANS: out STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_A: out STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_G: out STD_LOGIC;
		PS_SET_X_CYCLE_CTRL: out STD_LOGIC);
end CycleControlsII;


ARCHITECTURE structural of CycleControlsII is

	 signal PS_DATA_MOVE_TAKE_A_CYCLE: STD_LOGIC;

BEGIN

Page_12_12_40_1: ENTITY ALD_12_12_40_1_A_CYCLE_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_MOD_REG_NOT_B_BIT =>
		PS_OP_MOD_REG_NOT_B_BIT,
	PS_OP_MOD_REG_A_BIT =>
		PS_OP_MOD_REG_A_BIT,
	PS_A_CH_NOT_RECORD_MARK =>
		PS_A_CH_NOT_RECORD_MARK,
	PS_OP_MOD_REG_NOT_8_BIT =>
		PS_OP_MOD_REG_NOT_8_BIT,
	PS_OP_MOD_REG_NOT_A_BIT =>
		PS_OP_MOD_REG_NOT_A_BIT,
	PS_A_CH_NOT_WM_BIT =>
		PS_A_CH_NOT_WM_BIT,
	PS_OP_MOD_REG_8_BIT =>
		PS_OP_MOD_REG_8_BIT,
	PS_A_CH_NOT_GROUP_MARK_DOT_WM =>
		PS_A_CH_NOT_GROUP_MARK_DOT_WM,
	PS_OP_MOD_REG_B_BIT =>
		PS_OP_MOD_REG_B_BIT,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_WM_BIT,
	PS_DATA_MOVE_TAKE_A_CYCLE =>
		PS_DATA_MOVE_TAKE_A_CYCLE
	);

Page_12_12_41_1: ENTITY ALD_12_12_41_1_A_CYCLE_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LAST_INSN_RO_CYCLE_1 =>
		PS_LAST_INSN_RO_CYCLE_1,
	PS_A_CY_FIRST_OP_CODES =>
		PS_A_CY_FIRST_OP_CODES,
	PS_B_CYCLE_1 =>
		PS_B_CYCLE_1,
	PS_DATA_MOVE_TAKE_A_CYCLE =>
		PS_DATA_MOVE_TAKE_A_CYCLE,
	PS_DATA_MOVE_OP_CODE =>
		PS_DATA_MOVE_OP_CODE,
	MS_DATA_MOVE_LAST_EX_CYCLE =>
		MS_DATA_MOVE_LAST_EX_CYCLE,
	PS_SET_A_CYCLE_CTRL_STAR_ARITH_STAR =>
		PS_SET_A_CYCLE_CTRL_STAR_ARITH_STAR,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_WM_BIT,
	PS_A_CH_NOT_WM_BIT =>
		PS_A_CH_NOT_WM_BIT,
	PS_EDIT_USE_A_CH_NU =>
		PS_EDIT_USE_A_CH_NU,
	PS_MOVE_ZERO_SUP_OP_CODE =>
		PS_MOVE_ZERO_SUP_OP_CODE,
	MS_TLU_SET_A_CYCLE_CTRL_B =>
		MS_TLU_SET_A_CYCLE_CTRL_B,
	MS_CMP_MODE_SET_A_CYCLE_CTRL_A =>
		MS_CMP_MODE_SET_A_CYCLE_CTRL_A,
	PS_C_CYCLE_1 =>
		PS_C_CYCLE_1,
	PS_BODY_LATCH =>
		PS_BODY_LATCH,
	PS_1401_STORE_AR_OP_CODES =>
		PS_1401_STORE_AR_OP_CODES,
	PS_A_CYCLE =>
		PS_A_CYCLE,
	PS_A_RING_2_OR_3_TIME =>
		PS_A_RING_2_OR_3_TIME,
	PS_SET_A_CYCLE_CTRL =>
		PS_SET_A_CYCLE_CTRL,
	MS_DATA_MOVE_A_CYCLE_CTRL_SET =>
		MS_DATA_MOVE_A_CYCLE_CTRL_SET,
	MS_EDIT_SET_A_CYCLE_CTRL =>
		MS_EDIT_SET_A_CYCLE_CTRL,
	MS_SET_A_CYCLE_CTRL_ON_Z_OP =>
		MS_SET_A_CYCLE_CTRL_ON_Z_OP,
	MS_STORE_AR_SET_A_CYCLE_CTRL_A =>
		MS_STORE_AR_SET_A_CYCLE_CTRL_A,
	MS_STORE_AR_SET_A_CYCLE_CTRL_B =>
		MS_STORE_AR_SET_A_CYCLE_CTRL_B
	);

Page_12_12_42_1: ENTITY ALD_12_12_42_1_C_CYCLE_CONTROL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_1_OR_1401_AND_3_TIME =>
		PS_I_RING_1_OR_1401_AND_3_TIME,
	PS_D_CYCLE =>
		PS_D_CYCLE,
	PS_MPLY_OR_DIV_OP_CODES =>
		PS_MPLY_OR_DIV_OP_CODES,
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	PS_TABLE_SEARCH_OP_CODE =>
		PS_TABLE_SEARCH_OP_CODE,
	PS_I_RING_5_TIME =>
		PS_I_RING_HDL_BUS(5),
	PS_A_RING_6_TIME =>
		PS_A_RING_6_TIME,
	MS_1401_MODE_1 =>
		MS_1401_MODE_1,
	PS_STORE_ADDR_REGS_OP_CODE =>
		PS_STORE_ADDR_REGS_OP_CODE,
	PS_A_RING_2_OR_3_OR_4_OR_5_TIME =>
		PS_A_RING_2_OR_3_OR_4_OR_5_TIME,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_A_RING_4_TIME =>
		PS_A_RING_4_TIME,
	MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_1 =>
		MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_1,
	PS_LAST_INSN_RO_CYCLE_1 =>
		PS_LAST_INSN_RO_CYCLE_1,
	PS_1401_STORE_AR_OP_CODES =>
		PS_1401_STORE_AR_OP_CODES,
	PS_C_CYCLE_1 =>
		PS_C_CYCLE_1,
	PS_UNITS_LATCH =>
		PS_UNITS_LATCH,
	PS_SET_C_CYCLE_CTRL =>
		PS_SET_C_CYCLE_CTRL,
	MS_LAST_I_CYCLE_B =>
		MS_LAST_I_CYCLE_B,
	MS_G_OP_SET_C_CYCLE_CTRL_B =>
		MS_G_OP_SET_C_CYCLE_CTRL_B,
	MS_STORE_AR_SET_C_CYCLE_CTRL_A =>
		MS_STORE_AR_SET_C_CYCLE_CTRL_A,
	MS_STORE_AR_SET_C_CYCLE_CTRL_B =>
		MS_STORE_AR_SET_C_CYCLE_CTRL_B
	);

Page_12_12_43_1: ENTITY ALD_12_12_43_1_D_CYCLE_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_1_OR_1401_AND_3_TIME =>
		PS_I_RING_1_OR_1401_AND_3_TIME,
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	PS_SET_D_CYCLE_CTRL_STAR_ARITH =>
		PS_SET_D_CYCLE_CTRL_STAR_ARITH,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	MS_FILE_OP_DOT_LAST_INSN_RO_CYCLE =>
		MS_FILE_OP_DOT_LAST_INSN_RO_CYCLE,
	PS_ARITH_TYPE_OP_CODES =>
		PS_ARITH_TYPE_OP_CODES,
	MS_FILE_OP_DOT_D_CY_DOT_U_OR_Y =>
		MS_FILE_OP_DOT_D_CY_DOT_U_OR_Y,
	PS_I_RING_10_TIME =>
		PS_I_RING_HDL_BUS(10),
	PS_I_RING_6_OR_1401_AND_8_TIME =>
		PS_I_RING_6_OR_1401_AND_8_TIME,
	PS_A_RING_6_TIME =>
		PS_A_RING_6_TIME,
	MS_1401_MODE_1 =>
		MS_1401_MODE_1,
	PS_MPLY_OR_DIV_OP_CODES =>
		PS_MPLY_OR_DIV_OP_CODES,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_A_RING_4_TIME =>
		PS_A_RING_4_TIME,
	MS_LOGIC_GATE_A_1 =>
		MS_LOGIC_GATE_A_1,
	PS_ALTER_ROUTINE =>
		PS_ALTER_ROUTINE,
	PS_2ND_SCAN =>
		PS_2ND_SCAN,
	MS_ANY_LAST_GATE =>
		MS_ANY_LAST_GATE,
	PS_LOGIC_GATE_K =>
		PS_LOGIC_GATE_K,
	PS_2ND_CLOCK_PULSE_3_JRJ =>
		PS_2ND_CLOCK_PULSE_3_JRJ,
	PS_LAST_INSN_RO_CYCLE_2 =>
		PS_LAST_INSN_RO_CYCLE_2,
	MS_CYCLE_CHECK_ERROR =>
		MS_CYCLE_CHECK_ERROR,
	PS_OP_MOD_REG_NOT_8_BIT =>
		PS_OP_MOD_REG_NOT_8_BIT,
	PS_OP_MOD_REG_NOT_A_BIT =>
		PS_OP_MOD_REG_NOT_A_BIT,
	PS_OP_MOD_REG_NOT_B_BIT =>
		PS_OP_MOD_REG_NOT_B_BIT,
	PS_INSTRUCTION_CHECK_GATE_STAR_1311 =>
		PS_INSTRUCTION_CHECK_GATE_STAR_1311,
	PS_TABLE_SEARCH_OP_CODE =>
		PS_TABLE_SEARCH_OP_CODE,
	PS_SET_D_CYCLE_CTRL =>
		PS_SET_D_CYCLE_CTRL,
	MS_NO_LAST_GATE =>
		MS_NO_LAST_GATE,
	MS_ALT_ROUTINE_DOT_2ND_SCAN =>
		MS_ALT_ROUTINE_DOT_2ND_SCAN,
	PS_INSTRUCTION_CHECK_GATE =>
		PS_INSTRUCTION_CHECK_GATE
	);

Page_12_12_44_1: ENTITY ALD_12_12_44_1_B_CYCLE_CTRL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CY_FIRST_OP_CODES =>
		PS_B_CY_FIRST_OP_CODES,
	PS_LAST_INSN_RO_CYCLE_1 =>
		PS_LAST_INSN_RO_CYCLE_1,
	MS_START_INTERRUPT =>
		MS_START_INTERRUPT,
	PS_SET_B_CYCLE_CTRL_STAR_ARITH_STAR =>
		PS_SET_B_CYCLE_CTRL_STAR_ARITH_STAR,
	PS_SET_B_CYCLE_CTRL_STAR_BR_OPS =>
		PS_SET_B_CYCLE_CTRL_STAR_BR_OPS,
	PS_A_CYCLE =>
		PS_A_CYCLE,
	PS_WORD_MARK_OP_CODES =>
		PS_WORD_MARK_OP_CODES,
	PS_I_RING_OP_TIME =>
		PS_I_RING_HDL_BUS(0),
	PS_I_CYCLE =>
		PS_I_CYCLE,
	PS_B_CH_Q =>
		PS_B_CH_Q,
	MS_STD_A_CYCLE_OPS_DOT_A_CYCLE =>
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE,
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	PS_EDIT_USE_A_CH_NU =>
		PS_EDIT_USE_A_CH_NU,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_WM_BIT,
	PS_EDIT_OP_CODE =>
		PS_EDIT_OP_CODE,
	PS_A_CH_WM_BIT =>
		PS_A_CH_WM_BIT,
	MS_EDIT_SET_B_CYCLE_CTRL_E =>
		MS_EDIT_SET_B_CYCLE_CTRL_E,
	MS_EDIT_SET_B_CYCLE_CTRL_F =>
		MS_EDIT_SET_B_CYCLE_CTRL_F,
	MS_EDIT_SET_B_CYCLE_CTRL_B =>
		MS_EDIT_SET_B_CYCLE_CTRL_B,
	PS_MOVE_ZERO_SUP_OP_CODE =>
		PS_MOVE_ZERO_SUP_OP_CODE,
	MS_EDIT_SET_B_CYCLE_CTRL_C =>
		MS_EDIT_SET_B_CYCLE_CTRL_C,
	MS_EDIT_SET_B_CYCLE_CTRL_D =>
		MS_EDIT_SET_B_CYCLE_CTRL_D,
	MS_TLU_SET_B_CYCLE_CTRL =>
		MS_TLU_SET_B_CYCLE_CTRL,
	MS_EDIT_SKID_CYCLE =>
		MS_EDIT_SKID_CYCLE,
	PS_SET_B_CYCLE_CTRL =>
		PS_SET_B_CYCLE_CTRL,
	MS_WORD_MARK_OP_DOT_A_CYCLE =>
		MS_WORD_MARK_OP_DOT_A_CYCLE,
	MS_1401_Q_OP_TRANS =>
		MS_1401_Q_OP_TRANS,
	MS_EDIT_SET_B_CYCLE_CTRL_A =>
		MS_EDIT_SET_B_CYCLE_CTRL_A,
	MS_EDIT_SET_B_CYCLE_CTRL_G =>
		MS_EDIT_SET_B_CYCLE_CTRL_G
	);

Page_12_12_45_1: ENTITY ALD_12_12_45_1_X_CYCLE_CTRL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_A_RING_4_TIME =>
		PS_A_RING_4_TIME,
	PS_X_CYCLE =>
		PS_X_CYCLE,
	PS_A_RING_2_OR_3_OR_4_OR_5_TIME =>
		PS_A_RING_2_OR_3_OR_4_OR_5_TIME,
	MS_SET_X_CYCLE_CTRL_A =>
		MS_SET_X_CYCLE_CTRL_A,
	PS_SET_X_CYCLE_CTRL =>
		PS_SET_X_CYCLE_CTRL
	);


END;
