<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>EDACR</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">EDACR, External Debug Auxiliary Control Register</h1><p>The EDACR characteristics are:</p><h2>Purpose</h2><p>Allows implementations to support <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> controls.</p><h2>Configuration</h2><p><ins>When</ins><del>The</del> <ins>FEAT_DoPD</ins><del>power</del> <ins>is</ins><del>domain</del> <ins>implemented,</ins><del>of</del> EDACR<ins> is in the Core power domain. Otherwise, it</ins> is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> <ins>whether EDACR is implemented in the Core power domain or in the Debug power domain.</ins><del>.</del>
    </p><p>Implementation of this register is <span class="arm-defined-word">OPTIONAL</span>.</p><p><ins>If</ins><del>This</del> <ins>this </ins>register is <del>only </del>implemented<ins>,</ins><del> if</del> <a href="ext-eddevid.html"><ins>EDDEVID</ins></a><a href="AArch32-dbgdevid.html"><del>DBGDEVID</del></a>.AuxRegs == <span class="binarynumber">0b0001</span>.</p><p>If <span class="xref">FEAT_DoPD</span> is implemented, <ins>any</ins><del>this</del> <ins>mechanism</ins><del>register</del> <ins>to</ins><del>is</del> <ins>preserve</ins><del>implemented</del> <ins>control bits </ins>in <ins>EDACR</ins><del>the</del> <ins>over</ins><del>Core</del> power <ins>down is optional and</ins><del>domain.</del> <span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins>.</ins></p><p><ins>If </ins><span class="xref"><ins>FEAT_DoPD</ins></span><ins> is not implemented and EDACR contains any control bits that must be preserved over power down, then these bits must be accessible by the external debug interface when the OS Lock is locked, </ins><a href="AArch64-oslsr_el1.html"><ins>OSLSR_EL1</ins></a><ins>.OSLK == 1, and when the Core is powered off.</ins></p><p><del>If </del><span class="xref"><del>FEAT_DoPD</del></span><del> is not implemented, the power domain that this register is implemented in is </del><span class="arm-defined-word"><del>IMPLEMENTATION DEFINED</del></span><del>.</del></p><p>Changing this register from its reset value causes <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> behavior, including possible deviation from the architecturally-defined behavior.</p><p><del class="nocount">If the EDACR contains any control bits that must be preserved over power down, then these bits must be accessible by the external debug interface when the OS Lock is locked, </del><a href="AArch64-oslsr_el1.html"><del class="nocount">OSLSR_EL1</del></a><del class="nocount">.OSLK == 1, and when the Core is powered off.</del></p><h2>Attributes</h2><p>EDACR is a 32-bit register.</p><h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-31_0">IMPLEMENTATION DEFINED</a></td></tr></tbody></table><h4 id="fieldset_0-31_0">IMPLEMENTATION DEFINED, bits [31:0]</h4><div class="field"><p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p><p>The following resets apply:</p><ul><li><p>If the register is implemented in the Core power domain:</p><ul><li><p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p></li><li><p>On an External debug reset, the value of this field is unchanged.</p></li><li><p>On a Warm reset, the value of this field is unchanged.</p></li></ul></li><li><p>If the register is implemented in the External debug power domain:</p><ul><li><p>On a Cold reset, the value of this field is unchanged.</p></li><li><p>On an External debug reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p></li><li><p>On a Warm reset, the value of this field is unchanged.</p></li></ul></li></ul></div><h2>Accessing EDACR</h2><h4>EDACR can be accessed through the external debug interface:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>Debug</td><td><span class="hexnumber">0x094</span></td><td>EDACR</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus() and SoftwareLockStatus(), accesses to this register are <span class="access_level">RO</span>.
          </li><li>When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus() and !SoftwareLockStatus(), accesses to this register are <span class="access_level">RW</span>.
          </li><li>Otherwise, accesses to this register are <span class="access_level">IMPDEF</span>.
          </li></ul><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>30</ins><del>28</del>/03/2023 <ins>19</ins><del>16</del>:<ins>06</ins><del>01</del>; <ins>997dd0cf3258cacf72aa7cf7a885f19a4758c3af</ins><del>72747e43966d6b97dcbd230a1b3f0421d1ea3d94</del></p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>