{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 12 21:56:37 2006 " "Info: Processing started: Tue Sep 12 21:56:37 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "FX2 Clock " "Warning: Clock Setting \"FX2 Clock\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_tkh.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "SLRD~reg0 " "Info: Detected ripple clock \"SLRD~reg0\" as buffer" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 747 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SLRD~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Tx_read_clock " "Info: Detected ripple clock \"Tx_read_clock\" as buffer" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 630 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Tx_read_clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "IFCLK register Rx_register\[11\] memory Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a11~portb_datain_reg0 9.232 ns " "Info: Slack time is 9.232 ns for clock \"IFCLK\" between source register \"Rx_register\[11\]\" and destination memory \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a11~portb_datain_reg0\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "163.03 MHz " "Info: Fmax is restricted to 163.03 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "12.829 ns + Largest register memory " "Info: + Largest register to memory requirement is 12.829 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.417 ns + " "Info: + Setup relationship between source and destination is 10.417 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.833 ns " "Info: + Latch edge is 20.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IFCLK 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IFCLK\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 10.416 ns " "Info: - Launch edge is 10.416 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IFCLK 20.833 ns 10.416 ns inverted 50 " "Info: Clock period of Source clock \"IFCLK\" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.762 ns + Largest " "Info: + Largest clock skew is 2.762 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 5.511 ns + Shortest memory " "Info: + Shortest clock path from clock \"IFCLK\" to destination memory is 5.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 115 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.970 ns) 3.052 ns SLRD~reg0 3 REG LCFF_X1_Y6_N21 3 " "Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.052 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 3; REG Node = 'SLRD~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.782 ns" { IFCLK~clkctrl SLRD~reg0 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 747 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.000 ns) 3.866 ns SLRD~reg0clkctrl 4 COMB CLKCTRL_G0 306 " "Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.866 ns; Loc. = CLKCTRL_G0; Fanout = 306; COMB Node = 'SLRD~reg0clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.814 ns" { SLRD~reg0 SLRD~reg0clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.858 ns) 5.511 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a11~portb_datain_reg0 5 MEM M4K_X23_Y12 1 " "Info: 5: + IC(0.787 ns) + CELL(0.858 ns) = 5.511 ns; Loc. = M4K_X23_Y12; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a11~portb_datain_reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.645 ns" { SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a11~portb_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 394 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.958 ns ( 53.67 % ) " "Info: Total cell delay = 2.958 ns ( 53.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.553 ns ( 46.33 % ) " "Info: Total interconnect delay = 2.553 ns ( 46.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.511 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a11~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.511 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a11~portb_datain_reg0 } { 0.000ns 0.000ns 0.140ns 0.812ns 0.814ns 0.787ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.858ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.749 ns - Longest register " "Info: - Longest clock path from clock \"IFCLK\" to source register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 115 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.666 ns) 2.749 ns Rx_register\[11\] 3 REG LCFF_X6_Y6_N5 1 " "Info: 3: + IC(0.813 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X6_Y6_N5; Fanout = 1; REG Node = 'Rx_register\[11\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.479 ns" { IFCLK~clkctrl Rx_register[11] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 747 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 65.33 % ) " "Info: Total cell delay = 1.796 ns ( 65.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.953 ns ( 34.67 % ) " "Info: Total interconnect delay = 0.953 ns ( 34.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.749 ns" { IFCLK IFCLK~clkctrl Rx_register[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.749 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Rx_register[11] } { 0.000ns 0.000ns 0.140ns 0.813ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.511 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a11~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.511 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a11~portb_datain_reg0 } { 0.000ns 0.000ns 0.140ns 0.812ns 0.814ns 0.787ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.858ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.749 ns" { IFCLK IFCLK~clkctrl Rx_register[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.749 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Rx_register[11] } { 0.000ns 0.000ns 0.140ns 0.813ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 747 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns - " "Info: - Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 394 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.511 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a11~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.511 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a11~portb_datain_reg0 } { 0.000ns 0.000ns 0.140ns 0.812ns 0.814ns 0.787ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.858ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.749 ns" { IFCLK IFCLK~clkctrl Rx_register[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.749 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Rx_register[11] } { 0.000ns 0.000ns 0.140ns 0.813ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.597 ns - Longest register memory " "Info: - Longest register to memory delay is 3.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rx_register\[11\] 1 REG LCFF_X6_Y6_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y6_N5; Fanout = 1; REG Node = 'Rx_register\[11\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Rx_register[11] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 747 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.467 ns) + CELL(0.130 ns) 3.597 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a11~portb_datain_reg0 2 MEM M4K_X23_Y12 1 " "Info: 2: + IC(3.467 ns) + CELL(0.130 ns) = 3.597 ns; Loc. = M4K_X23_Y12; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a11~portb_datain_reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.597 ns" { Rx_register[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a11~portb_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 394 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.130 ns ( 3.61 % ) " "Info: Total cell delay = 0.130 ns ( 3.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.467 ns ( 96.39 % ) " "Info: Total interconnect delay = 3.467 ns ( 96.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.597 ns" { Rx_register[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a11~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.597 ns" { Rx_register[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a11~portb_datain_reg0 } { 0.000ns 3.467ns } { 0.000ns 0.130ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.511 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a11~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.511 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a11~portb_datain_reg0 } { 0.000ns 0.000ns 0.140ns 0.812ns 0.814ns 0.787ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.858ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.749 ns" { IFCLK IFCLK~clkctrl Rx_register[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.749 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Rx_register[11] } { 0.000ns 0.000ns 0.140ns 0.813ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.597 ns" { Rx_register[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a11~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.597 ns" { Rx_register[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a11~portb_datain_reg0 } { 0.000ns 3.467ns } { 0.000ns 0.130ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "BCLK memory Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|q_a\[14\] register sync_count\[2\] 13.193 ns " "Info: Slack time is 13.193 ns for clock \"BCLK\" between source memory \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|q_a\[14\]\" and destination register \"sync_count\[2\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "69.91 MHz 14.304 ns " "Info: Fmax is 69.91 MHz (period= 14.304 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.013 ns + Largest memory register " "Info: + Largest memory to register requirement is 19.013 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.345 ns + " "Info: + Setup relationship between source and destination is 20.345 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.345 ns " "Info: + Latch edge is 20.345 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination BCLK 40.690 ns 20.345 ns inverted 50 " "Info: Clock period of Destination clock \"BCLK\" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source BCLK 40.690 ns 0.000 ns  50 " "Info: Clock period of Source clock \"BCLK\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.112 ns + Largest " "Info: + Largest clock skew is -1.112 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK destination 3.475 ns + Shortest register " "Info: + Shortest clock path from clock \"BCLK\" to destination register is 3.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns BCLK 1 CLK PIN_143 681 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 681; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { BCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.814 ns) + CELL(0.666 ns) 3.475 ns sync_count\[2\] 2 REG LCFF_X25_Y9_N19 3 " "Info: 2: + IC(1.814 ns) + CELL(0.666 ns) = 3.475 ns; Loc. = LCFF_X25_Y9_N19; Fanout = 3; REG Node = 'sync_count\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.480 ns" { BCLK sync_count[2] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 47.80 % ) " "Info: Total cell delay = 1.661 ns ( 47.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.814 ns ( 52.20 % ) " "Info: Total interconnect delay = 1.814 ns ( 52.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.475 ns" { BCLK sync_count[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.475 ns" { BCLK BCLK~combout sync_count[2] } { 0.000ns 0.000ns 1.814ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK source 4.587 ns - Longest memory " "Info: - Longest clock path from clock \"BCLK\" to source memory is 4.587 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns BCLK 1 CLK PIN_143 681 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 681; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { BCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.777 ns) + CELL(0.815 ns) 4.587 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|q_a\[14\] 2 MEM M4K_X23_Y2 5 " "Info: 2: + IC(2.777 ns) + CELL(0.815 ns) = 4.587 ns; Loc. = M4K_X23_Y2; Fanout = 5; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|q_a\[14\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.592 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.810 ns ( 39.46 % ) " "Info: Total cell delay = 1.810 ns ( 39.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.777 ns ( 60.54 % ) " "Info: Total interconnect delay = 2.777 ns ( 60.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.587 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.587 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] } { 0.000ns 0.000ns 2.777ns } { 0.000ns 0.995ns 0.815ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.475 ns" { BCLK sync_count[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.475 ns" { BCLK BCLK~combout sync_count[2] } { 0.000ns 0.000ns 1.814ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.587 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.587 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] } { 0.000ns 0.000ns 2.777ns } { 0.000ns 0.995ns 0.815ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns - " "Info: - Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 47 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 939 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.475 ns" { BCLK sync_count[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.475 ns" { BCLK BCLK~combout sync_count[2] } { 0.000ns 0.000ns 1.814ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.587 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.587 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] } { 0.000ns 0.000ns 2.777ns } { 0.000ns 0.995ns 0.815ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.820 ns - Longest memory register " "Info: - Longest memory to register delay is 5.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|q_a\[14\] 1 MEM M4K_X23_Y2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X23_Y2; Fanout = 5; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|q_a\[14\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.895 ns) + CELL(0.577 ns) 2.581 ns Equal5~73 2 COMB LCCOMB_X24_Y9_N0 1 " "Info: 2: + IC(1.895 ns) + CELL(0.577 ns) = 2.581 ns; Loc. = LCCOMB_X24_Y9_N0; Fanout = 1; COMB Node = 'Equal5~73'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.472 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] Equal5~73 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 3.148 ns Equal5~74 3 COMB LCCOMB_X24_Y9_N30 7 " "Info: 3: + IC(0.361 ns) + CELL(0.206 ns) = 3.148 ns; Loc. = LCCOMB_X24_Y9_N30; Fanout = 7; COMB Node = 'Equal5~74'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.567 ns" { Equal5~73 Equal5~74 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.206 ns) 3.769 ns Selector59~93 4 COMB LCCOMB_X24_Y9_N28 2 " "Info: 4: + IC(0.415 ns) + CELL(0.206 ns) = 3.769 ns; Loc. = LCCOMB_X24_Y9_N28; Fanout = 2; COMB Node = 'Selector59~93'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.621 ns" { Equal5~74 Selector59~93 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 823 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.206 ns) 4.640 ns sync_count\[5\]~486 5 COMB LCCOMB_X25_Y9_N6 9 " "Info: 5: + IC(0.665 ns) + CELL(0.206 ns) = 4.640 ns; Loc. = LCCOMB_X25_Y9_N6; Fanout = 9; COMB Node = 'sync_count\[5\]~486'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.871 ns" { Selector59~93 sync_count[5]~486 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.855 ns) 5.820 ns sync_count\[2\] 6 REG LCFF_X25_Y9_N19 3 " "Info: 6: + IC(0.325 ns) + CELL(0.855 ns) = 5.820 ns; Loc. = LCFF_X25_Y9_N19; Fanout = 3; REG Node = 'sync_count\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.180 ns" { sync_count[5]~486 sync_count[2] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.159 ns ( 37.10 % ) " "Info: Total cell delay = 2.159 ns ( 37.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.661 ns ( 62.90 % ) " "Info: Total interconnect delay = 3.661 ns ( 62.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.820 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] Equal5~73 Equal5~74 Selector59~93 sync_count[5]~486 sync_count[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.820 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] Equal5~73 Equal5~74 Selector59~93 sync_count[5]~486 sync_count[2] } { 0.000ns 1.895ns 0.361ns 0.415ns 0.665ns 0.325ns } { 0.109ns 0.577ns 0.206ns 0.206ns 0.206ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.475 ns" { BCLK sync_count[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.475 ns" { BCLK BCLK~combout sync_count[2] } { 0.000ns 0.000ns 1.814ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.587 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.587 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] } { 0.000ns 0.000ns 2.777ns } { 0.000ns 0.995ns 0.815ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.820 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] Equal5~73 Equal5~74 Selector59~93 sync_count[5]~486 sync_count[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.820 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] Equal5~73 Equal5~74 Selector59~93 sync_count[5]~486 sync_count[2] } { 0.000ns 1.895ns 0.361ns 0.415ns 0.665ns 0.325ns } { 0.109ns 0.577ns 0.206ns 0.206ns 0.206ns 0.855ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLK_24MHZ register clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[8\] register I2SAudioOut:I2SAO\|local_right_sample\[9\] 19.197 ns " "Info: Slack time is 19.197 ns for clock \"CLK_24MHZ\" between source register \"clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[8\]\" and destination register \"I2SAudioOut:I2SAO\|local_right_sample\[9\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "360.1 MHz " "Info: Fmax is restricted to 360.1 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "23.090 ns + Largest register register " "Info: + Largest register to register requirement is 23.090 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.345 ns + " "Info: + Setup relationship between source and destination is 20.345 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.345 ns " "Info: + Latch edge is 20.345 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK_24MHZ 40.690 ns 20.345 ns inverted 50 " "Info: Clock period of Destination clock \"CLK_24MHZ\" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK_24MHZ 40.690 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK_24MHZ\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.009 ns + Largest " "Info: + Largest clock skew is 3.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ destination 5.612 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_24MHZ\" to destination register is 5.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK_24MHZ 1 CLK PIN_144 103 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 103; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_24MHZ } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.970 ns) 2.907 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\] 2 REG LCFF_X27_Y11_N11 4 " "Info: 2: + IC(0.942 ns) + CELL(0.970 ns) = 2.907 ns; Loc. = LCFF_X27_Y11_N11; Fanout = 4; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.912 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_tkh.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.000 ns) 4.113 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]~clkctrl 3 COMB CLKCTRL_G6 79 " "Info: 3: + IC(1.206 ns) + CELL(0.000 ns) = 4.113 ns; Loc. = CLKCTRL_G6; Fanout = 79; COMB Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.206 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl } "NODE_NAME" } } { "db/cntr_tkh.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 5.612 ns I2SAudioOut:I2SAO\|local_right_sample\[9\] 4 REG LCFF_X25_Y7_N19 1 " "Info: 4: + IC(0.833 ns) + CELL(0.666 ns) = 5.612 ns; Loc. = LCFF_X25_Y7_N19; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO\|local_right_sample\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.499 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_right_sample[9] } "NODE_NAME" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.631 ns ( 46.88 % ) " "Info: Total cell delay = 2.631 ns ( 46.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.981 ns ( 53.12 % ) " "Info: Total interconnect delay = 2.981 ns ( 53.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.612 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_right_sample[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.612 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_right_sample[9] } { 0.000ns 0.000ns 0.942ns 1.206ns 0.833ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ source 2.603 ns - Longest register " "Info: - Longest clock path from clock \"CLK_24MHZ\" to source register is 2.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK_24MHZ 1 CLK PIN_144 103 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 103; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_24MHZ } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.666 ns) 2.603 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[8\] 2 REG LCFF_X27_Y11_N23 17 " "Info: 2: + IC(0.942 ns) + CELL(0.666 ns) = 2.603 ns; Loc. = LCFF_X27_Y11_N23; Fanout = 17; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[8\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.608 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } "NODE_NAME" } } { "db/cntr_tkh.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 63.81 % ) " "Info: Total cell delay = 1.661 ns ( 63.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.942 ns ( 36.19 % ) " "Info: Total interconnect delay = 0.942 ns ( 36.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.603 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.603 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } { 0.000ns 0.000ns 0.942ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.612 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_right_sample[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.612 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_right_sample[9] } { 0.000ns 0.000ns 0.942ns 1.206ns 0.833ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.603 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.603 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } { 0.000ns 0.000ns 0.942ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "db/cntr_tkh.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 60 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.612 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_right_sample[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.612 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_right_sample[9] } { 0.000ns 0.000ns 0.942ns 1.206ns 0.833ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.603 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.603 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } { 0.000ns 0.000ns 0.942ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.893 ns - Longest register register " "Info: - Longest register to register delay is 3.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[8\] 1 REG LCFF_X27_Y11_N23 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y11_N23; Fanout = 17; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[8\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } "NODE_NAME" } } { "db/cntr_tkh.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.370 ns) 1.604 ns I2SAudioOut:I2SAO\|local_left_sample\[15\]~0 2 COMB LCCOMB_X27_Y8_N20 32 " "Info: 2: + IC(1.234 ns) + CELL(0.370 ns) = 1.604 ns; Loc. = LCCOMB_X27_Y8_N20; Fanout = 32; COMB Node = 'I2SAudioOut:I2SAO\|local_left_sample\[15\]~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.604 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 } "NODE_NAME" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.434 ns) + CELL(0.855 ns) 3.893 ns I2SAudioOut:I2SAO\|local_right_sample\[9\] 3 REG LCFF_X25_Y7_N19 1 " "Info: 3: + IC(1.434 ns) + CELL(0.855 ns) = 3.893 ns; Loc. = LCFF_X25_Y7_N19; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO\|local_right_sample\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.289 ns" { I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_right_sample[9] } "NODE_NAME" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.225 ns ( 31.47 % ) " "Info: Total cell delay = 1.225 ns ( 31.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.668 ns ( 68.53 % ) " "Info: Total interconnect delay = 2.668 ns ( 68.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.893 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_right_sample[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.893 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_right_sample[9] } { 0.000ns 1.234ns 1.434ns } { 0.000ns 0.370ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.612 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_right_sample[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.612 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_right_sample[9] } { 0.000ns 0.000ns 0.942ns 1.206ns 0.833ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.603 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.603 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } { 0.000ns 0.000ns 0.942ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.893 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_right_sample[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.893 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_right_sample[9] } { 0.000ns 1.234ns 1.434ns } { 0.000ns 0.370ns 0.855ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CBCLK " "Info: No valid register-to-register data paths exist for clock \"CBCLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "IFCLK register RX_wait\[0\] register RX_wait\[0\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"IFCLK\" between source register \"RX_wait\[0\]\" and destination register \"RX_wait\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RX_wait\[0\] 1 REG LCFF_X13_Y6_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y6_N3; Fanout = 4; REG Node = 'RX_wait\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { RX_wait[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 747 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns RX_wait\[0\]~697 2 COMB LCCOMB_X13_Y6_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X13_Y6_N2; Fanout = 1; COMB Node = 'RX_wait\[0\]~697'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.393 ns" { RX_wait[0] RX_wait[0]~697 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 747 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns RX_wait\[0\] 3 REG LCFF_X13_Y6_N3 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X13_Y6_N3; Fanout = 4; REG Node = 'RX_wait\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { RX_wait[0]~697 RX_wait[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 747 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.501 ns" { RX_wait[0] RX_wait[0]~697 RX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.501 ns" { RX_wait[0] RX_wait[0]~697 RX_wait[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.416 ns " "Info: + Latch edge is 10.416 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IFCLK 20.833 ns 10.416 ns inverted 50 " "Info: Clock period of Destination clock \"IFCLK\" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 10.416 ns " "Info: - Launch edge is 10.416 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IFCLK 20.833 ns 10.416 ns inverted 50 " "Info: Clock period of Source clock \"IFCLK\" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.758 ns + Longest register " "Info: + Longest clock path from clock \"IFCLK\" to destination register is 2.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 115 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 2.758 ns RX_wait\[0\] 3 REG LCFF_X13_Y6_N3 4 " "Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.758 ns; Loc. = LCFF_X13_Y6_N3; Fanout = 4; REG Node = 'RX_wait\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.488 ns" { IFCLK~clkctrl RX_wait[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 747 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 65.12 % ) " "Info: Total cell delay = 1.796 ns ( 65.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.962 ns ( 34.88 % ) " "Info: Total interconnect delay = 0.962 ns ( 34.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.758 ns" { IFCLK IFCLK~clkctrl RX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.758 ns" { IFCLK IFCLK~combout IFCLK~clkctrl RX_wait[0] } { 0.000ns 0.000ns 0.140ns 0.822ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.758 ns - Shortest register " "Info: - Shortest clock path from clock \"IFCLK\" to source register is 2.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 115 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 2.758 ns RX_wait\[0\] 3 REG LCFF_X13_Y6_N3 4 " "Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.758 ns; Loc. = LCFF_X13_Y6_N3; Fanout = 4; REG Node = 'RX_wait\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.488 ns" { IFCLK~clkctrl RX_wait[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 747 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 65.12 % ) " "Info: Total cell delay = 1.796 ns ( 65.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.962 ns ( 34.88 % ) " "Info: Total interconnect delay = 0.962 ns ( 34.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.758 ns" { IFCLK IFCLK~clkctrl RX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.758 ns" { IFCLK IFCLK~combout IFCLK~clkctrl RX_wait[0] } { 0.000ns 0.000ns 0.140ns 0.822ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.758 ns" { IFCLK IFCLK~clkctrl RX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.758 ns" { IFCLK IFCLK~combout IFCLK~clkctrl RX_wait[0] } { 0.000ns 0.000ns 0.140ns 0.822ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.758 ns" { IFCLK IFCLK~clkctrl RX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.758 ns" { IFCLK IFCLK~combout IFCLK~clkctrl RX_wait[0] } { 0.000ns 0.000ns 0.140ns 0.822ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 747 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 747 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.758 ns" { IFCLK IFCLK~clkctrl RX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.758 ns" { IFCLK IFCLK~combout IFCLK~clkctrl RX_wait[0] } { 0.000ns 0.000ns 0.140ns 0.822ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.758 ns" { IFCLK IFCLK~clkctrl RX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.758 ns" { IFCLK IFCLK~combout IFCLK~clkctrl RX_wait[0] } { 0.000ns 0.000ns 0.140ns 0.822ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.501 ns" { RX_wait[0] RX_wait[0]~697 RX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.501 ns" { RX_wait[0] RX_wait[0]~697 RX_wait[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.758 ns" { IFCLK IFCLK~clkctrl RX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.758 ns" { IFCLK IFCLK~combout IFCLK~clkctrl RX_wait[0] } { 0.000ns 0.000ns 0.140ns 0.822ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.758 ns" { IFCLK IFCLK~clkctrl RX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.758 ns" { IFCLK IFCLK~combout IFCLK~clkctrl RX_wait[0] } { 0.000ns 0.000ns 0.140ns 0.822ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "BCLK register Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_r96:rdptr_g1p\|power_modified_counter_values\[7\] memory Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a6~porta_address_reg7 412 ps " "Info: Minimum slack time is 412 ps for clock \"BCLK\" between source register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_r96:rdptr_g1p\|power_modified_counter_values\[7\]\" and destination memory \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a6~porta_address_reg7\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.528 ns + Shortest register memory " "Info: + Shortest register to memory delay is 1.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_r96:rdptr_g1p\|power_modified_counter_values\[7\] 1 REG LCFF_X24_Y6_N17 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y6_N17; Fanout = 20; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_r96:rdptr_g1p\|power_modified_counter_values\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[7] } "NODE_NAME" } } { "db/a_graycounter_r96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_r96.tdf" 107 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.352 ns) + CELL(0.176 ns) 1.528 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a6~porta_address_reg7 2 MEM M4K_X23_Y4 1 " "Info: 2: + IC(1.352 ns) + CELL(0.176 ns) = 1.528 ns; Loc. = M4K_X23_Y4; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a6~porta_address_reg7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.528 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[7] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a6~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 239 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.176 ns ( 11.52 % ) " "Info: Total cell delay = 0.176 ns ( 11.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.352 ns ( 88.48 % ) " "Info: Total interconnect delay = 1.352 ns ( 88.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.528 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[7] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a6~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.528 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[7] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a6~porta_address_reg7 } { 0.000ns 1.352ns } { 0.000ns 0.176ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.116 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 1.116 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination BCLK 40.690 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"BCLK\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source BCLK 40.690 ns 0.000 ns  50 " "Info: Clock period of Source clock \"BCLK\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.153 ns + Smallest " "Info: + Smallest clock skew is 1.153 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK destination 4.646 ns + Longest memory " "Info: + Longest clock path from clock \"BCLK\" to destination memory is 4.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns BCLK 1 CLK PIN_143 681 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 681; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { BCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.816 ns) + CELL(0.835 ns) 4.646 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a6~porta_address_reg7 2 MEM M4K_X23_Y4 1 " "Info: 2: + IC(2.816 ns) + CELL(0.835 ns) = 4.646 ns; Loc. = M4K_X23_Y4; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a6~porta_address_reg7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.651 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a6~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 239 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.830 ns ( 39.39 % ) " "Info: Total cell delay = 1.830 ns ( 39.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.816 ns ( 60.61 % ) " "Info: Total interconnect delay = 2.816 ns ( 60.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.646 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a6~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.646 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a6~porta_address_reg7 } { 0.000ns 0.000ns 2.816ns } { 0.000ns 0.995ns 0.835ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK source 3.493 ns - Shortest register " "Info: - Shortest clock path from clock \"BCLK\" to source register is 3.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns BCLK 1 CLK PIN_143 681 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 681; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { BCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.832 ns) + CELL(0.666 ns) 3.493 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_r96:rdptr_g1p\|power_modified_counter_values\[7\] 2 REG LCFF_X24_Y6_N17 20 " "Info: 2: + IC(1.832 ns) + CELL(0.666 ns) = 3.493 ns; Loc. = LCFF_X24_Y6_N17; Fanout = 20; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_r96:rdptr_g1p\|power_modified_counter_values\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.498 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[7] } "NODE_NAME" } } { "db/a_graycounter_r96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_r96.tdf" 107 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 47.55 % ) " "Info: Total cell delay = 1.661 ns ( 47.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.832 ns ( 52.45 % ) " "Info: Total interconnect delay = 1.832 ns ( 52.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.493 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.493 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[7] } { 0.000ns 0.000ns 1.832ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.646 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a6~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.646 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a6~porta_address_reg7 } { 0.000ns 0.000ns 2.816ns } { 0.000ns 0.995ns 0.835ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.493 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.493 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[7] } { 0.000ns 0.000ns 1.832ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "db/a_graycounter_r96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_r96.tdf" 107 31 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 239 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.646 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a6~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.646 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a6~porta_address_reg7 } { 0.000ns 0.000ns 2.816ns } { 0.000ns 0.995ns 0.835ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.493 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.493 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[7] } { 0.000ns 0.000ns 1.832ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.528 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[7] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a6~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.528 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[7] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a6~porta_address_reg7 } { 0.000ns 1.352ns } { 0.000ns 0.176ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.646 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a6~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.646 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a6~porta_address_reg7 } { 0.000ns 0.000ns 2.816ns } { 0.000ns 0.995ns 0.835ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.493 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.493 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[7] } { 0.000ns 0.000ns 1.832ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLK_24MHZ register ad_count\[0\] register ad_count\[0\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"CLK_24MHZ\" between source register \"ad_count\[0\]\" and destination register \"ad_count\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ad_count\[0\] 1 REG LCFF_X24_Y11_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y11_N31; Fanout = 3; REG Node = 'ad_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ad_count[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns ad_count\[0\]~809 2 COMB LCCOMB_X24_Y11_N30 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X24_Y11_N30; Fanout = 1; COMB Node = 'ad_count\[0\]~809'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.393 ns" { ad_count[0] ad_count[0]~809 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns ad_count\[0\] 3 REG LCFF_X24_Y11_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X24_Y11_N31; Fanout = 3; REG Node = 'ad_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { ad_count[0]~809 ad_count[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.501 ns" { ad_count[0] ad_count[0]~809 ad_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.501 ns" { ad_count[0] ad_count[0]~809 ad_count[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK_24MHZ 40.690 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK_24MHZ\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK_24MHZ 40.690 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK_24MHZ\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ destination 2.963 ns + Longest register " "Info: + Longest clock path from clock \"CLK_24MHZ\" to destination register is 2.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK_24MHZ 1 CLK PIN_144 103 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 103; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_24MHZ } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.302 ns) + CELL(0.666 ns) 2.963 ns ad_count\[0\] 2 REG LCFF_X24_Y11_N31 3 " "Info: 2: + IC(1.302 ns) + CELL(0.666 ns) = 2.963 ns; Loc. = LCFF_X24_Y11_N31; Fanout = 3; REG Node = 'ad_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.968 ns" { CLK_24MHZ ad_count[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 56.06 % ) " "Info: Total cell delay = 1.661 ns ( 56.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.302 ns ( 43.94 % ) " "Info: Total interconnect delay = 1.302 ns ( 43.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.963 ns" { CLK_24MHZ ad_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.963 ns" { CLK_24MHZ CLK_24MHZ~combout ad_count[0] } { 0.000ns 0.000ns 1.302ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ source 2.963 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_24MHZ\" to source register is 2.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK_24MHZ 1 CLK PIN_144 103 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 103; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_24MHZ } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.302 ns) + CELL(0.666 ns) 2.963 ns ad_count\[0\] 2 REG LCFF_X24_Y11_N31 3 " "Info: 2: + IC(1.302 ns) + CELL(0.666 ns) = 2.963 ns; Loc. = LCFF_X24_Y11_N31; Fanout = 3; REG Node = 'ad_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.968 ns" { CLK_24MHZ ad_count[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 56.06 % ) " "Info: Total cell delay = 1.661 ns ( 56.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.302 ns ( 43.94 % ) " "Info: Total interconnect delay = 1.302 ns ( 43.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.963 ns" { CLK_24MHZ ad_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.963 ns" { CLK_24MHZ CLK_24MHZ~combout ad_count[0] } { 0.000ns 0.000ns 1.302ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.963 ns" { CLK_24MHZ ad_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.963 ns" { CLK_24MHZ CLK_24MHZ~combout ad_count[0] } { 0.000ns 0.000ns 1.302ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.963 ns" { CLK_24MHZ ad_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.963 ns" { CLK_24MHZ CLK_24MHZ~combout ad_count[0] } { 0.000ns 0.000ns 1.302ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 299 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 299 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.963 ns" { CLK_24MHZ ad_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.963 ns" { CLK_24MHZ CLK_24MHZ~combout ad_count[0] } { 0.000ns 0.000ns 1.302ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.963 ns" { CLK_24MHZ ad_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.963 ns" { CLK_24MHZ CLK_24MHZ~combout ad_count[0] } { 0.000ns 0.000ns 1.302ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.501 ns" { ad_count[0] ad_count[0]~809 ad_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.501 ns" { ad_count[0] ad_count[0]~809 ad_count[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.963 ns" { CLK_24MHZ ad_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.963 ns" { CLK_24MHZ CLK_24MHZ~combout ad_count[0] } { 0.000ns 0.000ns 1.302ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.963 ns" { CLK_24MHZ ad_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.963 ns" { CLK_24MHZ CLK_24MHZ~combout ad_count[0] } { 0.000ns 0.000ns 1.302ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "TX_wait\[1\] FLAGC IFCLK 7.800 ns register " "Info: tsu for register \"TX_wait\[1\]\" (data pin = \"FLAGC\", clock pin = \"IFCLK\") is 7.800 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.594 ns + Longest pin register " "Info: + Longest pin to register delay is 10.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns FLAGC 1 PIN PIN_5 5 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_5; Fanout = 5; PIN Node = 'FLAGC'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGC } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.693 ns) + CELL(0.487 ns) 8.195 ns Selector35~219 2 COMB LCCOMB_X5_Y6_N18 4 " "Info: 2: + IC(6.693 ns) + CELL(0.487 ns) = 8.195 ns; Loc. = LCCOMB_X5_Y6_N18; Fanout = 4; COMB Node = 'Selector35~219'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.180 ns" { FLAGC Selector35~219 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 669 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.206 ns) 9.418 ns TX_wait\[0\]~701 3 COMB LCCOMB_X9_Y6_N8 7 " "Info: 3: + IC(1.017 ns) + CELL(0.206 ns) = 9.418 ns; Loc. = LCCOMB_X9_Y6_N8; Fanout = 7; COMB Node = 'TX_wait\[0\]~701'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.223 ns" { Selector35~219 TX_wait[0]~701 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 747 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.855 ns) 10.594 ns TX_wait\[1\] 4 REG LCFF_X9_Y6_N13 3 " "Info: 4: + IC(0.321 ns) + CELL(0.855 ns) = 10.594 ns; Loc. = LCFF_X9_Y6_N13; Fanout = 3; REG Node = 'TX_wait\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.176 ns" { TX_wait[0]~701 TX_wait[1] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 747 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.563 ns ( 24.19 % ) " "Info: Total cell delay = 2.563 ns ( 24.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.031 ns ( 75.81 % ) " "Info: Total interconnect delay = 8.031 ns ( 75.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.594 ns" { FLAGC Selector35~219 TX_wait[0]~701 TX_wait[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.594 ns" { FLAGC FLAGC~combout Selector35~219 TX_wait[0]~701 TX_wait[1] } { 0.000ns 0.000ns 6.693ns 1.017ns 0.321ns } { 0.000ns 1.015ns 0.487ns 0.206ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 747 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.754 ns - Shortest register " "Info: - Shortest clock path from clock \"IFCLK\" to destination register is 2.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 115 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.666 ns) 2.754 ns TX_wait\[1\] 3 REG LCFF_X9_Y6_N13 3 " "Info: 3: + IC(0.818 ns) + CELL(0.666 ns) = 2.754 ns; Loc. = LCFF_X9_Y6_N13; Fanout = 3; REG Node = 'TX_wait\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.484 ns" { IFCLK~clkctrl TX_wait[1] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 747 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 65.21 % ) " "Info: Total cell delay = 1.796 ns ( 65.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.958 ns ( 34.79 % ) " "Info: Total interconnect delay = 0.958 ns ( 34.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.754 ns" { IFCLK IFCLK~clkctrl TX_wait[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.754 ns" { IFCLK IFCLK~combout IFCLK~clkctrl TX_wait[1] } { 0.000ns 0.000ns 0.140ns 0.818ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.594 ns" { FLAGC Selector35~219 TX_wait[0]~701 TX_wait[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.594 ns" { FLAGC FLAGC~combout Selector35~219 TX_wait[0]~701 TX_wait[1] } { 0.000ns 0.000ns 6.693ns 1.017ns 0.321ns } { 0.000ns 1.015ns 0.487ns 0.206ns 0.855ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.754 ns" { IFCLK IFCLK~clkctrl TX_wait[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.754 ns" { IFCLK IFCLK~combout IFCLK~clkctrl TX_wait[1] } { 0.000ns 0.000ns 0.140ns 0.818ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "IFCLK LED\[0\] Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_mk6:wrptr_gp\|power_modified_counter_values\[11\] 15.410 ns register " "Info: tco from clock \"IFCLK\" to destination pin \"LED\[0\]\" through register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_mk6:wrptr_gp\|power_modified_counter_values\[11\]\" is 15.410 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 5.377 ns + Longest register " "Info: + Longest clock path from clock \"IFCLK\" to source register is 5.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 115 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.970 ns) 3.052 ns SLRD~reg0 3 REG LCFF_X1_Y6_N21 3 " "Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.052 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 3; REG Node = 'SLRD~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.782 ns" { IFCLK~clkctrl SLRD~reg0 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 747 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.000 ns) 3.866 ns SLRD~reg0clkctrl 4 COMB CLKCTRL_G0 306 " "Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.866 ns; Loc. = CLKCTRL_G0; Fanout = 306; COMB Node = 'SLRD~reg0clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.814 ns" { SLRD~reg0 SLRD~reg0clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.666 ns) 5.377 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_mk6:wrptr_gp\|power_modified_counter_values\[11\] 5 REG LCFF_X21_Y9_N27 6 " "Info: 5: + IC(0.845 ns) + CELL(0.666 ns) = 5.377 ns; Loc. = LCFF_X21_Y9_N27; Fanout = 6; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_mk6:wrptr_gp\|power_modified_counter_values\[11\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.511 ns" { SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] } "NODE_NAME" } } { "db/a_graycounter_mk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_mk6.tdf" 106 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.766 ns ( 51.44 % ) " "Info: Total cell delay = 2.766 ns ( 51.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.611 ns ( 48.56 % ) " "Info: Total interconnect delay = 2.611 ns ( 48.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.377 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.377 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] } { 0.000ns 0.000ns 0.140ns 0.812ns 0.814ns 0.845ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/a_graycounter_mk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_mk6.tdf" 106 31 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.729 ns + Longest register pin " "Info: + Longest register to pin delay is 9.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_mk6:wrptr_gp\|power_modified_counter_values\[11\] 1 REG LCFF_X21_Y9_N27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y9_N27; Fanout = 6; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_mk6:wrptr_gp\|power_modified_counter_values\[11\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] } "NODE_NAME" } } { "db/a_graycounter_mk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_mk6.tdf" 106 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.647 ns) 1.432 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|wrfull_eq_comp_aeb_int~97_BDD0 2 COMB LCCOMB_X20_Y9_N18 1 " "Info: 2: + IC(0.785 ns) + CELL(0.647 ns) = 1.432 ns; Loc. = LCCOMB_X20_Y9_N18; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|wrfull_eq_comp_aeb_int~97_BDD0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.432 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~97_BDD0 } "NODE_NAME" } } { "db/dcfifo_3ob1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_3ob1.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.206 ns) 1.995 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|wrfull_eq_comp_aeb_int~91 3 COMB LCCOMB_X20_Y9_N4 2 " "Info: 3: + IC(0.357 ns) + CELL(0.206 ns) = 1.995 ns; Loc. = LCCOMB_X20_Y9_N4; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|wrfull_eq_comp_aeb_int~91'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.563 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~97_BDD0 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~91 } "NODE_NAME" } } { "db/dcfifo_3ob1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_3ob1.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.651 ns) 3.735 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|wrfull_eq_comp_aeb_int~0 4 COMB LCCOMB_X22_Y9_N18 241 " "Info: 4: + IC(1.089 ns) + CELL(0.651 ns) = 3.735 ns; Loc. = LCCOMB_X22_Y9_N18; Fanout = 241; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|wrfull_eq_comp_aeb_int~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.740 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~91 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~0 } "NODE_NAME" } } { "db/dcfifo_3ob1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_3ob1.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.698 ns) + CELL(3.296 ns) 9.729 ns LED\[0\] 5 PIN PIN_67 0 " "Info: 5: + IC(2.698 ns) + CELL(3.296 ns) = 9.729 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'LED\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.994 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~0 LED[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.800 ns ( 49.34 % ) " "Info: Total cell delay = 4.800 ns ( 49.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.929 ns ( 50.66 % ) " "Info: Total interconnect delay = 4.929 ns ( 50.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.729 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~97_BDD0 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~91 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~0 LED[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.729 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~97_BDD0 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~91 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~0 LED[0] } { 0.000ns 0.785ns 0.357ns 1.089ns 2.698ns } { 0.000ns 0.647ns 0.206ns 0.651ns 3.296ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.377 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.377 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] } { 0.000ns 0.000ns 0.140ns 0.812ns 0.814ns 0.845ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.729 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~97_BDD0 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~91 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~0 LED[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.729 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~97_BDD0 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~91 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~0 LED[0] } { 0.000ns 0.785ns 0.357ns 1.089ns 2.698ns } { 0.000ns 0.647ns 0.206ns 0.651ns 3.296ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "FLAGC LED\[1\] 12.102 ns Longest " "Info: Longest tpd from source pin \"FLAGC\" to destination pin \"LED\[1\]\" is 12.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns FLAGC 1 PIN PIN_5 5 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_5; Fanout = 5; PIN Node = 'FLAGC'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGC } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.801 ns) + CELL(3.286 ns) 12.102 ns LED\[1\] 2 PIN PIN_68 0 " "Info: 2: + IC(7.801 ns) + CELL(3.286 ns) = 12.102 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'LED\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.087 ns" { FLAGC LED[1] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.301 ns ( 35.54 % ) " "Info: Total cell delay = 4.301 ns ( 35.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.801 ns ( 64.46 % ) " "Info: Total interconnect delay = 7.801 ns ( 64.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.102 ns" { FLAGC LED[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.102 ns" { FLAGC FLAGC~combout LED[1] } { 0.000ns 0.000ns 7.801ns } { 0.000ns 1.015ns 3.286ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "Tx_q\[0\] CDOUT CLK_24MHZ -1.612 ns register " "Info: th for register \"Tx_q\[0\]\" (data pin = \"CDOUT\", clock pin = \"CLK_24MHZ\") is -1.612 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ destination 5.618 ns + Longest register " "Info: + Longest clock path from clock \"CLK_24MHZ\" to destination register is 5.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK_24MHZ 1 CLK PIN_144 103 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 103; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_24MHZ } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.970 ns) 2.907 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\] 2 REG LCFF_X27_Y11_N11 4 " "Info: 2: + IC(0.942 ns) + CELL(0.970 ns) = 2.907 ns; Loc. = LCFF_X27_Y11_N11; Fanout = 4; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.912 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_tkh.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.000 ns) 4.113 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]~clkctrl 3 COMB CLKCTRL_G6 79 " "Info: 3: + IC(1.206 ns) + CELL(0.000 ns) = 4.113 ns; Loc. = CLKCTRL_G6; Fanout = 79; COMB Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.206 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl } "NODE_NAME" } } { "db/cntr_tkh.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 5.618 ns Tx_q\[0\] 4 REG LCFF_X13_Y9_N29 2 " "Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 5.618 ns; Loc. = LCFF_X13_Y9_N29; Fanout = 2; REG Node = 'Tx_q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.505 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl Tx_q[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 566 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.631 ns ( 46.83 % ) " "Info: Total cell delay = 2.631 ns ( 46.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.987 ns ( 53.17 % ) " "Info: Total interconnect delay = 2.987 ns ( 53.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.618 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl Tx_q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.618 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl Tx_q[0] } { 0.000ns 0.000ns 0.942ns 1.206ns 0.839ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 566 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.536 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CDOUT 1 PIN PIN_137 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_137; Fanout = 1; PIN Node = 'CDOUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CDOUT } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.237 ns) + CELL(0.206 ns) 7.428 ns Tx_q\[0\]~feeder 2 COMB LCCOMB_X13_Y9_N28 1 " "Info: 2: + IC(6.237 ns) + CELL(0.206 ns) = 7.428 ns; Loc. = LCCOMB_X13_Y9_N28; Fanout = 1; COMB Node = 'Tx_q\[0\]~feeder'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.443 ns" { CDOUT Tx_q[0]~feeder } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 566 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.536 ns Tx_q\[0\] 3 REG LCFF_X13_Y9_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.536 ns; Loc. = LCFF_X13_Y9_N29; Fanout = 2; REG Node = 'Tx_q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { Tx_q[0]~feeder Tx_q[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 566 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.299 ns ( 17.24 % ) " "Info: Total cell delay = 1.299 ns ( 17.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.237 ns ( 82.76 % ) " "Info: Total interconnect delay = 6.237 ns ( 82.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.536 ns" { CDOUT Tx_q[0]~feeder Tx_q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.536 ns" { CDOUT CDOUT~combout Tx_q[0]~feeder Tx_q[0] } { 0.000ns 0.000ns 6.237ns 0.000ns } { 0.000ns 0.985ns 0.206ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.618 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl Tx_q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.618 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl Tx_q[0] } { 0.000ns 0.000ns 0.942ns 1.206ns 0.839ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.536 ns" { CDOUT Tx_q[0]~feeder Tx_q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.536 ns" { CDOUT CDOUT~combout Tx_q[0]~feeder Tx_q[0] } { 0.000ns 0.000ns 6.237ns 0.000ns } { 0.000ns 0.985ns 0.206ns 0.108ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0 0 "All timing requirements were met. See Report window for more details." 0 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 12 21:56:39 2006 " "Info: Processing ended: Tue Sep 12 21:56:39 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
