#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: C:\pango\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 7 6.1.7600
#Hostname: LAPTOP-33JRCVKD
Generated by Fabric Compiler (version 2020.3 build 62942) at Tue Mar 23 19:15:33 2021
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'i2c0_sck' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'i2c0_sck' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'i2c0_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'i2c0_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'TX' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l0_sgmii_clk_shft' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_rst_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_tx_en' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_cs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi1_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi1_cs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi1_mosi' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'RX' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_in0' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_in1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rx_dv' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd0' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi0_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi1_miso' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Tue Mar 23 19:15:51 2021
| Design       : m1_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_50m               20.000       {0 10}         Declared                 0           1  {ex_clk_50m}
 pclk                     20.000       {0 10}         Generated (clk_in_50m)
                                                                             159           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 axi_clk0                 10.000       {0 5}          Generated (clk_in_50m)
                                                                            4031           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (clk_in_50m)
                                                                               1           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.000        {0 1}          Generated (clk_in_50m)
                                                                              21           1  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                          4.000        {0 2}          Generated (clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/DQSI_DEL}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/DQSI_DEL}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK_DEL}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK_DEL}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 rx_clki_Inferred         1000.000     {0 500}        Declared               461           0  {rx_clki}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
 Inferred_clock_group_0        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
 Inferred_clock_group_1        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
 Inferred_clock_group_2        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
 Inferred_clock_group_3        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
 Inferred_clock_group_4        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
 Inferred_clock_group_5        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_6        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
 Inferred_clock_group_7        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
 Inferred_clock_group_8        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
 Inferred_clock_group_9        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
 Inferred_clock_group_10       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
 Inferred_clock_group_11       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
 Inferred_clock_group_12       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
 Inferred_clock_group_13       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
 Inferred_clock_group_14       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_15       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
 Inferred_clock_group_16       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
 Inferred_clock_group_17       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
 Inferred_clock_group_18       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
 Inferred_clock_group_19       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
 Inferred_clock_group_20       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
 Inferred_clock_group_21       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
 Inferred_clock_group_22       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
 Inferred_clock_group_23       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
 Inferred_clock_group_24       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_25       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
 Inferred_clock_group_26       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
 Inferred_clock_group_27       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
 Inferred_clock_group_28       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
 Inferred_clock_group_29       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
 Inferred_clock_group_30       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
 Inferred_clock_group_31       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
 Inferred_clock_group_32       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
 Inferred_clock_group_33       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
 Inferred_clock_group_34       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
 Inferred_clock_group_35       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
 Inferred_clock_group_36       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
 Inferred_clock_group_37       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
 Inferred_clock_group_38       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
 Inferred_clock_group_39       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_40       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
 Inferred_clock_group_41       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
 Inferred_clock_group_42       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
 Inferred_clock_group_43       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
 Inferred_clock_group_44       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
 Inferred_clock_group_45       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
 Inferred_clock_group_46       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
 Inferred_clock_group_47       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
 Inferred_clock_group_48       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
 Inferred_clock_group_49       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
 Inferred_clock_group_50       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
 Inferred_clock_group_51       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
 Inferred_clock_group_52       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
 Inferred_clock_group_53       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
 Inferred_clock_group_54       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
 Inferred_clock_group_55       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
 Inferred_clock_group_56       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
 Inferred_clock_group_57       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
 Inferred_clock_group_58       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
 Inferred_clock_group_59       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
 Inferred_clock_group_60       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
 Inferred_clock_group_61       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
 Inferred_clock_group_62       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
 Inferred_clock_group_63       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
 Inferred_clock_group_64       asynchronous               rx_clki_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 pclk                        50.000 MHz     146.092 MHz         20.000          6.845         13.155
 axi_clk0                   100.000 MHz     115.194 MHz         10.000          8.681          1.319
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            500.000 MHz    1360.544 MHz          2.000          0.735          1.265
 rx_clki_Inferred             1.000 MHz     156.764 MHz       1000.000          6.379        993.621
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        13.155       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         2.279       0.000              0             10
 axi_clk0               axi_clk0                     1.319       0.000              0          15364
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.265       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.055       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred           993.621       0.000              0           1450
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.334       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                        -0.367      -1.358              5             10
 axi_clk0               axi_clk0                    -0.086      -0.288              4          15364
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.415       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.547       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred             0.284       0.000              0           1450
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        17.626       0.000              0            128
 axi_clk0               axi_clk0                     4.292       0.000              0           3791
 pclk                   axi_clk0                     5.581       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred           996.284       0.000              0            423
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.549       0.000              0            128
 axi_clk0               axi_clk0                     0.493       0.000              0           3791
 pclk                   axi_clk0                     2.154       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred             0.860       0.000              0            423
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                                                5.734       0.000              0            159
 axi_clk0                                            1.609       0.000              0           4031
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.734       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.142       0.000              0             21
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.320       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
 rx_clki_Inferred                                  498.376       0.000              0            461
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        14.697       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         2.379       0.000              0             10
 axi_clk0               axi_clk0                     1.834       0.000              0          15364
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.350       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.518       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred           994.882       0.000              0           1450
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.309       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                        -0.071      -0.089              3             10
 axi_clk0               axi_clk0                     0.053       0.000              0          15364
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.374       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.484       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred             0.290       0.000              0           1450
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        18.100       0.000              0            128
 axi_clk0               axi_clk0                     5.231       0.000              0           3791
 pclk                   axi_clk0                     6.467       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred           997.029       0.000              0            423
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.507       0.000              0            128
 axi_clk0               axi_clk0                     0.503       0.000              0           3791
 pclk                   axi_clk0                     1.986       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred             0.832       0.000              0            423
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                                                5.971       0.000              0            159
 axi_clk0                                            1.712       0.000              0           4031
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.811       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.136       0.000              0             21
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.344       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
 rx_clki_Inferred                                  498.418       0.000              0            461
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.747
  Launch Clock Delay      :  8.043
  Clock Pessimism Removal :  1.261

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.210         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.210 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.833       8.043         ntclkbufg_1      
 CLMA_66_28/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_66_28/Q3                     tco                   0.261       8.304 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      1.057       9.361         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [3]
 CLMS_46_45/Y2                     td                    0.389       9.750 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.264      10.014         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24232
 CLMS_46_45/Y3                     td                    0.169      10.183 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.264      10.447         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMS_46_45/Y1                     td                    0.169      10.616 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]_3/gateop_perm/Z
                                   net (fanout=40)       0.604      11.220         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N19821
 CLMA_54_52/Y2                     td                    0.284      11.504 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/gateop_perm/Z
                                   net (fanout=1)        1.195      12.699         u_DDR3/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                  12.699         Logic Levels: 4  
                                                                                   Logic: 1.272ns(27.320%), Route: 3.384ns(72.680%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204      24.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.175         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.175 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      26.747         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.261      28.008                          
 clock uncertainty                                      -0.150      27.858                          

 Setup time                                             -2.004      25.854                          

 Data required time                                                 25.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.854                          
 Data arrival time                                                 -12.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.155                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWRITE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.747
  Launch Clock Delay      :  8.043
  Clock Pessimism Removal :  1.261

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.210         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.210 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.833       8.043         ntclkbufg_1      
 CLMA_66_28/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_66_28/Q3                     tco                   0.261       8.304 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      1.057       9.361         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [3]
 CLMS_46_45/Y2                     td                    0.389       9.750 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.264      10.014         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24232
 CLMS_46_45/Y0                     td                    0.164      10.178 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N69/gateop_perm/Z
                                   net (fanout=1)        1.175      11.353         u_DDR3/ddrc_pwrite
 HMEMC_16_1/SRB_IOL2_TX_DATA[0]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWRITE

 Data arrival time                                                  11.353         Logic Levels: 2  
                                                                                   Logic: 0.814ns(24.592%), Route: 2.496ns(75.408%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204      24.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.175         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.175 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      26.747         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.261      28.008                          
 clock uncertainty                                      -0.150      27.858                          

 Setup time                                             -3.218      24.640                          

 Data required time                                                 24.640                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.640                          
 Data arrival time                                                 -11.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.287                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[4]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.747
  Launch Clock Delay      :  8.043
  Clock Pessimism Removal :  1.261

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.210         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.210 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.833       8.043         ntclkbufg_1      
 CLMA_66_28/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_66_28/Q3                     tco                   0.261       8.304 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      1.057       9.361         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [3]
 CLMS_46_45/Y2                     td                    0.389       9.750 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.264      10.014         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24232
 CLMS_46_45/Y3                     td                    0.169      10.183 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.264      10.447         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMS_46_45/Y1                     td                    0.169      10.616 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]_3/gateop_perm/Z
                                   net (fanout=40)       0.604      11.220         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N19821
 CLMS_54_53/Y0                     td                    0.282      11.502 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[4]/gateop_perm/Z
                                   net (fanout=1)        1.058      12.560         u_DDR3/ddrc_paddr [4]
 HMEMC_16_1/SRB_IOL4_TX_DATA[5]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[4]

 Data arrival time                                                  12.560         Logic Levels: 4  
                                                                                   Logic: 1.270ns(28.116%), Route: 3.247ns(71.884%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204      24.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.175         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.175 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      26.747         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.261      28.008                          
 clock uncertainty                                      -0.150      27.858                          

 Setup time                                             -1.855      26.003                          

 Data required time                                                 26.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.003                          
 Data arrival time                                                 -12.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.443                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.021
  Launch Clock Delay      :  6.708
  Clock Pessimism Removal :  -1.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204       4.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.175         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.175 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.533       6.708         ntclkbufg_1      
 CLMA_70_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK

 CLMA_70_48/Q3                     tco                   0.223       6.931 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.144       7.075         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [0]
 CLMA_70_48/CD                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/D

 Data arrival time                                                   7.075         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.210         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.210 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.811       8.021         ntclkbufg_1      
 CLMA_70_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -1.313       6.708                          
 clock uncertainty                                       0.000       6.708                          

 Hold time                                               0.033       6.741                          

 Data required time                                                  6.741                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.741                          
 Data arrival time                                                  -7.075                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.025
  Launch Clock Delay      :  6.701
  Clock Pessimism Removal :  -1.035

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204       4.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.175         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.175 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.526       6.701         ntclkbufg_1      
 CLMA_86_56/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/CLK

 CLMA_86_56/Q0                     tco                   0.223       6.924 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.387       7.311         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d [0]
 CLMS_78_53/M0                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/D

 Data arrival time                                                   7.311         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.557%), Route: 0.387ns(63.443%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.210         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.210 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.815       8.025         ntclkbufg_1      
 CLMS_78_53/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -1.035       6.990                          
 clock uncertainty                                       0.000       6.990                          

 Hold time                                              -0.016       6.974                          

 Data required time                                                  6.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.974                          
 Data arrival time                                                  -7.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[6]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[6]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.990
  Launch Clock Delay      :  6.677
  Clock Pessimism Removal :  -1.261

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204       4.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.175         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.175 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.502       6.677         ntclkbufg_1      
 CLMA_42_64/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[6]/opit_0_inv/CLK

 CLMA_42_64/Q3                     tco                   0.223       6.900 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[6]/opit_0_inv/Q
                                   net (fanout=3)        0.178       7.078         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2 [6]
 CLMA_42_57/M3                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[6]/opit_0_inv/D

 Data arrival time                                                   7.078         Logic Levels: 0  
                                                                                   Logic: 0.223ns(55.611%), Route: 0.178ns(44.389%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.210         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.210 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.780       7.990         ntclkbufg_1      
 CLMA_42_57/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[6]/opit_0_inv/CLK
 clock pessimism                                        -1.261       6.729                          
 clock uncertainty                                       0.000       6.729                          

 Hold time                                              -0.016       6.713                          

 Data required time                                                  6.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.713                          
 Data arrival time                                                  -7.078                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.365                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.724
  Launch Clock Delay      :  6.544
  Clock Pessimism Removal :  0.884

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906      21.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      21.751 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.238         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      22.544 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      22.544         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      22.544 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      22.544         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.404      23.948 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        1.199      25.147         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_26_92/CD                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  25.147         Logic Levels: 0  
                                                                                   Logic: 1.404ns(53.938%), Route: 1.199ns(46.062%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204      24.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.175         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.175 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.549      26.724         ntclkbufg_1      
 CLMA_26_92/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                         0.884      27.608                          
 clock uncertainty                                      -0.150      27.458                          

 Setup time                                             -0.032      27.426                          

 Data required time                                                 27.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.426                          
 Data arrival time                                                 -25.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.279                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.714
  Launch Clock Delay      :  6.544
  Clock Pessimism Removal :  0.884

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906      21.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      21.751 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.238         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      22.544 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      22.544         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      22.544 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      22.544         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      23.948 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.545      24.493         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_84/Y2                     td                    0.165      24.658 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.217      24.875         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_85/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.875         Logic Levels: 1  
                                                                                   Logic: 1.569ns(67.310%), Route: 0.762ns(32.690%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204      24.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.175         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.175 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.539      26.714         ntclkbufg_1      
 CLMS_26_85/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.884      27.598                          
 clock uncertainty                                      -0.150      27.448                          

 Setup time                                             -0.277      27.171                          

 Data required time                                                 27.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.171                          
 Data arrival time                                                 -24.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.296                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.714
  Launch Clock Delay      :  6.544
  Clock Pessimism Removal :  0.884

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906      21.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      21.751 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.238         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      22.544 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      22.544         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      22.544 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      22.544         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      23.948 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.545      24.493         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_84/Y2                     td                    0.165      24.658 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.217      24.875         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_85/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.875         Logic Levels: 1  
                                                                                   Logic: 1.569ns(67.310%), Route: 0.762ns(32.690%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204      24.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.175         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.175 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.539      26.714         ntclkbufg_1      
 CLMS_26_85/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.884      27.598                          
 clock uncertainty                                      -0.150      27.448                          

 Setup time                                             -0.277      27.171                          

 Data required time                                                 27.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.171                          
 Data arrival time                                                 -24.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.296                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.689  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.032
  Launch Clock Delay      :  5.459
  Clock Pessimism Removal :  -0.884

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204      24.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.785 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.199         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.459 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.459         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.459 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.459         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.030      26.489 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.361      26.850         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_26_88/A4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.850         Logic Levels: 0  
                                                                                   Logic: 1.030ns(74.047%), Route: 0.361ns(25.953%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906      25.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      25.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.210         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      26.210 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.822      28.032         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.884      27.148                          
 clock uncertainty                                       0.150      27.298                          

 Hold time                                              -0.081      27.217                          

 Data required time                                                 27.217                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.217                          
 Data arrival time                                                 -26.850                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.367                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.684  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.027
  Launch Clock Delay      :  5.459
  Clock Pessimism Removal :  -0.884

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204      24.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.785 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.199         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.459 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.459         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.459 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.459         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.534 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.375      26.909         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_85/A4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.909         Logic Levels: 0  
                                                                                   Logic: 1.075ns(74.138%), Route: 0.375ns(25.862%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906      25.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      25.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.210         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      26.210 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.817      28.027         ntclkbufg_1      
 CLMS_26_85/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.884      27.143                          
 clock uncertainty                                       0.150      27.293                          

 Hold time                                              -0.081      27.212                          

 Data required time                                                 27.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.212                          
 Data arrival time                                                 -26.909                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.303                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.684  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.027
  Launch Clock Delay      :  5.459
  Clock Pessimism Removal :  -0.884

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204      24.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.785 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.199         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.459 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.459         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.459 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.459         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.534 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.375      26.909         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_84/A4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.909         Logic Levels: 0  
                                                                                   Logic: 1.075ns(74.138%), Route: 0.375ns(25.862%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906      25.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      25.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.210         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      26.210 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.817      28.027         ntclkbufg_1      
 CLMA_26_84/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.884      27.143                          
 clock uncertainty                                       0.150      27.293                          

 Hold time                                              -0.081      27.212                          

 Data required time                                                 27.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.212                          
 Data arrival time                                                 -26.909                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.303                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG0/U_ipml_sdpram_ICACHE_TAG0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q_perm/L3
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.714
  Launch Clock Delay      :  8.018
  Clock Pessimism Removal :  1.261

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.213         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.213 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.805       8.018         ntclkbufg_2      
 DRM_62_164/CLKB[0]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG0/U_ipml_sdpram_ICACHE_TAG0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_62_164/QA0[5]                 tco                   2.045      10.063 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG0/U_ipml_sdpram_ICACHE_TAG0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[5]
                                   net (fanout=1)        0.667      10.730         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_0 [5]
 CLMS_66_161/COUT                  td                    0.434      11.164 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.164         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [6]
                                                         0.060      11.224 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_4/gateop_A2/Cout
                                                         0.000      11.224         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [10]
 CLMS_66_165/COUT                  td                    0.097      11.321 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.321         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [14]
 CLMS_66_169/Y1                    td                    0.340      11.661 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_8/gateop_A2/Y1
                                   net (fanout=2)        0.435      12.096         _N16             
 CLMA_70_168/Y2                    td                    0.216      12.312 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.264      12.576         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_70_169/Y0                    td                    0.164      12.740 r       u_integration_kit_dbg/u_ahb_mux/N78_1_10/gateop/F
                                   net (fanout=1)        0.341      13.081         u_integration_kit_dbg/u_ahb_mux/_N25183
 CLMA_78_168/Y0                    td                    0.164      13.245 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=101)      1.120      14.365         HREADY           
 CLMA_78_168/Y1                    td                    0.207      14.572 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_91_15/gateop/F
                                   net (fanout=1)        1.049      15.621         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N24278
 CLMS_54_209/Y0                    td                    0.282      15.903 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_91_9/gateop/F
                                   net (fanout=1)        0.262      16.165         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N25924
 CLMA_54_208/B3                                                            r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  16.165         Logic Levels: 8  
                                                                                   Logic: 4.009ns(49.208%), Route: 4.138ns(50.792%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204      14.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.773 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.178         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.178 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.536      16.714         ntclkbufg_2      
 CLMA_54_208/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.261      17.975                          
 clock uncertainty                                      -0.150      17.825                          

 Setup time                                             -0.341      17.484                          

 Data required time                                                 17.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.484                          
 Data arrival time                                                 -16.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.319                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG0/U_ipml_sdpram_ICACHE_TAG0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[7]
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.265  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.718
  Launch Clock Delay      :  8.018
  Clock Pessimism Removal :  1.035

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.213         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.213 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.805       8.018         ntclkbufg_2      
 DRM_62_164/CLKB[0]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG0/U_ipml_sdpram_ICACHE_TAG0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_62_164/QA0[5]                 tco                   2.045      10.063 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG0/U_ipml_sdpram_ICACHE_TAG0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[5]
                                   net (fanout=1)        0.667      10.730         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_0 [5]
 CLMS_66_161/COUT                  td                    0.434      11.164 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.164         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [6]
                                                         0.060      11.224 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_4/gateop_A2/Cout
                                                         0.000      11.224         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [10]
 CLMS_66_165/COUT                  td                    0.097      11.321 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.321         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [14]
 CLMS_66_169/Y1                    td                    0.340      11.661 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_8/gateop_A2/Y1
                                   net (fanout=2)        0.435      12.096         _N16             
 CLMA_70_168/Y2                    td                    0.216      12.312 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.264      12.576         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_70_169/Y0                    td                    0.164      12.740 r       u_integration_kit_dbg/u_ahb_mux/N78_1_10/gateop/F
                                   net (fanout=1)        0.341      13.081         u_integration_kit_dbg/u_ahb_mux/_N25183
 CLMA_78_168/Y0                    td                    0.164      13.245 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=101)      0.895      14.140         HREADY           
 CLMA_58_145/Y0                    td                    0.164      14.304 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N68_5[2]/gateop_perm/Z
                                   net (fanout=1)        0.262      14.566         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/_N5209
 CLMA_58_144/Y2                    td                    0.165      14.731 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N69[2]/gateop_perm/Z
                                   net (fanout=5)        1.446      16.177         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/read_addr [2]
 DRM_122_144/ADB0[7]                                                       r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[7]

 Data arrival time                                                  16.177         Logic Levels: 8  
                                                                                   Logic: 3.849ns(47.175%), Route: 4.310ns(52.825%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204      14.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.773 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.178         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.178 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.540      16.718         ntclkbufg_2      
 DRM_122_144/CLKB[0]                                                       r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         1.035      17.753                          
 clock uncertainty                                      -0.150      17.603                          

 Setup time                                              0.016      17.619                          

 Data required time                                                 17.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.619                          
 Data arrival time                                                 -16.177                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.442                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG0/U_ipml_sdpram_ICACHE_TAG0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/opit_0_inv_L5Q/L0
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.747
  Launch Clock Delay      :  8.018
  Clock Pessimism Removal :  1.261

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.213         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.213 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.805       8.018         ntclkbufg_2      
 DRM_62_164/CLKB[0]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG0/U_ipml_sdpram_ICACHE_TAG0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_62_164/QA0[5]                 tco                   2.045      10.063 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG0/U_ipml_sdpram_ICACHE_TAG0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[5]
                                   net (fanout=1)        0.667      10.730         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_0 [5]
 CLMS_66_161/COUT                  td                    0.434      11.164 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.164         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [6]
                                                         0.060      11.224 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_4/gateop_A2/Cout
                                                         0.000      11.224         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [10]
 CLMS_66_165/COUT                  td                    0.097      11.321 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.321         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [14]
 CLMS_66_169/Y1                    td                    0.340      11.661 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_8/gateop_A2/Y1
                                   net (fanout=2)        0.435      12.096         _N16             
 CLMA_70_168/Y2                    td                    0.216      12.312 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.264      12.576         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_70_169/Y0                    td                    0.164      12.740 r       u_integration_kit_dbg/u_ahb_mux/N78_1_10/gateop/F
                                   net (fanout=1)        0.341      13.081         u_integration_kit_dbg/u_ahb_mux/_N25183
 CLMA_78_168/Y0                    td                    0.164      13.245 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=101)      0.907      14.152         HREADY           
 CLMA_66_168/Y0                    td                    0.211      14.363 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_108_10/gateop/F
                                   net (fanout=1)        1.228      15.591         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N22317
 CLMA_58_233/Y1                    td                    0.276      15.867 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_108_4/gateop/F
                                   net (fanout=1)        0.262      16.129         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N16502
 CLMA_58_233/C0                                                            r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/opit_0_inv_L5Q/L0

 Data arrival time                                                  16.129         Logic Levels: 8  
                                                                                   Logic: 4.007ns(49.402%), Route: 4.104ns(50.598%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204      14.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.773 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.178         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.178 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.569      16.747         ntclkbufg_2      
 CLMA_58_233/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/opit_0_inv_L5Q/CLK
 clock pessimism                                         1.261      18.008                          
 clock uncertainty                                      -0.150      17.858                          

 Setup time                                             -0.183      17.675                          

 Data required time                                                 17.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.675                          
 Data arrival time                                                 -16.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.546                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_9/gateop/M0
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.053
  Launch Clock Delay      :  6.729
  Clock Pessimism Removal :  -1.035

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204       4.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.773 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.178         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.178 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.551       6.729         ntclkbufg_2      
 CLMS_86_161/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/CLK

 CLMS_86_161/Q2                    tco                   0.223       6.952 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/Q
                                   net (fanout=68)       0.382       7.334         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [4]
 CLMS_78_157/M0                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_9/gateop/M0

 Data arrival time                                                   7.334         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.860%), Route: 0.382ns(63.140%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.213         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.213 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.840       8.053         ntclkbufg_2      
 CLMS_78_157/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_9/gateop/WCLK
 clock pessimism                                        -1.035       7.018                          
 clock uncertainty                                       0.000       7.018                          

 Hold time                                               0.402       7.420                          

 Data required time                                                  7.420                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.420                          
 Data arrival time                                                  -7.334                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.086                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_9/gateop/M0
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.053
  Launch Clock Delay      :  6.729
  Clock Pessimism Removal :  -1.035

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204       4.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.773 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.178         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.178 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.551       6.729         ntclkbufg_2      
 CLMS_86_161/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/CLK

 CLMS_86_161/Q2                    tco                   0.223       6.952 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/Q
                                   net (fanout=68)       0.382       7.334         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [4]
 CLMS_78_157/M0                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_9/gateop/M0

 Data arrival time                                                   7.334         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.860%), Route: 0.382ns(63.140%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.213         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.213 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.840       8.053         ntclkbufg_2      
 CLMS_78_157/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_9/gateop/WCLK
 clock pessimism                                        -1.035       7.018                          
 clock uncertainty                                       0.000       7.018                          

 Hold time                                               0.402       7.420                          

 Data required time                                                  7.420                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.420                          
 Data arrival time                                                  -7.334                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.086                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_9/gateop/M2
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.053
  Launch Clock Delay      :  6.729
  Clock Pessimism Removal :  -1.035

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204       4.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.773 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.178         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.178 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.551       6.729         ntclkbufg_2      
 CLMS_86_161/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/CLK

 CLMS_86_161/Q1                    tco                   0.223       6.952 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/Q
                                   net (fanout=68)       0.410       7.362         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [6]
 CLMS_78_157/M2                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_9/gateop/M2

 Data arrival time                                                   7.362         Logic Levels: 0  
                                                                                   Logic: 0.223ns(35.229%), Route: 0.410ns(64.771%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.213         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.213 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.840       8.053         ntclkbufg_2      
 CLMS_78_157/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_9/gateop/WCLK
 clock pessimism                                        -1.035       7.018                          
 clock uncertainty                                       0.000       7.018                          

 Hold time                                               0.402       7.420                          

 Data required time                                                  7.420                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.420                          
 Data arrival time                                                  -7.362                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.058                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  6.609
  Clock Pessimism Removal :  1.085

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.751 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.238         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.544 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.609         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       7.073 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.073         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.073         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204       6.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.785 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.199         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.459 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.523         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.085       8.608                          
 clock uncertainty                                      -0.150       8.458                          

 Setup time                                             -0.120       8.338                          

 Data required time                                                  8.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.338                          
 Data arrival time                                                  -7.073                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  6.609
  Clock Pessimism Removal :  1.085

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.751 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.238         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.544 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.609         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       7.073 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.073         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.073         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204       6.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.785 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.199         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.459 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.523         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.085       8.608                          
 clock uncertainty                                      -0.150       8.458                          

 Setup time                                             -0.120       8.338                          

 Data required time                                                  8.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.338                          
 Data arrival time                                                  -7.073                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  6.609
  Clock Pessimism Removal :  1.085

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.751 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.238         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.544 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.609         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       7.073 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.073         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.073         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204       6.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.785 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.199         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.459 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.523         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.085       8.608                          
 clock uncertainty                                      -0.150       8.458                          

 Setup time                                             -0.120       8.338                          

 Data required time                                                  8.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.338                          
 Data arrival time                                                  -7.073                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.632
  Launch Clock Delay      :  5.512
  Clock Pessimism Removal :  -1.085

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204       4.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.785 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.199         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.459 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.512         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.376       5.888 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.888         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.888         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.751 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.238         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.544 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.632         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.085       5.547                          
 clock uncertainty                                       0.000       5.547                          

 Hold time                                              -0.074       5.473                          

 Data required time                                                  5.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.473                          
 Data arrival time                                                  -5.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.632
  Launch Clock Delay      :  5.512
  Clock Pessimism Removal :  -1.085

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204       4.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.785 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.199         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.459 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.512         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.376       5.888 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.888         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.888         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.751 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.238         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.544 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.632         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.085       5.547                          
 clock uncertainty                                       0.000       5.547                          

 Hold time                                              -0.074       5.473                          

 Data required time                                                  5.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.473                          
 Data arrival time                                                  -5.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.632
  Launch Clock Delay      :  5.512
  Clock Pessimism Removal :  -1.085

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204       4.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.785 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.199         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.459 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.512         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.376       5.888 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.888         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.888         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.751 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.238         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.544 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.632         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.085       5.547                          
 clock uncertainty                                       0.000       5.547                          

 Hold time                                              -0.074       5.473                          

 Data required time                                                  5.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.473                          
 Data arrival time                                                  -5.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.459
  Launch Clock Delay      :  8.022
  Clock Pessimism Removal :  0.884

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.210         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.210 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.812       8.022         ntclkbufg_1      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q0                     tco                   0.261       8.283 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.287       8.570         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   8.570         Logic Levels: 0  
                                                                                   Logic: 0.261ns(47.628%), Route: 0.287ns(52.372%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204       8.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       8.785 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.199         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.459 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.459         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.459 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.459         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.884      10.343                          
 clock uncertainty                                      -0.150      10.193                          

 Setup time                                             -0.568       9.625                          

 Data required time                                                  9.625                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.625                          
 Data arrival time                                                  -8.570                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.055                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.459
  Launch Clock Delay      :  8.022
  Clock Pessimism Removal :  0.884

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.210         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.210 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.812       8.022         ntclkbufg_1      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q1                     tco                   0.261       8.283 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.288       8.571         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   8.571         Logic Levels: 0  
                                                                                   Logic: 0.261ns(47.541%), Route: 0.288ns(52.459%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204       8.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       8.785 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.199         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.459 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.459         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.459 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.459         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.884      10.343                          
 clock uncertainty                                      -0.150      10.193                          

 Setup time                                             -0.564       9.629                          

 Data required time                                                  9.629                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.629                          
 Data arrival time                                                  -8.571                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.058                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.674  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.459
  Launch Clock Delay      :  8.017
  Clock Pessimism Removal :  0.884

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.210         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.210 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.807       8.017         ntclkbufg_1      
 CLMA_26_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMA_26_76/Q0                     tco                   0.261       8.278 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.262       8.540         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d
 CLMA_26_76/Y0                     td                    0.214       8.754 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        0.291       9.045         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   9.045         Logic Levels: 1  
                                                                                   Logic: 0.475ns(46.206%), Route: 0.553ns(53.794%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204       8.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       8.785 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.199         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.459 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.459         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.459 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.459         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.884      10.343                          
 clock uncertainty                                      -0.150      10.193                          

 Setup time                                              0.031      10.224                          

 Data required time                                                 10.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.224                          
 Data arrival time                                                  -9.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.179                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.544
  Launch Clock Delay      :  6.701
  Clock Pessimism Removal :  -0.884

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204       4.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.175         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.175 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.526       6.701         ntclkbufg_1      
 CLMA_30_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK

 CLMA_30_77/Q1                     tco                   0.223       6.924 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.114       7.038         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   7.038         Logic Levels: 0  
                                                                                   Logic: 0.223ns(66.172%), Route: 0.114ns(33.828%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.751 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.238         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.544 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.544         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.544 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.544         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.884       5.660                          
 clock uncertainty                                       0.150       5.810                          

 Hold time                                               0.681       6.491                          

 Data required time                                                  6.491                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.491                          
 Data arrival time                                                  -7.038                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.547                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.544
  Launch Clock Delay      :  6.704
  Clock Pessimism Removal :  -0.884

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204       4.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.175         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.175 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.529       6.704         ntclkbufg_1      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q2                     tco                   0.223       6.927 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.114       7.041         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                   7.041         Logic Levels: 0  
                                                                                   Logic: 0.223ns(66.172%), Route: 0.114ns(33.828%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.751 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.238         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.544 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.544         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.544 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.544         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.884       5.660                          
 clock uncertainty                                       0.150       5.810                          

 Hold time                                               0.683       6.493                          

 Data required time                                                  6.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.493                          
 Data arrival time                                                  -7.041                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.548                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.544
  Launch Clock Delay      :  6.704
  Clock Pessimism Removal :  -0.884

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204       4.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.175         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.175 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.529       6.704         ntclkbufg_1      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q1                     tco                   0.224       6.928 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.261       7.189         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
 HMEMC_16_1/SRB_IOL23_LRS                                                  r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H

 Data arrival time                                                   7.189         Logic Levels: 0  
                                                                                   Logic: 0.224ns(46.186%), Route: 0.261ns(53.814%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.751 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.238         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.544 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.544         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.544 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.544         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.884       5.660                          
 clock uncertainty                                       0.150       5.810                          

 Hold time                                               0.681       6.491                          

 Data required time                                                  6.491                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.491                          
 Data arrival time                                                  -7.189                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I3
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.485
  Launch Clock Delay      :  6.412
  Clock Pessimism Removal :  0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.792       6.412         rx_clki_clkbufg  
 CLMA_134_188/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK

 CLMA_134_188/Q1                   tco                   0.261       6.673 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.446       7.119         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [14]
 CLMA_138_189/Y0                   td                    0.387       7.506 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_10/gateop_perm/Z
                                   net (fanout=1)        0.260       7.766         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N23392
 CLMA_138_189/Y1                   td                    0.169       7.935 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_12/gateop_perm/Z
                                   net (fanout=1)        0.735       8.670         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N23394
 CLMA_138_201/Y0                   td                    0.164       8.834 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=19)       0.790       9.624         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20110
 CLMA_142_224/Y1                   td                    0.209       9.833 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N584_mux15/gateop_perm/Z
                                   net (fanout=8)        0.424      10.257         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N584
 CLMA_138_225/Y0                   td                    0.282      10.539 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N589_15/gateop_perm/Z
                                   net (fanout=1)        0.592      11.131         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N589 [15]
 CLMA_138_221/Y0                   td                    0.164      11.295 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_6/gateop_perm/Z
                                   net (fanout=1)        0.453      11.748         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24849
 CLMA_138_209/Y1                   td                    0.377      12.125 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_9/gateop_perm/Z
                                   net (fanout=1)        0.420      12.545         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24852
 CLMS_142_213/A0                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  12.545         Logic Levels: 7  
                                                                                   Logic: 2.013ns(32.822%), Route: 4.120ns(67.178%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.550    1005.485         rx_clki_clkbufg  
 CLMS_142_213/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.911    1006.396                          
 clock uncertainty                                      -0.050    1006.346                          

 Setup time                                             -0.180    1006.166                          

 Data required time                                               1006.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.166                          
 Data arrival time                                                 -12.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.621                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I2
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.485
  Launch Clock Delay      :  6.412
  Clock Pessimism Removal :  0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.792       6.412         rx_clki_clkbufg  
 CLMA_134_188/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK

 CLMA_134_188/Q1                   tco                   0.261       6.673 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.446       7.119         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [14]
 CLMA_138_189/Y0                   td                    0.387       7.506 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_10/gateop_perm/Z
                                   net (fanout=1)        0.260       7.766         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N23392
 CLMA_138_189/Y1                   td                    0.169       7.935 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_12/gateop_perm/Z
                                   net (fanout=1)        0.735       8.670         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N23394
 CLMA_138_201/Y0                   td                    0.164       8.834 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=19)       0.764       9.598         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20110
 CLMA_134_212/Y1                   td                    0.276       9.874 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N590_5/gateop/F
                                   net (fanout=2)        0.932      10.806         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/dfbc [5]
 CLMA_142_212/COUT                 td                    0.429      11.235 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.235         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [6]
                                                         0.060      11.295 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_4/gateop_A2/Cout
                                                         0.000      11.295         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [10]
 CLMA_142_216/Y3                   td                    0.340      11.635 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.574      12.209         _N27             
 CLMS_142_213/A2                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I2

 Data arrival time                                                  12.209         Logic Levels: 6  
                                                                                   Logic: 2.086ns(35.984%), Route: 3.711ns(64.016%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.550    1005.485         rx_clki_clkbufg  
 CLMS_142_213/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.911    1006.396                          
 clock uncertainty                                      -0.050    1006.346                          

 Setup time                                             -0.353    1005.993                          

 Data required time                                               1005.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.993                          
 Data arrival time                                                 -12.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.784                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I1
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.485
  Launch Clock Delay      :  6.412
  Clock Pessimism Removal :  0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.792       6.412         rx_clki_clkbufg  
 CLMA_134_188/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK

 CLMA_134_188/Q1                   tco                   0.261       6.673 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.446       7.119         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [14]
 CLMA_138_189/Y0                   td                    0.387       7.506 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_10/gateop_perm/Z
                                   net (fanout=1)        0.260       7.766         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N23392
 CLMA_138_189/Y1                   td                    0.169       7.935 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_12/gateop_perm/Z
                                   net (fanout=1)        0.735       8.670         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N23394
 CLMA_138_201/Y0                   td                    0.164       8.834 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=19)       0.790       9.624         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20110
 CLMA_142_224/Y1                   td                    0.209       9.833 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N584_mux15/gateop_perm/Z
                                   net (fanout=8)        0.419      10.252         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N584
 CLMA_142_220/Y0                   td                    0.282      10.534 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N589_13/gateop_perm/Z
                                   net (fanout=1)        0.425      10.959         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N589 [13]
 CLMA_138_221/Y1                   td                    0.169      11.128 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_5/gateop_perm/Z
                                   net (fanout=1)        0.422      11.550         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24848
 CLMA_138_217/Y1                   td                    0.169      11.719 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_10/gateop_perm/Z
                                   net (fanout=1)        0.422      12.141         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24853
 CLMS_142_213/A1                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I1

 Data arrival time                                                  12.141         Logic Levels: 7  
                                                                                   Logic: 1.810ns(31.594%), Route: 3.919ns(68.406%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.550    1005.485         rx_clki_clkbufg  
 CLMS_142_213/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.911    1006.396                          
 clock uncertainty                                      -0.050    1006.346                          

 Setup time                                             -0.248    1006.098                          

 Data required time                                               1006.098                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.098                          
 Data arrival time                                                 -12.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.957                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/dptct/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[8]/opit_0_MUX4TO1Q/I0
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.288  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.476
  Launch Clock Delay      :  5.503
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.568       5.503         rx_clki_clkbufg  
 CLMS_126_113/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/dptct/opit_0_L5Q_perm/CLK

 CLMS_126_113/Q2                   tco                   0.223       5.726 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/dptct/opit_0_L5Q_perm/Q
                                   net (fanout=17)       0.220       5.946         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/dptct
 CLMS_126_125/DD                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[8]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                   5.946         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.339%), Route: 0.220ns(49.661%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.856       6.476         rx_clki_clkbufg  
 CLMS_126_125/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[8]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.685       5.791                          
 clock uncertainty                                       0.000       5.791                          

 Hold time                                              -0.129       5.662                          

 Data required time                                                  5.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.662                          
 Data arrival time                                                  -5.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.284                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/dptct/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[7]/opit_0_MUX4TO1Q/I0
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.288  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.476
  Launch Clock Delay      :  5.503
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.568       5.503         rx_clki_clkbufg  
 CLMS_126_113/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/dptct/opit_0_L5Q_perm/CLK

 CLMS_126_113/Q2                   tco                   0.223       5.726 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/dptct/opit_0_L5Q_perm/Q
                                   net (fanout=17)       0.220       5.946         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/dptct
 CLMS_126_125/CD                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[7]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                   5.946         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.339%), Route: 0.220ns(49.661%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.856       6.476         rx_clki_clkbufg  
 CLMS_126_125/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[7]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.685       5.791                          
 clock uncertainty                                       0.000       5.791                          

 Hold time                                              -0.142       5.649                          

 Data required time                                                  5.649                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.649                          
 Data arrival time                                                  -5.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.297                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d1/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d2/opit_0/D
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.423
  Launch Clock Delay      :  5.460
  Clock Pessimism Removal :  -0.963

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.525       5.460         rx_clki_clkbufg  
 CLMA_114_164/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d1/opit_0/CLK

 CLMA_114_164/Q3                   tco                   0.223       5.683 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d1/opit_0/Q
                                   net (fanout=2)        0.144       5.827         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d1
 CLMA_114_164/CD                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d2/opit_0/D

 Data arrival time                                                   5.827         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.803       6.423         rx_clki_clkbufg  
 CLMA_114_164/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d2/opit_0/CLK
 clock pessimism                                        -0.963       5.460                          
 clock uncertainty                                       0.000       5.460                          

 Hold time                                               0.033       5.493                          

 Data required time                                                  5.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.493                          
 Data arrival time                                                  -5.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.714
  Launch Clock Delay      :  8.021
  Clock Pessimism Removal :  1.261

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.210         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.210 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.811       8.021         ntclkbufg_1      
 CLMA_70_49/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_70_49/Q2                     tco                   0.261       8.282 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=64)       1.640       9.922         u_DDR3/global_reset_n
 CLMA_26_84/RS                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.922         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.730%), Route: 1.640ns(86.270%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204      24.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.175         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.175 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.539      26.714         ntclkbufg_1      
 CLMA_26_84/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.261      27.975                          
 clock uncertainty                                      -0.150      27.825                          

 Recovery time                                          -0.277      27.548                          

 Data required time                                                 27.548                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.548                          
 Data arrival time                                                  -9.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.626                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.701
  Launch Clock Delay      :  8.021
  Clock Pessimism Removal :  1.261

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.210         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.210 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.811       8.021         ntclkbufg_1      
 CLMA_70_49/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_70_49/Q2                     tco                   0.261       8.282 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=64)       1.623       9.905         u_DDR3/global_reset_n
 CLMA_30_77/RS                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.905         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.854%), Route: 1.623ns(86.146%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204      24.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.175         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.175 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.526      26.701         ntclkbufg_1      
 CLMA_30_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.261      27.962                          
 clock uncertainty                                      -0.150      27.812                          

 Recovery time                                          -0.277      27.535                          

 Data required time                                                 27.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.535                          
 Data arrival time                                                  -9.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.630                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.704
  Launch Clock Delay      :  8.021
  Clock Pessimism Removal :  1.261

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.210         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.210 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.811       8.021         ntclkbufg_1      
 CLMA_70_49/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_70_49/Q2                     tco                   0.261       8.282 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=64)       1.619       9.901         u_DDR3/global_reset_n
 CLMS_26_77/RS                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.901         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.883%), Route: 1.619ns(86.117%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204      24.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.175         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.175 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.529      26.704         ntclkbufg_1      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.261      27.965                          
 clock uncertainty                                      -0.150      27.815                          

 Recovery time                                          -0.277      27.538                          

 Data required time                                                 27.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.538                          
 Data arrival time                                                  -9.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.637                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/opit_0_inv_AQ_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.038
  Launch Clock Delay      :  6.725
  Clock Pessimism Removal :  -1.280

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204       4.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.175         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.175 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.550       6.725         ntclkbufg_1      
 CLMS_66_33/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK

 CLMS_66_33/Q0                     tco                   0.223       6.948 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.255       7.203         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
 CLMA_66_28/RSCO                   td                    0.104       7.307 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.307         _N1048           
 CLMA_66_32/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   7.307         Logic Levels: 1  
                                                                                   Logic: 0.327ns(56.186%), Route: 0.255ns(43.814%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.210         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.210 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.828       8.038         ntclkbufg_1      
 CLMA_66_32/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -1.280       6.758                          
 clock uncertainty                                       0.000       6.758                          

 Removal time                                            0.000       6.758                          

 Data required time                                                  6.758                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.758                          
 Data arrival time                                                  -7.307                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.549                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.038
  Launch Clock Delay      :  6.725
  Clock Pessimism Removal :  -1.280

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204       4.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.175         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.175 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.550       6.725         ntclkbufg_1      
 CLMS_66_33/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK

 CLMS_66_33/Q0                     tco                   0.223       6.948 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.255       7.203         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
 CLMA_66_28/RSCO                   td                    0.104       7.307 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.307         _N1048           
 CLMA_66_32/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.307         Logic Levels: 1  
                                                                                   Logic: 0.327ns(56.186%), Route: 0.255ns(43.814%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.210         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.210 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.828       8.038         ntclkbufg_1      
 CLMA_66_32/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.280       6.758                          
 clock uncertainty                                       0.000       6.758                          

 Removal time                                            0.000       6.758                          

 Data required time                                                  6.758                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.758                          
 Data arrival time                                                  -7.307                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.549                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.021
  Launch Clock Delay      :  6.708
  Clock Pessimism Removal :  -1.280

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204       4.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.175         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.175 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.533       6.708         ntclkbufg_1      
 CLMA_70_49/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_70_49/Q2                     tco                   0.223       6.931 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=64)       0.256       7.187         u_DDR3/global_reset_n
 CLMA_70_44/RSCO                   td                    0.104       7.291 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_iorst_req/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.291         _N1039           
 CLMA_70_48/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.291         Logic Levels: 1  
                                                                                   Logic: 0.327ns(56.089%), Route: 0.256ns(43.911%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.210         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.210 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.811       8.021         ntclkbufg_1      
 CLMA_70_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.280       6.741                          
 clock uncertainty                                       0.000       6.741                          

 Removal time                                            0.000       6.741                          

 Data required time                                                  6.741                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.741                          
 Data arrival time                                                  -7.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/mrn[7]/opit_0_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.701
  Launch Clock Delay      :  8.056
  Clock Pessimism Removal :  1.035

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.213         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.213 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.843       8.056         ntclkbufg_2      
 CLMA_38_236/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_236/Q1                    tco                   0.261       8.317 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1391)     3.095      11.412         SYSRESETn        
 CLMA_114_104/Y1                   td                    0.169      11.581 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=122)      1.436      13.017         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMS_126_45/RS                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/mrn[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                  13.017         Logic Levels: 1  
                                                                                   Logic: 0.430ns(8.668%), Route: 4.531ns(91.332%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204      14.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.773 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.178         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.178 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.523      16.701         ntclkbufg_2      
 CLMS_126_45/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/mrn[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.035      17.736                          
 clock uncertainty                                      -0.150      17.586                          

 Recovery time                                          -0.277      17.309                          

 Data required time                                                 17.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.309                          
 Data arrival time                                                 -13.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/mrn[2]/opit_0_MUX4TO1Q/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.701
  Launch Clock Delay      :  8.056
  Clock Pessimism Removal :  1.035

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.213         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.213 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.843       8.056         ntclkbufg_2      
 CLMA_38_236/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_236/Q1                    tco                   0.261       8.317 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1391)     3.095      11.412         SYSRESETn        
 CLMA_114_104/Y1                   td                    0.169      11.581 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=122)      1.436      13.017         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMS_126_45/RS                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/mrn[2]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  13.017         Logic Levels: 1  
                                                                                   Logic: 0.430ns(8.668%), Route: 4.531ns(91.332%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204      14.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.773 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.178         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.178 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.523      16.701         ntclkbufg_2      
 CLMS_126_45/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/mrn[2]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         1.035      17.736                          
 clock uncertainty                                      -0.150      17.586                          

 Recovery time                                          -0.277      17.309                          

 Data required time                                                 17.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.309                          
 Data arrival time                                                 -13.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/boct[4]/opit_0_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.295  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.726
  Launch Clock Delay      :  8.056
  Clock Pessimism Removal :  1.035

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.213         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.213 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.843       8.056         ntclkbufg_2      
 CLMA_38_236/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_236/Q1                    tco                   0.261       8.317 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1391)     3.095      11.412         SYSRESETn        
 CLMA_114_104/Y1                   td                    0.169      11.581 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=122)      1.443      13.024         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_126_24/RS                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/boct[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                  13.024         Logic Levels: 1  
                                                                                   Logic: 0.430ns(8.655%), Route: 4.538ns(91.345%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204      14.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.773 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.178         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.178 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.548      16.726         ntclkbufg_2      
 CLMA_126_24/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/boct[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.035      17.761                          
 clock uncertainty                                      -0.150      17.611                          

 Recovery time                                          -0.277      17.334                          

 Data required time                                                 17.334                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.334                          
 Data arrival time                                                 -13.024                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.310                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[8]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.310  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.088
  Launch Clock Delay      :  6.743
  Clock Pessimism Removal :  -1.035

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204       4.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.773 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.178         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.178 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.565       6.743         ntclkbufg_2      
 CLMA_38_236/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_236/Q1                    tco                   0.223       6.966 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1391)     0.396       7.362         SYSRESETn        
 CLMA_50_240/RSCO                  td                    0.104       7.466 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_0/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.466         _N413            
 CLMA_50_244/RSCO                  td                    0.080       7.546 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[6]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.546         _N412            
 CLMA_50_248/RSCI                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[8]/opit_0_inv/RS

 Data arrival time                                                   7.546         Logic Levels: 2  
                                                                                   Logic: 0.407ns(50.685%), Route: 0.396ns(49.315%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.213         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.213 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.875       8.088         ntclkbufg_2      
 CLMA_50_248/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[8]/opit_0_inv/CLK
 clock pessimism                                        -1.035       7.053                          
 clock uncertainty                                       0.000       7.053                          

 Removal time                                            0.000       7.053                          

 Data required time                                                  7.053                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.053                          
 Data arrival time                                                  -7.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.493                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[9]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.070
  Launch Clock Delay      :  6.743
  Clock Pessimism Removal :  -1.035

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204       4.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.773 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.178         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.178 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.565       6.743         ntclkbufg_2      
 CLMA_38_236/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_236/Q1                    tco                   0.223       6.966 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1391)     0.511       7.477         SYSRESETn        
 CLMS_46_257/RSCO                  td                    0.104       7.581 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[3]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.581         _N422            
 CLMS_46_261/RSCI                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[9]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.581         Logic Levels: 1  
                                                                                   Logic: 0.327ns(39.021%), Route: 0.511ns(60.979%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.213         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.213 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.857       8.070         ntclkbufg_2      
 CLMS_46_261/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.035       7.035                          
 clock uncertainty                                       0.000       7.035                          

 Removal time                                            0.000       7.035                          

 Data required time                                                  7.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.035                          
 Data arrival time                                                  -7.581                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.546                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/wdog_load[27]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.067
  Launch Clock Delay      :  6.743
  Clock Pessimism Removal :  -1.261

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204       4.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.773 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.178         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.178 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.565       6.743         ntclkbufg_2      
 CLMA_38_236/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_236/Q1                    tco                   0.223       6.966 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1391)     0.305       7.271         SYSRESETn        
 CLMA_30_236/RSCO                  td                    0.104       7.375 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[28]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.375         _N991            
 CLMA_30_240/RSCI                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/wdog_load[27]/opit_0_inv/RS

 Data arrival time                                                   7.375         Logic Levels: 1  
                                                                                   Logic: 0.327ns(51.741%), Route: 0.305ns(48.259%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.213         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.213 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.854       8.067         ntclkbufg_2      
 CLMA_30_240/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/wdog_load[27]/opit_0_inv/CLK
 clock pessimism                                        -1.261       6.806                          
 clock uncertainty                                       0.000       6.806                          

 Removal time                                            0.000       6.806                          

 Data required time                                                  6.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.806                          
 Data arrival time                                                  -7.375                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.569                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.368  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.749
  Launch Clock Delay      :  8.001
  Clock Pessimism Removal :  0.884

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.210         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.210 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.791       8.001         ntclkbufg_1      
 CLMA_50_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_50_68/Q0                     tco                   0.261       8.262 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.622      10.884         nt_LED[2]        
 CLMS_38_229/Y0                    td                    0.164      11.048 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.577      11.625         u_rst_gen/N3     
 CLMA_30_237/RS                                                            r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                  11.625         Logic Levels: 1  
                                                                                   Logic: 0.425ns(11.727%), Route: 3.199ns(88.273%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204      14.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.773 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.178         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.178 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.571      16.749         ntclkbufg_2      
 CLMA_30_237/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.884      17.633                          
 clock uncertainty                                      -0.150      17.483                          

 Recovery time                                          -0.277      17.206                          

 Data required time                                                 17.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.206                          
 Data arrival time                                                 -11.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.581                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.368  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.749
  Launch Clock Delay      :  8.001
  Clock Pessimism Removal :  0.884

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.210         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.210 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.791       8.001         ntclkbufg_1      
 CLMA_50_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_50_68/Q0                     tco                   0.261       8.262 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.622      10.884         nt_LED[2]        
 CLMS_38_229/Y0                    td                    0.164      11.048 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.577      11.625         u_rst_gen/N3     
 CLMA_30_237/RS                                                            r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                  11.625         Logic Levels: 1  
                                                                                   Logic: 0.425ns(11.727%), Route: 3.199ns(88.273%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204      14.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.773 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.178         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.178 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.571      16.749         ntclkbufg_2      
 CLMA_30_237/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.884      17.633                          
 clock uncertainty                                      -0.150      17.483                          

 Recovery time                                          -0.277      17.206                          

 Data required time                                                 17.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.206                          
 Data arrival time                                                 -11.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.581                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.363  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.754
  Launch Clock Delay      :  8.001
  Clock Pessimism Removal :  0.884

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.210         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.210 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.791       8.001         ntclkbufg_1      
 CLMA_50_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_50_68/Q0                     tco                   0.261       8.262 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.622      10.884         nt_LED[2]        
 CLMS_38_229/Y0                    td                    0.164      11.048 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.577      11.625         u_rst_gen/N3     
 CLMA_30_237/RSCO                  td                    0.118      11.743 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      11.743         _N960            
 CLMA_30_241/RSCI                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                  11.743         Logic Levels: 2  
                                                                                   Logic: 0.543ns(14.511%), Route: 3.199ns(85.489%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204      14.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.773 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.178         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.178 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.576      16.754         ntclkbufg_2      
 CLMA_30_241/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.884      17.638                          
 clock uncertainty                                      -0.150      17.488                          

 Recovery time                                           0.000      17.488                          

 Data required time                                                 17.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.488                          
 Data arrival time                                                 -11.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.745                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.495  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.067
  Launch Clock Delay      :  6.688
  Clock Pessimism Removal :  -0.884

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204       4.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.175         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.175 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.513       6.688         ntclkbufg_1      
 CLMA_50_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_50_68/Q0                     tco                   0.223       6.911 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.887       8.798         nt_LED[2]        
 CLMS_38_229/Y0                    td                    0.152       8.950 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.424       9.374         u_rst_gen/N3     
 CLMA_30_237/RSCO                  td                    0.113       9.487 f       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.487         _N960            
 CLMA_30_241/RSCI                                                          f       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                   9.487         Logic Levels: 2  
                                                                                   Logic: 0.488ns(17.435%), Route: 2.311ns(82.565%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.213         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.213 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.854       8.067         ntclkbufg_2      
 CLMA_30_241/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.884       7.183                          
 clock uncertainty                                       0.150       7.333                          

 Removal time                                            0.000       7.333                          

 Data required time                                                  7.333                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.333                          
 Data arrival time                                                  -9.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.154                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.490  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.062
  Launch Clock Delay      :  6.688
  Clock Pessimism Removal :  -0.884

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204       4.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.175         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.175 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.513       6.688         ntclkbufg_1      
 CLMA_50_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_50_68/Q0                     tco                   0.223       6.911 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.887       8.798         nt_LED[2]        
 CLMS_38_229/Y0                    td                    0.152       8.950 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.424       9.374         u_rst_gen/N3     
 CLMA_30_237/RS                                                            f       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                   9.374         Logic Levels: 1  
                                                                                   Logic: 0.375ns(13.961%), Route: 2.311ns(86.039%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.213         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.213 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.849       8.062         ntclkbufg_2      
 CLMA_30_237/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.884       7.178                          
 clock uncertainty                                       0.150       7.328                          

 Removal time                                           -0.211       7.117                          

 Data required time                                                  7.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.117                          
 Data arrival time                                                  -9.374                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.490  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.062
  Launch Clock Delay      :  6.688
  Clock Pessimism Removal :  -0.884

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.204       4.326         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.175         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.175 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.513       6.688         ntclkbufg_1      
 CLMA_50_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_50_68/Q0                     tco                   0.223       6.911 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.887       8.798         nt_LED[2]        
 CLMS_38_229/Y0                    td                    0.152       8.950 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.424       9.374         u_rst_gen/N3     
 CLMA_30_237/RS                                                            f       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                   9.374         Logic Levels: 1  
                                                                                   Logic: 0.375ns(13.961%), Route: 2.311ns(86.039%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.213         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.213 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.849       8.062         ntclkbufg_2      
 CLMA_30_237/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.884       7.178                          
 clock uncertainty                                       0.150       7.328                          

 Removal time                                           -0.211       7.117                          

 Data required time                                                  7.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.117                          
 Data arrival time                                                  -9.374                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[12]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.539
  Launch Clock Delay      :  6.453
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.833       6.453         rx_clki_clkbufg  
 CLMS_114_141/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMS_114_141/Q1                   tco                   0.261       6.714 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.695       7.409         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMS_114_141/Y1                   td                    0.276       7.685 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=142)      1.928       9.613         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_146_252/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[12]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.613         Logic Levels: 1  
                                                                                   Logic: 0.537ns(16.994%), Route: 2.623ns(83.006%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.604    1005.539         rx_clki_clkbufg  
 CLMA_146_252/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.224                          
 clock uncertainty                                      -0.050    1006.174                          

 Recovery time                                          -0.277    1005.897                          

 Data required time                                               1005.897                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.897                          
 Data arrival time                                                  -9.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.284                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[0]/opit_0_MUX4TO1Q/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.539
  Launch Clock Delay      :  6.453
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.833       6.453         rx_clki_clkbufg  
 CLMS_114_141/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMS_114_141/Q1                   tco                   0.261       6.714 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.695       7.409         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMS_114_141/Y1                   td                    0.276       7.685 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=142)      1.928       9.613         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_146_252/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[0]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   9.613         Logic Levels: 1  
                                                                                   Logic: 0.537ns(16.994%), Route: 2.623ns(83.006%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.604    1005.539         rx_clki_clkbufg  
 CLMA_146_252/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[0]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.685    1006.224                          
 clock uncertainty                                      -0.050    1006.174                          

 Recovery time                                          -0.277    1005.897                          

 Data required time                                               1005.897                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.897                          
 Data arrival time                                                  -9.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.284                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[3]/opit_0_MUX4TO1Q/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.539
  Launch Clock Delay      :  6.453
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.833       6.453         rx_clki_clkbufg  
 CLMS_114_141/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMS_114_141/Q1                   tco                   0.261       6.714 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.695       7.409         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMS_114_141/Y1                   td                    0.276       7.685 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=142)      1.928       9.613         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_146_252/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[3]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   9.613         Logic Levels: 1  
                                                                                   Logic: 0.537ns(16.994%), Route: 2.623ns(83.006%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.604    1005.539         rx_clki_clkbufg  
 CLMA_146_252/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[3]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.685    1006.224                          
 clock uncertainty                                      -0.050    1006.174                          

 Recovery time                                          -0.277    1005.897                          

 Data required time                                               1005.897                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.897                          
 Data arrival time                                                  -9.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.284                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[10]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.455
  Launch Clock Delay      :  5.500
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.565       5.500         rx_clki_clkbufg  
 CLMS_114_113/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMS_114_113/Q1                   tco                   0.223       5.723 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.244       5.967         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMA_118_112/Y3                   td                    0.156       6.123 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=59)       0.394       6.517         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMA_118_132/RSCO                 td                    0.113       6.630 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.630         _N1015           
 CLMA_118_136/RSCI                                                         f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.630         Logic Levels: 2  
                                                                                   Logic: 0.492ns(43.540%), Route: 0.638ns(56.460%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.835       6.455         rx_clki_clkbufg  
 CLMA_118_136/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.685       5.770                          
 clock uncertainty                                       0.000       5.770                          

 Removal time                                            0.000       5.770                          

 Data required time                                                  5.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.770                          
 Data arrival time                                                  -6.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.860                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[11]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.455
  Launch Clock Delay      :  5.500
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.565       5.500         rx_clki_clkbufg  
 CLMS_114_113/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMS_114_113/Q1                   tco                   0.223       5.723 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.244       5.967         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMA_118_112/Y3                   td                    0.156       6.123 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=59)       0.394       6.517         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMA_118_132/RSCO                 td                    0.113       6.630 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.630         _N1015           
 CLMA_118_136/RSCI                                                         f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[11]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.630         Logic Levels: 2  
                                                                                   Logic: 0.492ns(43.540%), Route: 0.638ns(56.460%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.835       6.455         rx_clki_clkbufg  
 CLMA_118_136/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.685       5.770                          
 clock uncertainty                                       0.000       5.770                          

 Removal time                                            0.000       5.770                          

 Data required time                                                  5.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.770                          
 Data arrival time                                                  -6.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.860                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[9]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.455
  Launch Clock Delay      :  5.500
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.565       5.500         rx_clki_clkbufg  
 CLMS_114_113/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMS_114_113/Q1                   tco                   0.223       5.723 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.244       5.967         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMA_118_112/Y3                   td                    0.156       6.123 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=59)       0.394       6.517         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMA_118_132/RSCO                 td                    0.113       6.630 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.630         _N1015           
 CLMA_118_136/RSCI                                                         f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.630         Logic Levels: 2  
                                                                                   Logic: 0.492ns(43.540%), Route: 0.638ns(56.460%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.835       6.455         rx_clki_clkbufg  
 CLMA_118_136/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.685       5.770                          
 clock uncertainty                                       0.000       5.770                          

 Removal time                                            0.000       5.770                          

 Data required time                                                  5.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.770                          
 Data arrival time                                                  -6.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.860                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[7]/opit_0_inv/CLK
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.213         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.213 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.820       8.033         ntclkbufg_2      
 CLMS_78_197/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[7]/opit_0_inv/CLK

 CLMS_78_197/Q1                    tco                   0.261       8.294 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[7]/opit_0_inv/Q
                                   net (fanout=1)        1.524       9.818         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss [7]
 CLMS_78_177/Y2                    td                    0.389      10.207 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_8/gateop_perm/Z
                                   net (fanout=1)        1.216      11.423         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103
 CLMA_82_160/Y3                    td                    0.276      11.699 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        0.960      12.659         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N1
 CLMA_70_177/Y1                    td                    0.179      12.838 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/gateop_perm/Z
                                   net (fanout=1)        2.718      15.556         nt_spi0_cs       
 IOL_7_350/DO                      td                    0.122      15.678 f       spi0_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000      15.678         spi0_cs_obuf/ntO 
 IOBD_0_350/PAD                    td                    2.720      18.398 f       spi0_cs_obuf/opit_0/O
                                   net (fanout=1)        0.090      18.488         spi0_cs          
 B8                                                                        f       spi0_cs (port)   

 Data arrival time                                                  18.488         Logic Levels: 5  
                                                                                   Logic: 3.947ns(37.752%), Route: 6.508ns(62.248%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[7]/opit_0_inv/CLK
Endpoint    : spi1_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.213         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.213 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.820       8.033         ntclkbufg_2      
 CLMS_78_197/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[7]/opit_0_inv/CLK

 CLMS_78_197/Q1                    tco                   0.261       8.294 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[7]/opit_0_inv/Q
                                   net (fanout=1)        1.524       9.818         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss [7]
 CLMS_78_177/Y2                    td                    0.389      10.207 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_8/gateop_perm/Z
                                   net (fanout=1)        1.216      11.423         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103
 CLMA_82_160/Y3                    td                    0.276      11.699 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        0.827      12.526         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N1
 CLMS_86_173/Y2                    td                    0.176      12.702 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_1/gateop_perm/Z
                                   net (fanout=1)        2.371      15.073         nt_spi1_cs       
 IOL_151_37/DO                     td                    0.122      15.195 f       spi1_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000      15.195         spi1_cs_obuf/ntO 
 IOBS_152_37/PAD                   td                    2.720      17.915 f       spi1_cs_obuf/opit_0/O
                                   net (fanout=1)        0.073      17.988         spi1_cs          
 V14                                                                       f       spi1_cs (port)   

 Data arrival time                                                  17.988         Logic Levels: 5  
                                                                                   Logic: 3.944ns(39.618%), Route: 6.011ns(60.382%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK
Endpoint    : spi0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.906       5.210         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.213         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.213 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.798       8.011         ntclkbufg_2      
 CLMS_66_189/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK

 CLMS_66_189/Q0                    tco                   0.261       8.272 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/Q
                                   net (fanout=10)       0.723       8.995         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL [0]
 CLMA_78_176/Y0                    td                    0.383       9.378 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N270/gateop_perm/Z
                                   net (fanout=2)        0.832      10.210         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/CLKDIV [2]
                                                         0.438      10.648 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_0/gateop_A2/Cout
                                                         0.000      10.648         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.co [2]
 CLMA_102_172/Y2                   td                    0.122      10.770 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/gateop_perm/Y
                                   net (fanout=11)       3.163      13.933         _N19             
 IOL_7_353/DO                      td                    0.122      14.055 f       spi0_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.055         spi0_clk_obuf/ntO
 IOBS_0_353/PAD                    td                    2.720      16.775 f       spi0_clk_obuf/opit_0/O
                                   net (fanout=1)        0.098      16.873         spi0_clk         
 C9                                                                        f       spi0_clk (port)  

 Data arrival time                                                  16.873         Logic Levels: 4  
                                                                                   Logic: 4.046ns(45.656%), Route: 4.816ns(54.344%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.493       0.527 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.527         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.548%), Route: 0.034ns(6.452%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.493       0.528 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.528         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.528         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.371%), Route: 0.035ns(6.629%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.493       0.529 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.529         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.195%), Route: 0.036ns(6.805%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.747
  Launch Clock Delay      :  6.534
  Clock Pessimism Removal :  0.763

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.676 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.044         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.044 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.490       6.534         ntclkbufg_1      
 CLMA_66_28/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_66_28/Q3                     tco                   0.209       6.743 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.800       7.543         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [3]
 CLMS_46_45/Y2                     td                    0.312       7.855 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.243       8.098         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24232
 CLMS_46_45/Y3                     td                    0.135       8.233 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.243       8.476         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMS_46_45/Y1                     td                    0.135       8.611 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]_3/gateop_perm/Z
                                   net (fanout=40)       0.500       9.111         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N19821
 CLMA_54_52/Y2                     td                    0.227       9.338 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/gateop_perm/Z
                                   net (fanout=1)        0.931      10.269         u_DDR3/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                  10.269         Logic Levels: 4  
                                                                                   Logic: 1.018ns(27.256%), Route: 2.717ns(72.744%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835      23.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.120 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.439         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.439 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      25.747         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.763      26.510                          
 clock uncertainty                                      -0.150      26.360                          

 Setup time                                             -1.394      24.966                          

 Data required time                                                 24.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.966                          
 Data arrival time                                                 -10.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.697                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[4]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.747
  Launch Clock Delay      :  6.534
  Clock Pessimism Removal :  0.763

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.676 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.044         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.044 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.490       6.534         ntclkbufg_1      
 CLMA_66_28/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_66_28/Q3                     tco                   0.209       6.743 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.800       7.543         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [3]
 CLMS_46_45/Y2                     td                    0.312       7.855 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.243       8.098         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24232
 CLMS_46_45/Y3                     td                    0.135       8.233 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.243       8.476         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMS_46_45/Y1                     td                    0.135       8.611 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]_3/gateop_perm/Z
                                   net (fanout=40)       0.500       9.111         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N19821
 CLMS_54_53/Y0                     td                    0.225       9.336 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[4]/gateop_perm/Z
                                   net (fanout=1)        0.851      10.187         u_DDR3/ddrc_paddr [4]
 HMEMC_16_1/SRB_IOL4_TX_DATA[5]                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[4]

 Data arrival time                                                  10.187         Logic Levels: 4  
                                                                                   Logic: 1.016ns(27.813%), Route: 2.637ns(72.187%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835      23.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.120 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.439         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.439 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      25.747         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.763      26.510                          
 clock uncertainty                                      -0.150      26.360                          

 Setup time                                             -1.260      25.100                          

 Data required time                                                 25.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.100                          
 Data arrival time                                                 -10.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.913                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWRITE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.747
  Launch Clock Delay      :  6.534
  Clock Pessimism Removal :  0.763

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.676 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.044         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.044 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.490       6.534         ntclkbufg_1      
 CLMA_66_28/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_66_28/Q3                     tco                   0.209       6.743 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.800       7.543         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [3]
 CLMS_46_45/Y2                     td                    0.312       7.855 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.243       8.098         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24232
 CLMS_46_45/Y0                     td                    0.139       8.237 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N69/gateop_perm/Z
                                   net (fanout=1)        0.947       9.184         u_DDR3/ddrc_pwrite
 HMEMC_16_1/SRB_IOL2_TX_DATA[0]                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWRITE

 Data arrival time                                                   9.184         Logic Levels: 2  
                                                                                   Logic: 0.660ns(24.906%), Route: 1.990ns(75.094%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835      23.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.120 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.439         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.439 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      25.747         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.763      26.510                          
 clock uncertainty                                      -0.150      26.360                          

 Setup time                                             -2.255      24.105                          

 Data required time                                                 24.105                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.105                          
 Data arrival time                                                  -9.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.921                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.514
  Launch Clock Delay      :  5.713
  Clock Pessimism Removal :  -0.801

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835       3.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.120 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.439         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.439 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.274       5.713         ntclkbufg_1      
 CLMA_70_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK

 CLMA_70_48/Q3                     tco                   0.197       5.910 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.139       6.049         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [0]
 CLMA_70_48/CD                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/D

 Data arrival time                                                   6.049         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.676 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.044         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.044 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.470       6.514         ntclkbufg_1      
 CLMA_70_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.801       5.713                          
 clock uncertainty                                       0.000       5.713                          

 Hold time                                               0.027       5.740                          

 Data required time                                                  5.740                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.740                          
 Data arrival time                                                  -6.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[5]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[5]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.489
  Launch Clock Delay      :  5.687
  Clock Pessimism Removal :  -0.801

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835       3.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.120 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.439         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.439 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.248       5.687         ntclkbufg_1      
 CLMA_38_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[5]/opit_0_inv/CLK

 CLMA_38_68/Q1                     tco                   0.198       5.885 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[5]/opit_0_inv/Q
                                   net (fanout=1)        0.140       6.025         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [5]
 CLMA_38_68/M3                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[5]/opit_0_inv/D

 Data arrival time                                                   6.025         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.676 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.044         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.044 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.445       6.489         ntclkbufg_1      
 CLMA_38_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[5]/opit_0_inv/CLK
 clock pessimism                                        -0.801       5.688                          
 clock uncertainty                                       0.000       5.688                          

 Hold time                                              -0.003       5.685                          

 Data required time                                                  5.685                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.685                          
 Data arrival time                                                  -6.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[6]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[6]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.481
  Launch Clock Delay      :  5.679
  Clock Pessimism Removal :  -0.763

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835       3.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.120 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.439         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.439 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.240       5.679         ntclkbufg_1      
 CLMA_42_64/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[6]/opit_0_inv/CLK

 CLMA_42_64/Q3                     tco                   0.198       5.877 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[6]/opit_0_inv/Q
                                   net (fanout=3)        0.178       6.055         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2 [6]
 CLMA_42_57/M3                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[6]/opit_0_inv/D

 Data arrival time                                                   6.055         Logic Levels: 0  
                                                                                   Logic: 0.198ns(52.660%), Route: 0.178ns(47.340%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.676 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.044         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.044 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.437       6.481         ntclkbufg_1      
 CLMA_42_57/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[6]/opit_0_inv/CLK
 clock pessimism                                        -0.763       5.718                          
 clock uncertainty                                       0.000       5.718                          

 Hold time                                              -0.003       5.715                          

 Data required time                                                  5.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.715                          
 Data arrival time                                                  -6.055                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.870  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.716
  Launch Clock Delay      :  5.352
  Clock Pessimism Removal :  0.506

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214      20.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      20.689 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.108         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.352 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.352         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.352 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.352         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      22.643 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.495      23.138         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_84/Y2                     td                    0.132      23.270 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.200      23.470         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_85/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  23.470         Logic Levels: 1  
                                                                                   Logic: 1.423ns(67.186%), Route: 0.695ns(32.814%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835      23.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.120 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.439         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.439 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.277      25.716         ntclkbufg_1      
 CLMS_26_85/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.506      26.222                          
 clock uncertainty                                      -0.150      26.072                          

 Setup time                                             -0.223      25.849                          

 Data required time                                                 25.849                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.849                          
 Data arrival time                                                 -23.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.379                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.870  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.716
  Launch Clock Delay      :  5.352
  Clock Pessimism Removal :  0.506

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214      20.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      20.689 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.108         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.352 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.352         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.352 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.352         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      22.643 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.495      23.138         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_84/Y2                     td                    0.132      23.270 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.200      23.470         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_85/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  23.470         Logic Levels: 1  
                                                                                   Logic: 1.423ns(67.186%), Route: 0.695ns(32.814%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835      23.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.120 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.439         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.439 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.277      25.716         ntclkbufg_1      
 CLMS_26_85/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.506      26.222                          
 clock uncertainty                                      -0.150      26.072                          

 Setup time                                             -0.223      25.849                          

 Data required time                                                 25.849                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.849                          
 Data arrival time                                                 -23.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.379                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.870  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.716
  Launch Clock Delay      :  5.352
  Clock Pessimism Removal :  0.506

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214      20.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      20.689 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.108         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.352 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.352         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.352 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.352         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      22.643 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.495      23.138         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_84/Y2                     td                    0.132      23.270 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.200      23.470         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_85/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  23.470         Logic Levels: 1  
                                                                                   Logic: 1.423ns(67.186%), Route: 0.695ns(32.814%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835      23.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.120 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.439         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.439 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.277      25.716         ntclkbufg_1      
 CLMS_26_85/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.506      26.222                          
 clock uncertainty                                      -0.150      26.072                          

 Setup time                                             -0.223      25.849                          

 Data required time                                                 25.849                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.849                          
 Data arrival time                                                 -23.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.379                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.522
  Launch Clock Delay      :  4.707
  Clock Pessimism Removal :  -0.506

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835      23.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.130 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.494         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.707 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.707         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.707 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.707         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.987      25.694 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.346      26.040         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_26_88/A4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.040         Logic Levels: 0  
                                                                                   Logic: 0.987ns(74.044%), Route: 0.346ns(25.956%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214      24.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      24.676 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      25.044         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.044 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.478      26.522         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.506      26.016                          
 clock uncertainty                                       0.150      26.166                          

 Hold time                                              -0.055      26.111                          

 Data required time                                                 26.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.111                          
 Data arrival time                                                 -26.040                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.071                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.518
  Launch Clock Delay      :  4.707
  Clock Pessimism Removal :  -0.506

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835      23.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.130 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.494         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.707 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.707         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.707 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.707         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      25.737 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.361      26.098         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_85/A4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.098         Logic Levels: 0  
                                                                                   Logic: 1.030ns(74.047%), Route: 0.361ns(25.953%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214      24.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      24.676 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      25.044         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.044 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.474      26.518         ntclkbufg_1      
 CLMS_26_85/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.506      26.012                          
 clock uncertainty                                       0.150      26.162                          

 Hold time                                              -0.055      26.107                          

 Data required time                                                 26.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.107                          
 Data arrival time                                                 -26.098                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.009                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.518
  Launch Clock Delay      :  4.707
  Clock Pessimism Removal :  -0.506

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835      23.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.130 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.494         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.707 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.707         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.707 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.707         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      25.737 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.361      26.098         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_84/A4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.098         Logic Levels: 0  
                                                                                   Logic: 1.030ns(74.047%), Route: 0.361ns(25.953%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214      24.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      24.676 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      25.044         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.044 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.474      26.518         ntclkbufg_1      
 CLMA_26_84/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.506      26.012                          
 clock uncertainty                                       0.150      26.162                          

 Hold time                                              -0.055      26.107                          

 Data required time                                                 26.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.107                          
 Data arrival time                                                 -26.098                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.009                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/axi_cs[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_0
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.722
  Launch Clock Delay      :  6.559
  Clock Pessimism Removal :  0.606

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.679 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.047         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.047 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.512       6.559         ntclkbufg_2      
 CLMA_70_108/CLK                                                           r       u_integration_kit_dbg/axi_cs[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_108/Q0                    tco                   0.209       6.768 r       u_integration_kit_dbg/axi_cs[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=228)      0.255       7.023         u_integration_kit_dbg/axi_cs [0]
 CLMA_70_109/Y3                    td                    0.286       7.309 f       u_integration_kit_dbg/N36_3/gateop/F
                                   net (fanout=1)        1.873       9.182         awvalid_mux      
 HMEMC_16_1/SRB_IOL57_LRS                                                  f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_0

 Data arrival time                                                   9.182         Logic Levels: 1  
                                                                                   Logic: 0.495ns(18.872%), Route: 2.128ns(81.128%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835      13.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.122 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.441         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.441 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.281      15.722         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL52_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 clock pessimism                                         0.606      16.328                          
 clock uncertainty                                      -0.150      16.178                          

 Setup time                                             -5.162      11.016                          

 Data required time                                                 11.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.016                          
 Data arrival time                                                  -9.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/axi_cs[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WVALID_0
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.722
  Launch Clock Delay      :  6.559
  Clock Pessimism Removal :  0.606

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.679 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.047         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.047 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.512       6.559         ntclkbufg_2      
 CLMA_70_108/CLK                                                           r       u_integration_kit_dbg/axi_cs[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_108/Q0                    tco                   0.209       6.768 r       u_integration_kit_dbg/axi_cs[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=228)      0.862       7.630         u_integration_kit_dbg/axi_cs [0]
 CLMA_42_125/Y3                    td                    0.305       7.935 r       u_integration_kit_dbg/N64/gateop/F
                                   net (fanout=1)        0.555       8.490         wvalid_mux       
 HMEMC_16_1/SRB_IOL49_IODLY_CTRL[2]
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WVALID_0

 Data arrival time                                                   8.490         Logic Levels: 1  
                                                                                   Logic: 0.514ns(26.618%), Route: 1.417ns(73.382%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835      13.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.122 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.441         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.441 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.281      15.722         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL52_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 clock pessimism                                         0.606      16.328                          
 clock uncertainty                                      -0.150      16.178                          

 Setup time                                             -5.195      10.983                          

 Data required time                                                 10.983                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.983                          
 Data arrival time                                                  -8.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.493                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG0/U_ipml_sdpram_ICACHE_TAG0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q_perm/L3
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.715
  Launch Clock Delay      :  6.510
  Clock Pessimism Removal :  0.764

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.679 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.047         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.047 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.463       6.510         ntclkbufg_2      
 DRM_62_164/CLKB[0]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG0/U_ipml_sdpram_ICACHE_TAG0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_62_164/QA0[5]                 tco                   1.881       8.391 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG0/U_ipml_sdpram_ICACHE_TAG0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[5]
                                   net (fanout=1)        0.533       8.924         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_0 [5]
 CLMS_66_161/COUT                  td                    0.348       9.272 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.272         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [6]
                                                         0.057       9.329 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_4/gateop_A2/Cout
                                                         0.000       9.329         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [10]
 CLMS_66_165/COUT                  td                    0.083       9.412 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.412         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.co [14]
 CLMS_66_169/Y1                    td                    0.272       9.684 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N75.eq_8/gateop_A2/Y1
                                   net (fanout=2)        0.365      10.049         _N16             
 CLMA_70_168/Y2                    td                    0.173      10.222 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.245      10.467         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_70_169/Y0                    td                    0.131      10.598 r       u_integration_kit_dbg/u_ahb_mux/N78_1_10/gateop/F
                                   net (fanout=1)        0.277      10.875         u_integration_kit_dbg/u_ahb_mux/_N25183
 CLMA_78_168/Y0                    td                    0.131      11.006 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=101)      0.953      11.959         HREADY           
 CLMA_78_168/Y1                    td                    0.180      12.139 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_91_15/gateop/F
                                   net (fanout=1)        0.878      13.017         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N24278
 CLMS_54_209/Y0                    td                    0.226      13.243 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_91_9/gateop/F
                                   net (fanout=1)        0.241      13.484         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N25924
 CLMA_54_208/B3                                                            r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  13.484         Logic Levels: 8  
                                                                                   Logic: 3.482ns(49.928%), Route: 3.492ns(50.072%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835      13.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.122 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.441         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.441 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.274      15.715         ntclkbufg_2      
 CLMA_54_208/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.764      16.479                          
 clock uncertainty                                      -0.150      16.329                          

 Setup time                                             -0.217      16.112                          

 Data required time                                                 16.112                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.112                          
 Data arrival time                                                 -13.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.628                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_9/gateop/M0
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.546
  Launch Clock Delay      :  5.732
  Clock Pessimism Removal :  -0.606

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835       3.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.122 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.441         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.441 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.291       5.732         ntclkbufg_2      
 CLMS_86_161/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/CLK

 CLMS_86_161/Q2                    tco                   0.197       5.929 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/Q
                                   net (fanout=68)       0.377       6.306         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [4]
 CLMS_78_157/M0                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_9/gateop/M0

 Data arrival time                                                   6.306         Logic Levels: 0  
                                                                                   Logic: 0.197ns(34.321%), Route: 0.377ns(65.679%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.679 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.047         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.047 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.499       6.546         ntclkbufg_2      
 CLMS_78_157/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_9/gateop/WCLK
 clock pessimism                                        -0.606       5.940                          
 clock uncertainty                                       0.000       5.940                          

 Hold time                                               0.313       6.253                          

 Data required time                                                  6.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.253                          
 Data arrival time                                                  -6.306                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.053                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_9/gateop/M0
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.546
  Launch Clock Delay      :  5.732
  Clock Pessimism Removal :  -0.606

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835       3.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.122 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.441         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.441 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.291       5.732         ntclkbufg_2      
 CLMS_86_161/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/CLK

 CLMS_86_161/Q2                    tco                   0.197       5.929 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/Q
                                   net (fanout=68)       0.377       6.306         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [4]
 CLMS_78_157/M0                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_9/gateop/M0

 Data arrival time                                                   6.306         Logic Levels: 0  
                                                                                   Logic: 0.197ns(34.321%), Route: 0.377ns(65.679%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.679 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.047         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.047 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.499       6.546         ntclkbufg_2      
 CLMS_78_157/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_9/gateop/WCLK
 clock pessimism                                        -0.606       5.940                          
 clock uncertainty                                       0.000       5.940                          

 Hold time                                               0.313       6.253                          

 Data required time                                                  6.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.253                          
 Data arrival time                                                  -6.306                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.053                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_9/gateop/M2
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.546
  Launch Clock Delay      :  5.732
  Clock Pessimism Removal :  -0.606

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835       3.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.122 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.441         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.441 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.291       5.732         ntclkbufg_2      
 CLMS_86_161/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/CLK

 CLMS_86_161/Q1                    tco                   0.197       5.929 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/Q
                                   net (fanout=68)       0.405       6.334         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [6]
 CLMS_78_157/M2                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_9/gateop/M2

 Data arrival time                                                   6.334         Logic Levels: 0  
                                                                                   Logic: 0.197ns(32.724%), Route: 0.405ns(67.276%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.679 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.047         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.047 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.499       6.546         ntclkbufg_2      
 CLMS_78_157/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_9/gateop/WCLK
 clock pessimism                                        -0.606       5.940                          
 clock uncertainty                                       0.000       5.940                          

 Hold time                                               0.313       6.253                          

 Data required time                                                  6.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.253                          
 Data arrival time                                                  -6.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.081                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.767
  Launch Clock Delay      :  5.411
  Clock Pessimism Removal :  0.645

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.689 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.108         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.352 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.411         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.436       5.847 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.847         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.847         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835       5.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.130 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.494         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.707 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.767         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.645       7.412                          
 clock uncertainty                                      -0.150       7.262                          

 Setup time                                             -0.065       7.197                          

 Data required time                                                  7.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.197                          
 Data arrival time                                                  -5.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.767
  Launch Clock Delay      :  5.411
  Clock Pessimism Removal :  0.645

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.689 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.108         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.352 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.411         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.436       5.847 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.847         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.847         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835       5.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.130 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.494         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.707 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.767         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.645       7.412                          
 clock uncertainty                                      -0.150       7.262                          

 Setup time                                             -0.065       7.197                          

 Data required time                                                  7.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.197                          
 Data arrival time                                                  -5.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.767
  Launch Clock Delay      :  5.411
  Clock Pessimism Removal :  0.645

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.689 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.108         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.352 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.411         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.436       5.847 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.847         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.847         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835       5.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.130 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.494         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.707 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.767         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.645       7.412                          
 clock uncertainty                                      -0.150       7.262                          

 Setup time                                             -0.065       7.197                          

 Data required time                                                  7.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.197                          
 Data arrival time                                                  -5.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.432
  Launch Clock Delay      :  4.757
  Clock Pessimism Removal :  -0.645

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835       3.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.130 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.494         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.707 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.757         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.361       5.118 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.118         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.118         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.689 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.108         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.352 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.432         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.645       4.787                          
 clock uncertainty                                       0.000       4.787                          

 Hold time                                              -0.043       4.744                          

 Data required time                                                  4.744                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.744                          
 Data arrival time                                                  -5.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.432
  Launch Clock Delay      :  4.757
  Clock Pessimism Removal :  -0.645

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835       3.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.130 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.494         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.707 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.757         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.361       5.118 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.118         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.118         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.689 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.108         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.352 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.432         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.645       4.787                          
 clock uncertainty                                       0.000       4.787                          

 Hold time                                              -0.043       4.744                          

 Data required time                                                  4.744                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.744                          
 Data arrival time                                                  -5.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.432
  Launch Clock Delay      :  4.757
  Clock Pessimism Removal :  -0.645

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835       3.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.130 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.494         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.707 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.757         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.361       5.118 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.118         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.118         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.689 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.108         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.352 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.432         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.645       4.787                          
 clock uncertainty                                       0.000       4.787                          

 Hold time                                              -0.043       4.744                          

 Data required time                                                  4.744                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.744                          
 Data arrival time                                                  -5.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.707
  Launch Clock Delay      :  6.513
  Clock Pessimism Removal :  0.506

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.676 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.044         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.044 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       6.513         ntclkbufg_1      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q0                     tco                   0.209       6.722 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.235       6.957         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   6.957         Logic Levels: 0  
                                                                                   Logic: 0.209ns(47.072%), Route: 0.235ns(52.928%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835       7.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.130 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.494         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       8.707 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.707         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.707 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.707         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.506       9.213                          
 clock uncertainty                                      -0.150       9.063                          

 Setup time                                             -0.588       8.475                          

 Data required time                                                  8.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.475                          
 Data arrival time                                                  -6.957                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.518                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.707
  Launch Clock Delay      :  6.513
  Clock Pessimism Removal :  0.506

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.676 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.044         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.044 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       6.513         ntclkbufg_1      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q1                     tco                   0.209       6.722 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.238       6.960         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   6.960         Logic Levels: 0  
                                                                                   Logic: 0.209ns(46.756%), Route: 0.238ns(53.244%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835       7.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.130 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.494         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       8.707 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.707         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.707 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.707         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.506       9.213                          
 clock uncertainty                                      -0.150       9.063                          

 Setup time                                             -0.541       8.522                          

 Data required time                                                  8.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.522                          
 Data arrival time                                                  -6.960                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.562                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.707
  Launch Clock Delay      :  6.509
  Clock Pessimism Removal :  0.506

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.676 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.044         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.044 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.465       6.509         ntclkbufg_1      
 CLMA_26_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMA_26_76/Q0                     tco                   0.209       6.718 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.241       6.959         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d
 CLMA_26_76/Y0                     td                    0.171       7.130 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        0.236       7.366         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   7.366         Logic Levels: 1  
                                                                                   Logic: 0.380ns(44.341%), Route: 0.477ns(55.659%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835       7.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.130 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.494         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       8.707 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.707         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.707 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.707         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.506       9.213                          
 clock uncertainty                                      -0.150       9.063                          

 Setup time                                             -0.051       9.012                          

 Data required time                                                  9.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.012                          
 Data arrival time                                                  -7.366                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.646                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.857  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.352
  Launch Clock Delay      :  5.703
  Clock Pessimism Removal :  -0.506

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835       3.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.120 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.439         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.439 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.264       5.703         ntclkbufg_1      
 CLMA_30_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK

 CLMA_30_77/Q1                     tco                   0.197       5.900 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.109       6.009         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   6.009         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.379%), Route: 0.109ns(35.621%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.689 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.108         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.352 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.352         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.352 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.352         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.506       4.846                          
 clock uncertainty                                       0.150       4.996                          

 Hold time                                               0.529       5.525                          

 Data required time                                                  5.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.525                          
 Data arrival time                                                  -6.009                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.484                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.861  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.352
  Launch Clock Delay      :  5.707
  Clock Pessimism Removal :  -0.506

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835       3.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.120 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.439         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.439 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.268       5.707         ntclkbufg_1      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q2                     tco                   0.197       5.904 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.109       6.013         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                   6.013         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.379%), Route: 0.109ns(35.621%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.689 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.108         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.352 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.352         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.352 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.352         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.506       4.846                          
 clock uncertainty                                       0.150       4.996                          

 Hold time                                               0.529       5.525                          

 Data required time                                                  5.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.525                          
 Data arrival time                                                  -6.013                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.488                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.861  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.352
  Launch Clock Delay      :  5.707
  Clock Pessimism Removal :  -0.506

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835       3.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.120 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.439         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.439 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.268       5.707         ntclkbufg_1      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q1                     tco                   0.198       5.905 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.233       6.138         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
 HMEMC_16_1/SRB_IOL23_LRS                                                  r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H

 Data arrival time                                                   6.138         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.940%), Route: 0.233ns(54.060%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.689 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.108         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.352 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.352         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.352 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.352         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.506       4.846                          
 clock uncertainty                                       0.150       4.996                          

 Hold time                                               0.529       5.525                          

 Data required time                                                  5.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.525                          
 Data arrival time                                                  -6.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.613                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I3
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.418
  Launch Clock Delay      :  5.040
  Clock Pessimism Removal :  0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.451       5.040         rx_clki_clkbufg  
 CLMA_134_188/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK

 CLMA_134_188/Q1                   tco                   0.209       5.249 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.383       5.632         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [14]
 CLMA_138_189/Y0                   td                    0.310       5.942 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_10/gateop_perm/Z
                                   net (fanout=1)        0.239       6.181         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N23392
 CLMA_138_189/Y1                   td                    0.135       6.316 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_12/gateop_perm/Z
                                   net (fanout=1)        0.580       6.896         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N23394
 CLMA_138_201/Y0                   td                    0.131       7.027 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=19)       0.608       7.635         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20110
 CLMA_142_224/Y1                   td                    0.167       7.802 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N584_mux15/gateop_perm/Z
                                   net (fanout=8)        0.362       8.164         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N584
 CLMA_138_225/Y0                   td                    0.226       8.390 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N589_15/gateop_perm/Z
                                   net (fanout=1)        0.458       8.848         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N589 [15]
 CLMA_138_221/Y0                   td                    0.131       8.979 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_6/gateop_perm/Z
                                   net (fanout=1)        0.355       9.334         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24849
 CLMA_138_209/Y1                   td                    0.302       9.636 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_9/gateop_perm/Z
                                   net (fanout=1)        0.359       9.995         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24852
 CLMS_142_213/A0                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I3

 Data arrival time                                                   9.995         Logic Levels: 7  
                                                                                   Logic: 1.611ns(32.513%), Route: 3.344ns(67.487%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.289    1004.418         rx_clki_clkbufg  
 CLMS_142_213/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.618    1005.036                          
 clock uncertainty                                      -0.050    1004.986                          

 Setup time                                             -0.109    1004.877                          

 Data required time                                               1004.877                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.877                          
 Data arrival time                                                  -9.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.882                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I2
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.418
  Launch Clock Delay      :  5.040
  Clock Pessimism Removal :  0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.451       5.040         rx_clki_clkbufg  
 CLMA_134_188/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK

 CLMA_134_188/Q1                   tco                   0.209       5.249 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.383       5.632         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [14]
 CLMA_138_189/Y0                   td                    0.310       5.942 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_10/gateop_perm/Z
                                   net (fanout=1)        0.239       6.181         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N23392
 CLMA_138_189/Y1                   td                    0.135       6.316 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_12/gateop_perm/Z
                                   net (fanout=1)        0.580       6.896         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N23394
 CLMA_138_201/Y0                   td                    0.131       7.027 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=19)       0.599       7.626         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20110
 CLMA_134_208/Y0                   td                    0.226       7.852 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N590_3/gateop/F
                                   net (fanout=2)        0.707       8.559         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/dfbc [3]
                                                         0.307       8.866 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_0/gateop_A2/Cout
                                                         0.000       8.866         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [2]
 CLMA_142_212/COUT                 td                    0.083       8.949 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.949         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [6]
                                                         0.055       9.004 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_4/gateop_A2/Cout
                                                         0.000       9.004         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [10]
 CLMA_142_216/Y3                   td                    0.272       9.276 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.466       9.742         _N27             
 CLMS_142_213/A2                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I2

 Data arrival time                                                   9.742         Logic Levels: 6  
                                                                                   Logic: 1.728ns(36.750%), Route: 2.974ns(63.250%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.289    1004.418         rx_clki_clkbufg  
 CLMS_142_213/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.618    1005.036                          
 clock uncertainty                                      -0.050    1004.986                          

 Setup time                                             -0.225    1004.761                          

 Data required time                                               1004.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.761                          
 Data arrival time                                                  -9.742                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.019                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I1
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.418
  Launch Clock Delay      :  5.040
  Clock Pessimism Removal :  0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.451       5.040         rx_clki_clkbufg  
 CLMA_134_188/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK

 CLMA_134_188/Q1                   tco                   0.209       5.249 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.383       5.632         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [14]
 CLMA_138_189/Y0                   td                    0.310       5.942 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_10/gateop_perm/Z
                                   net (fanout=1)        0.239       6.181         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N23392
 CLMA_138_189/Y1                   td                    0.135       6.316 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_12/gateop_perm/Z
                                   net (fanout=1)        0.580       6.896         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N23394
 CLMA_138_201/Y0                   td                    0.131       7.027 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=19)       0.608       7.635         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20110
 CLMA_142_224/Y1                   td                    0.167       7.802 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N584_mux15/gateop_perm/Z
                                   net (fanout=8)        0.358       8.160         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N584
 CLMA_142_220/Y0                   td                    0.226       8.386 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N589_13/gateop_perm/Z
                                   net (fanout=1)        0.357       8.743         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N589 [13]
 CLMA_138_221/Y1                   td                    0.135       8.878 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_5/gateop_perm/Z
                                   net (fanout=1)        0.356       9.234         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24848
 CLMA_138_217/Y1                   td                    0.135       9.369 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_10/gateop_perm/Z
                                   net (fanout=1)        0.359       9.728         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24853
 CLMS_142_213/A1                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I1

 Data arrival time                                                   9.728         Logic Levels: 7  
                                                                                   Logic: 1.448ns(30.887%), Route: 3.240ns(69.113%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.289    1004.418         rx_clki_clkbufg  
 CLMS_142_213/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.618    1005.036                          
 clock uncertainty                                      -0.050    1004.986                          

 Setup time                                             -0.149    1004.837                          

 Data required time                                               1004.837                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.837                          
 Data arrival time                                                  -9.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.109                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/dptct/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[8]/opit_0_MUX4TO1Q/I0
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.097
  Launch Clock Delay      :  4.431
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.302       4.431         rx_clki_clkbufg  
 CLMS_126_113/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/dptct/opit_0_L5Q_perm/CLK

 CLMS_126_113/Q2                   tco                   0.197       4.628 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/dptct/opit_0_L5Q_perm/Q
                                   net (fanout=17)       0.212       4.840         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/dptct
 CLMS_126_125/DD                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[8]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                   4.840         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.166%), Route: 0.212ns(51.834%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.508       5.097         rx_clki_clkbufg  
 CLMS_126_125/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[8]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.460       4.637                          
 clock uncertainty                                       0.000       4.637                          

 Hold time                                              -0.087       4.550                          

 Data required time                                                  4.550                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.550                          
 Data arrival time                                                  -4.840                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.290                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/dptct/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[7]/opit_0_MUX4TO1Q/I0
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.097
  Launch Clock Delay      :  4.431
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.302       4.431         rx_clki_clkbufg  
 CLMS_126_113/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/dptct/opit_0_L5Q_perm/CLK

 CLMS_126_113/Q2                   tco                   0.197       4.628 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/dptct/opit_0_L5Q_perm/Q
                                   net (fanout=17)       0.212       4.840         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/dptct
 CLMS_126_125/CD                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[7]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                   4.840         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.166%), Route: 0.212ns(51.834%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.508       5.097         rx_clki_clkbufg  
 CLMS_126_125/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[7]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.460       4.637                          
 clock uncertainty                                       0.000       4.637                          

 Hold time                                              -0.096       4.541                          

 Data required time                                                  4.541                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.541                          
 Data arrival time                                                  -4.840                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.299                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d1/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d2/opit_0/D
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.048
  Launch Clock Delay      :  4.391
  Clock Pessimism Removal :  -0.656

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.262       4.391         rx_clki_clkbufg  
 CLMA_114_164/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d1/opit_0/CLK

 CLMA_114_164/Q3                   tco                   0.197       4.588 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d1/opit_0/Q
                                   net (fanout=2)        0.138       4.726         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d1
 CLMA_114_164/CD                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d2/opit_0/D

 Data arrival time                                                   4.726         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.459       5.048         rx_clki_clkbufg  
 CLMA_114_164/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d2/opit_0/CLK
 clock pessimism                                        -0.656       4.392                          
 clock uncertainty                                       0.000       4.392                          

 Hold time                                               0.027       4.419                          

 Data required time                                                  4.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.419                          
 Data arrival time                                                  -4.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.716
  Launch Clock Delay      :  6.514
  Clock Pessimism Removal :  0.763

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.676 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.044         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.044 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.470       6.514         ntclkbufg_1      
 CLMA_70_49/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_70_49/Q2                     tco                   0.206       6.720 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=64)       1.297       8.017         u_DDR3/global_reset_n
 CLMA_26_84/RS                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.017         Logic Levels: 0  
                                                                                   Logic: 0.206ns(13.706%), Route: 1.297ns(86.294%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835      23.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.120 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.439         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.439 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.277      25.716         ntclkbufg_1      
 CLMA_26_84/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.763      26.479                          
 clock uncertainty                                      -0.150      26.329                          

 Recovery time                                          -0.212      26.117                          

 Data required time                                                 26.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.117                          
 Data arrival time                                                  -8.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.703
  Launch Clock Delay      :  6.514
  Clock Pessimism Removal :  0.763

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.676 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.044         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.044 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.470       6.514         ntclkbufg_1      
 CLMA_70_49/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_70_49/Q2                     tco                   0.206       6.720 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=64)       1.278       7.998         u_DDR3/global_reset_n
 CLMA_30_77/RS                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.998         Logic Levels: 0  
                                                                                   Logic: 0.206ns(13.881%), Route: 1.278ns(86.119%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835      23.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.120 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.439         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.439 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.264      25.703         ntclkbufg_1      
 CLMA_30_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.763      26.466                          
 clock uncertainty                                      -0.150      26.316                          

 Recovery time                                          -0.212      26.104                          

 Data required time                                                 26.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.104                          
 Data arrival time                                                  -7.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.106                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.707
  Launch Clock Delay      :  6.514
  Clock Pessimism Removal :  0.763

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.676 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.044         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.044 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.470       6.514         ntclkbufg_1      
 CLMA_70_49/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_70_49/Q2                     tco                   0.206       6.720 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=64)       1.263       7.983         u_DDR3/global_reset_n
 CLMS_26_77/RS                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.983         Logic Levels: 0  
                                                                                   Logic: 0.206ns(14.023%), Route: 1.263ns(85.977%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835      23.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.120 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.439         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.439 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.268      25.707         ntclkbufg_1      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.763      26.470                          
 clock uncertainty                                      -0.150      26.320                          

 Recovery time                                          -0.212      26.108                          

 Data required time                                                 26.108                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.108                          
 Data arrival time                                                  -7.983                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.125                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.529
  Launch Clock Delay      :  5.728
  Clock Pessimism Removal :  -0.775

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835       3.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.120 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.439         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.439 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.289       5.728         ntclkbufg_1      
 CLMS_66_33/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK

 CLMS_66_33/Q0                     tco                   0.197       5.925 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.244       6.169         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
 CLMA_66_28/RSCO                   td                    0.092       6.261 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.261         _N1048           
 CLMA_66_32/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.261         Logic Levels: 1  
                                                                                   Logic: 0.289ns(54.221%), Route: 0.244ns(45.779%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.676 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.044         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.044 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.485       6.529         ntclkbufg_1      
 CLMA_66_32/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.775       5.754                          
 clock uncertainty                                       0.000       5.754                          

 Removal time                                            0.000       5.754                          

 Data required time                                                  5.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.754                          
 Data arrival time                                                  -6.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.507                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/opit_0_inv_AQ_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.529
  Launch Clock Delay      :  5.728
  Clock Pessimism Removal :  -0.775

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835       3.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.120 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.439         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.439 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.289       5.728         ntclkbufg_1      
 CLMS_66_33/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK

 CLMS_66_33/Q0                     tco                   0.197       5.925 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.244       6.169         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
 CLMA_66_28/RSCO                   td                    0.092       6.261 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.261         _N1048           
 CLMA_66_32/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   6.261         Logic Levels: 1  
                                                                                   Logic: 0.289ns(54.221%), Route: 0.244ns(45.779%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.676 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.044         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.044 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.485       6.529         ntclkbufg_1      
 CLMA_66_32/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.775       5.754                          
 clock uncertainty                                       0.000       5.754                          

 Removal time                                            0.000       5.754                          

 Data required time                                                  5.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.754                          
 Data arrival time                                                  -6.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.507                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.514
  Launch Clock Delay      :  5.713
  Clock Pessimism Removal :  -0.775

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835       3.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.120 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.439         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.439 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.274       5.713         ntclkbufg_1      
 CLMA_70_49/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_70_49/Q2                     tco                   0.197       5.910 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=64)       0.246       6.156         u_DDR3/global_reset_n
 CLMA_70_44/RSCO                   td                    0.092       6.248 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_iorst_req/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.248         _N1039           
 CLMA_70_48/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RS

 Data arrival time                                                   6.248         Logic Levels: 1  
                                                                                   Logic: 0.289ns(54.019%), Route: 0.246ns(45.981%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.676 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.044         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.044 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.470       6.514         ntclkbufg_1      
 CLMA_70_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.775       5.739                          
 clock uncertainty                                       0.000       5.739                          

 Removal time                                            0.000       5.739                          

 Data required time                                                  5.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.739                          
 Data arrival time                                                  -6.248                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/mrn[7]/opit_0_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.702
  Launch Clock Delay      :  6.543
  Clock Pessimism Removal :  0.606

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.679 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.047         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.047 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.496       6.543         ntclkbufg_2      
 CLMA_38_236/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_236/Q1                    tco                   0.206       6.749 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1391)     2.664       9.413         SYSRESETn        
 CLMA_114_104/Y1                   td                    0.143       9.556 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=122)      1.159      10.715         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMS_126_45/RS                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/mrn[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.715         Logic Levels: 1  
                                                                                   Logic: 0.349ns(8.365%), Route: 3.823ns(91.635%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835      13.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.122 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.441         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.441 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.261      15.702         ntclkbufg_2      
 CLMS_126_45/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/mrn[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.606      16.308                          
 clock uncertainty                                      -0.150      16.158                          

 Recovery time                                          -0.212      15.946                          

 Data required time                                                 15.946                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.946                          
 Data arrival time                                                 -10.715                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.231                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/mrn[2]/opit_0_MUX4TO1Q/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.702
  Launch Clock Delay      :  6.543
  Clock Pessimism Removal :  0.606

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.679 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.047         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.047 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.496       6.543         ntclkbufg_2      
 CLMA_38_236/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_236/Q1                    tco                   0.206       6.749 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1391)     2.664       9.413         SYSRESETn        
 CLMA_114_104/Y1                   td                    0.143       9.556 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=122)      1.159      10.715         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMS_126_45/RS                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/mrn[2]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  10.715         Logic Levels: 1  
                                                                                   Logic: 0.349ns(8.365%), Route: 3.823ns(91.635%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835      13.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.122 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.441         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.441 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.261      15.702         ntclkbufg_2      
 CLMS_126_45/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/mrn[2]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.606      16.308                          
 clock uncertainty                                      -0.150      16.158                          

 Recovery time                                          -0.212      15.946                          

 Data required time                                                 15.946                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.946                          
 Data arrival time                                                 -10.715                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.231                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/boct[4]/opit_0_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.725
  Launch Clock Delay      :  6.543
  Clock Pessimism Removal :  0.606

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.679 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.047         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.047 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.496       6.543         ntclkbufg_2      
 CLMA_38_236/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_236/Q1                    tco                   0.206       6.749 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1391)     2.664       9.413         SYSRESETn        
 CLMA_114_104/Y1                   td                    0.143       9.556 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=122)      1.168      10.724         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_126_24/RS                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/boct[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.724         Logic Levels: 1  
                                                                                   Logic: 0.349ns(8.347%), Route: 3.832ns(91.653%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835      13.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.122 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.441         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.441 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.284      15.725         ntclkbufg_2      
 CLMA_126_24/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/boct[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.606      16.331                          
 clock uncertainty                                      -0.150      16.181                          

 Recovery time                                          -0.212      15.969                          

 Data required time                                                 15.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.969                          
 Data arrival time                                                 -10.724                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[8]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.581
  Launch Clock Delay      :  5.740
  Clock Pessimism Removal :  -0.606

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835       3.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.122 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.441         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.441 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.299       5.740         ntclkbufg_2      
 CLMA_38_236/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_236/Q1                    tco                   0.198       5.938 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1391)     0.371       6.309         SYSRESETn        
 CLMA_50_240/RSCO                  td                    0.100       6.409 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_0/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.409         _N413            
 CLMA_50_244/RSCO                  td                    0.069       6.478 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[6]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.478         _N412            
 CLMA_50_248/RSCI                                                          f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[8]/opit_0_inv/RS

 Data arrival time                                                   6.478         Logic Levels: 2  
                                                                                   Logic: 0.367ns(49.729%), Route: 0.371ns(50.271%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.679 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.047         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.047 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.534       6.581         ntclkbufg_2      
 CLMA_50_248/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[8]/opit_0_inv/CLK
 clock pessimism                                        -0.606       5.975                          
 clock uncertainty                                       0.000       5.975                          

 Removal time                                            0.000       5.975                          

 Data required time                                                  5.975                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.975                          
 Data arrival time                                                  -6.478                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.503                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/wdog_load[27]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.554
  Launch Clock Delay      :  5.740
  Clock Pessimism Removal :  -0.764

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835       3.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.122 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.441         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.441 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.299       5.740         ntclkbufg_2      
 CLMA_38_236/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_236/Q1                    tco                   0.197       5.937 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1391)     0.294       6.231         SYSRESETn        
 CLMA_30_236/RSCO                  td                    0.092       6.323 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[28]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.323         _N991            
 CLMA_30_240/RSCI                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/wdog_load[27]/opit_0_inv/RS

 Data arrival time                                                   6.323         Logic Levels: 1  
                                                                                   Logic: 0.289ns(49.571%), Route: 0.294ns(50.429%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.679 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.047         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.047 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.507       6.554         ntclkbufg_2      
 CLMA_30_240/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/wdog_load[27]/opit_0_inv/CLK
 clock pessimism                                        -0.764       5.790                          
 clock uncertainty                                       0.000       5.790                          

 Removal time                                            0.000       5.790                          

 Data required time                                                  5.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.790                          
 Data arrival time                                                  -6.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.533                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[9]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.217  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.563
  Launch Clock Delay      :  5.740
  Clock Pessimism Removal :  -0.606

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835       3.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.122 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.441         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.441 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.299       5.740         ntclkbufg_2      
 CLMA_38_236/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_236/Q1                    tco                   0.198       5.938 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1391)     0.479       6.417         SYSRESETn        
 CLMS_46_257/RSCO                  td                    0.100       6.517 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[3]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.517         _N422            
 CLMS_46_261/RSCI                                                          f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[9]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.517         Logic Levels: 1  
                                                                                   Logic: 0.298ns(38.353%), Route: 0.479ns(61.647%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.679 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.047         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.047 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.516       6.563         ntclkbufg_2      
 CLMS_46_261/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.606       5.957                          
 clock uncertainty                                       0.000       5.957                          

 Removal time                                            0.000       5.957                          

 Data required time                                                  5.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.957                          
 Data arrival time                                                  -6.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.560                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.239  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.747
  Launch Clock Delay      :  6.492
  Clock Pessimism Removal :  0.506

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.676 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.044         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.044 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.448       6.492         ntclkbufg_1      
 CLMA_50_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_50_68/Q0                     tco                   0.206       6.698 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.116       8.814         nt_LED[2]        
 CLMS_38_229/Y0                    td                    0.131       8.945 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.468       9.413         u_rst_gen/N3     
 CLMA_30_237/RS                                                            r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                   9.413         Logic Levels: 1  
                                                                                   Logic: 0.337ns(11.537%), Route: 2.584ns(88.463%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835      13.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.122 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.441         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.441 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.306      15.747         ntclkbufg_2      
 CLMA_30_237/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.506      16.253                          
 clock uncertainty                                      -0.150      16.103                          

 Recovery time                                          -0.223      15.880                          

 Data required time                                                 15.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.880                          
 Data arrival time                                                  -9.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.467                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.239  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.747
  Launch Clock Delay      :  6.492
  Clock Pessimism Removal :  0.506

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.676 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.044         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.044 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.448       6.492         ntclkbufg_1      
 CLMA_50_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_50_68/Q0                     tco                   0.206       6.698 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.116       8.814         nt_LED[2]        
 CLMS_38_229/Y0                    td                    0.131       8.945 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.468       9.413         u_rst_gen/N3     
 CLMA_30_237/RS                                                            r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                   9.413         Logic Levels: 1  
                                                                                   Logic: 0.337ns(11.537%), Route: 2.584ns(88.463%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835      13.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.122 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.441         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.441 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.306      15.747         ntclkbufg_2      
 CLMA_30_237/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.506      16.253                          
 clock uncertainty                                      -0.150      16.103                          

 Recovery time                                          -0.223      15.880                          

 Data required time                                                 15.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.880                          
 Data arrival time                                                  -9.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.467                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.751
  Launch Clock Delay      :  6.492
  Clock Pessimism Removal :  0.506

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.676 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.044         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.044 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.448       6.492         ntclkbufg_1      
 CLMA_50_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_50_68/Q0                     tco                   0.206       6.698 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.116       8.814         nt_LED[2]        
 CLMS_38_229/Y0                    td                    0.131       8.945 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.468       9.413         u_rst_gen/N3     
 CLMA_30_237/RSCO                  td                    0.094       9.507 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.507         _N960            
 CLMA_30_241/RSCI                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                   9.507         Logic Levels: 2  
                                                                                   Logic: 0.431ns(14.295%), Route: 2.584ns(85.705%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835      13.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.122 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.441         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.441 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.310      15.751         ntclkbufg_2      
 CLMA_30_241/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.506      16.257                          
 clock uncertainty                                      -0.150      16.107                          

 Recovery time                                           0.000      16.107                          

 Data required time                                                 16.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.107                          
 Data arrival time                                                  -9.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.600                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.357  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.554
  Launch Clock Delay      :  5.691
  Clock Pessimism Removal :  -0.506

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835       3.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.120 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.439         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.439 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.252       5.691         ntclkbufg_1      
 CLMA_50_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_50_68/Q0                     tco                   0.198       5.889 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.688       7.577         nt_LED[2]        
 CLMS_38_229/Y0                    td                    0.121       7.698 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.394       8.092         u_rst_gen/N3     
 CLMA_30_237/RSCO                  td                    0.092       8.184 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.184         _N960            
 CLMA_30_241/RSCI                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                   8.184         Logic Levels: 2  
                                                                                   Logic: 0.411ns(16.486%), Route: 2.082ns(83.514%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.679 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.047         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.047 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.507       6.554         ntclkbufg_2      
 CLMA_30_241/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.506       6.048                          
 clock uncertainty                                       0.150       6.198                          

 Removal time                                            0.000       6.198                          

 Data required time                                                  6.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.198                          
 Data arrival time                                                  -8.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.986                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.353  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.550
  Launch Clock Delay      :  5.691
  Clock Pessimism Removal :  -0.506

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835       3.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.120 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.439         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.439 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.252       5.691         ntclkbufg_1      
 CLMA_50_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_50_68/Q0                     tco                   0.198       5.889 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.688       7.577         nt_LED[2]        
 CLMS_38_229/Y0                    td                    0.121       7.698 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.394       8.092         u_rst_gen/N3     
 CLMA_30_237/RS                                                            r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                   8.092         Logic Levels: 1  
                                                                                   Logic: 0.319ns(13.286%), Route: 2.082ns(86.714%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.679 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.047         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.047 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.503       6.550         ntclkbufg_2      
 CLMA_30_237/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.506       6.044                          
 clock uncertainty                                       0.150       6.194                          

 Removal time                                           -0.195       5.999                          

 Data required time                                                  5.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.999                          
 Data arrival time                                                  -8.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.093                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.353  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.550
  Launch Clock Delay      :  5.691
  Clock Pessimism Removal :  -0.506

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.835       3.780         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.120 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.439         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.439 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.252       5.691         ntclkbufg_1      
 CLMA_50_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_50_68/Q0                     tco                   0.198       5.889 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.688       7.577         nt_LED[2]        
 CLMS_38_229/Y0                    td                    0.121       7.698 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.394       8.092         u_rst_gen/N3     
 CLMA_30_237/RS                                                            r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                   8.092         Logic Levels: 1  
                                                                                   Logic: 0.319ns(13.286%), Route: 2.082ns(86.714%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.679 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.047         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.047 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.503       6.550         ntclkbufg_2      
 CLMA_30_237/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.506       6.044                          
 clock uncertainty                                       0.150       6.194                          

 Removal time                                           -0.195       5.999                          

 Data required time                                                  5.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.999                          
 Data arrival time                                                  -8.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.093                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[11]/opit_0_MUX4TO1Q/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.475
  Launch Clock Delay      :  5.075
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.486       5.075         rx_clki_clkbufg  
 CLMS_114_141/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMS_114_141/Q1                   tco                   0.209       5.284 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.535       5.819         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMS_114_141/Y1                   td                    0.217       6.036 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=142)      1.608       7.644         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_146_252/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[11]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   7.644         Logic Levels: 1  
                                                                                   Logic: 0.426ns(16.582%), Route: 2.143ns(83.418%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.346    1004.475         rx_clki_clkbufg  
 CLMA_146_252/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[11]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.460    1004.935                          
 clock uncertainty                                      -0.050    1004.885                          

 Recovery time                                          -0.212    1004.673                          

 Data required time                                               1004.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.673                          
 Data arrival time                                                  -7.644                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.029                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[0]/opit_0_MUX4TO1Q/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.475
  Launch Clock Delay      :  5.075
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.486       5.075         rx_clki_clkbufg  
 CLMS_114_141/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMS_114_141/Q1                   tco                   0.209       5.284 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.535       5.819         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMS_114_141/Y1                   td                    0.217       6.036 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=142)      1.608       7.644         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_146_252/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[0]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   7.644         Logic Levels: 1  
                                                                                   Logic: 0.426ns(16.582%), Route: 2.143ns(83.418%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.346    1004.475         rx_clki_clkbufg  
 CLMA_146_252/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[0]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.460    1004.935                          
 clock uncertainty                                      -0.050    1004.885                          

 Recovery time                                          -0.212    1004.673                          

 Data required time                                               1004.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.673                          
 Data arrival time                                                  -7.644                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.029                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[12]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.475
  Launch Clock Delay      :  5.075
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.486       5.075         rx_clki_clkbufg  
 CLMS_114_141/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMS_114_141/Q1                   tco                   0.209       5.284 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.535       5.819         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMS_114_141/Y1                   td                    0.217       6.036 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=142)      1.608       7.644         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_146_252/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[12]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.644         Logic Levels: 1  
                                                                                   Logic: 0.426ns(16.582%), Route: 2.143ns(83.418%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.346    1004.475         rx_clki_clkbufg  
 CLMA_146_252/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.935                          
 clock uncertainty                                      -0.050    1004.885                          

 Recovery time                                          -0.212    1004.673                          

 Data required time                                               1004.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.673                          
 Data arrival time                                                  -7.644                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.029                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/mcad/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.080
  Launch Clock Delay      :  4.428
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.299       4.428         rx_clki_clkbufg  
 CLMS_114_113/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMS_114_113/Q1                   tco                   0.197       4.625 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.235       4.860         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMA_118_112/Y3                   td                    0.126       4.986 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=59)       0.374       5.360         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMS_114_133/RSCO                 td                    0.092       5.452 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rpfd/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.452         _N1076           
 CLMS_114_137/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/mcad/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.452         Logic Levels: 2  
                                                                                   Logic: 0.415ns(40.527%), Route: 0.609ns(59.473%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.491       5.080         rx_clki_clkbufg  
 CLMS_114_137/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/mcad/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.460       4.620                          
 clock uncertainty                                       0.000       4.620                          

 Removal time                                            0.000       4.620                          

 Data required time                                                  4.620                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.620                          
 Data arrival time                                                  -5.452                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.832                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ucad/opit_0_MUX4TO1Q/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.080
  Launch Clock Delay      :  4.428
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.299       4.428         rx_clki_clkbufg  
 CLMS_114_113/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMS_114_113/Q1                   tco                   0.197       4.625 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.235       4.860         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMA_118_112/Y3                   td                    0.126       4.986 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=59)       0.374       5.360         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMS_114_133/RSCO                 td                    0.092       5.452 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rpfd/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.452         _N1076           
 CLMS_114_137/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ucad/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   5.452         Logic Levels: 2  
                                                                                   Logic: 0.415ns(40.527%), Route: 0.609ns(59.473%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.491       5.080         rx_clki_clkbufg  
 CLMS_114_137/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ucad/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.460       4.620                          
 clock uncertainty                                       0.000       4.620                          

 Removal time                                            0.000       4.620                          

 Data required time                                                  4.620                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.620                          
 Data arrival time                                                  -5.452                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.832                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[10]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.189  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.077
  Launch Clock Delay      :  4.428
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.299       4.428         rx_clki_clkbufg  
 CLMS_114_113/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMS_114_113/Q1                   tco                   0.197       4.625 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.235       4.860         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMA_118_112/Y3                   td                    0.126       4.986 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=59)       0.381       5.367         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMA_118_132/RSCO                 td                    0.092       5.459 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.459         _N1015           
 CLMA_118_136/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.459         Logic Levels: 2  
                                                                                   Logic: 0.415ns(40.252%), Route: 0.616ns(59.748%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.488       5.077         rx_clki_clkbufg  
 CLMA_118_136/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.460       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Removal time                                            0.000       4.617                          

 Data required time                                                  4.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.617                          
 Data arrival time                                                  -5.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.842                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[7]/opit_0_inv/CLK
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.679 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.047         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.047 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.481       6.528         ntclkbufg_2      
 CLMS_78_197/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[7]/opit_0_inv/CLK

 CLMS_78_197/Q1                    tco                   0.209       6.737 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[7]/opit_0_inv/Q
                                   net (fanout=1)        1.168       7.905         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss [7]
 CLMS_78_177/Y2                    td                    0.312       8.217 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_8/gateop_perm/Z
                                   net (fanout=1)        0.941       9.158         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103
 CLMA_82_160/Y3                    td                    0.221       9.379 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        0.750      10.129         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N1
 CLMA_70_177/Y1                    td                    0.143      10.272 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/gateop_perm/Z
                                   net (fanout=1)        2.497      12.769         nt_spi0_cs       
 IOL_7_350/DO                      td                    0.081      12.850 f       spi0_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000      12.850         spi0_cs_obuf/ntO 
 IOBD_0_350/PAD                    td                    2.029      14.879 f       spi0_cs_obuf/opit_0/O
                                   net (fanout=1)        0.090      14.969         spi0_cs          
 B8                                                                        f       spi0_cs (port)   

 Data arrival time                                                  14.969         Logic Levels: 5  
                                                                                   Logic: 2.995ns(35.482%), Route: 5.446ns(64.518%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[7]/opit_0_inv/CLK
Endpoint    : spi1_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.679 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.047         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.047 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.481       6.528         ntclkbufg_2      
 CLMS_78_197/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[7]/opit_0_inv/CLK

 CLMS_78_197/Q1                    tco                   0.209       6.737 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[7]/opit_0_inv/Q
                                   net (fanout=1)        1.168       7.905         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss [7]
 CLMS_78_177/Y2                    td                    0.312       8.217 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_8/gateop_perm/Z
                                   net (fanout=1)        0.941       9.158         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103
 CLMA_82_160/Y3                    td                    0.221       9.379 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        0.650      10.029         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N1
 CLMS_86_173/Y2                    td                    0.141      10.170 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_1/gateop_perm/Z
                                   net (fanout=1)        2.294      12.464         nt_spi1_cs       
 IOL_151_37/DO                     td                    0.081      12.545 f       spi1_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000      12.545         spi1_cs_obuf/ntO 
 IOBS_152_37/PAD                   td                    2.029      14.574 f       spi1_cs_obuf/opit_0/O
                                   net (fanout=1)        0.073      14.647         spi1_cs          
 V14                                                                       f       spi1_cs (port)   

 Data arrival time                                                  14.647         Logic Levels: 5  
                                                                                   Logic: 2.993ns(36.864%), Route: 5.126ns(63.136%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK
Endpoint    : spi0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.214       4.286         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.679 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.047         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.047 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4031)     1.458       6.505         ntclkbufg_2      
 CLMS_66_189/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK

 CLMS_66_189/Q0                    tco                   0.209       6.714 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/Q
                                   net (fanout=10)       0.553       7.267         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL [0]
 CLMA_78_176/Y0                    td                    0.308       7.575 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N270/gateop_perm/Z
                                   net (fanout=2)        0.632       8.207         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/CLKDIV [2]
                                                         0.351       8.558 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_0/gateop_A2/Cout
                                                         0.000       8.558         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.co [2]
 CLMA_102_172/Y2                   td                    0.097       8.655 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/gateop_perm/Y
                                   net (fanout=11)       2.948      11.603         _N19             
 IOL_7_353/DO                      td                    0.081      11.684 f       spi0_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.684         spi0_clk_obuf/ntO
 IOBS_0_353/PAD                    td                    2.029      13.713 f       spi0_clk_obuf/opit_0/O
                                   net (fanout=1)        0.098      13.811         spi0_clk         
 C9                                                                        f       spi0_clk (port)  

 Data arrival time                                                  13.811         Logic Levels: 4  
                                                                                   Logic: 3.075ns(42.089%), Route: 4.231ns(57.911%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.395       0.429 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.429         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.429         Logic Levels: 1  
                                                                                   Logic: 0.395ns(92.075%), Route: 0.034ns(7.925%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.395       0.430 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.430         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.430         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.860%), Route: 0.035ns(8.140%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.395       0.431 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.431         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.431         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.647%), Route: 0.036ns(8.353%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 21.000 sec
Action report_timing: CPU time elapsed is 19.344 sec
Current time: Tue Mar 23 19:15:52 2021
Action report_timing: Peak memory pool usage is 625,049,600 bytes
Report timing is finished successfully.
