
// Logic for 2 to 1 multiplexer
module mux2(
input [15:0] d0, d1,
input sel,
output [15:0] y
);
assign y = sel ? d1 : d0;
endmodule
