Design Name: user_proj_example
Run Directory: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_09_14_21
----------------------------------------

Magic DRC Summary:
Source: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_09_14_21/reports/signoff/drc.rpt
Total Magic DRC violations is 0
----------------------------------------

LVS Summary:
Source: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_09_14_21/logs/signoff/41-user_proj_example.lef.lvs.log
Number of nets: 18                         |Number of nets: 18                         
Design is LVS clean.
----------------------------------------

Antenna Summary:
Source: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_09_14_21/logs/signoff/43-arc.log
Pin violations: 0
Net violations: 0
