{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543513467638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543513467653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 11:44:27 2018 " "Processing started: Thu Nov 29 11:44:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543513467653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513467653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 4_4bit_Register_File -c 4_4bit_Register_File " "Command: quartus_map --read_settings_files=on --write_settings_files=off 4_4bit_Register_File -c 4_4bit_Register_File" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513467653 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543513468887 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543513468887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4_4bit_register_file.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4_4bit_register_file.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4_4bit_Register_File " "Found entity 1: 4_4bit_Register_File" {  } { { "4_4bit_Register_File.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/4_4-bit_Register_File/4_4bit_Register_File.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513476795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513476795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1bit_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 1bit_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1bit_Register " "Found entity 1: 1bit_Register" {  } { { "1bit_Register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/4_4-bit_Register_File/1bit_Register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513476873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513476873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bit_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4bit_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_Register " "Found entity 1: 4bit_Register" {  } { { "4bit_Register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/4_4-bit_Register_File/4bit_Register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513476983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513476983 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Decoder_4to1.v " "Can't analyze file -- file Decoder_4to1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543513476998 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Verilog2.v " "Can't analyze file -- file Verilog2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543513476998 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Mux4to1.v " "Can't analyze file -- file Mux4to1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543513477014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4to1 " "Found entity 1: Mux_4to1" {  } { { "Mux_4to1.v" "" { Text "U:/Classes/CPRE281/finalProj/4_4-bit_Register_File/Mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477123 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Decider_2to4.v " "Can't analyze file -- file Decider_2to4.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543513477139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_2to4 " "Found entity 1: Decoder_2to4" {  } { { "Decoder_2to4.v" "" { Text "U:/Classes/CPRE281/finalProj/4_4-bit_Register_File/Decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477252 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "4_4bit_Register_File " "Elaborating entity \"4_4bit_Register_File\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543513477549 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "s\[1..0\] Mux_4to1 inst1 \"LD\[3..0\]\" " "Width mismatch in port \"s\[1..0\]\" of instance \"inst1\" and type Mux_4to1 -- source is \"\"LD\[3..0\]\"\"" {  } { { "4_4bit_Register_File.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/4_4-bit_Register_File/4_4bit_Register_File.bdf" { { 288 616 664 305 "LD\[3\]" "" } { 416 616 664 433 "LD\[2\]" "" } { 544 616 664 561 "LD\[1\]" "" } { 672 616 664 689 "LD\[0\]" "" } { 304 616 616 432 "" "" } { 432 616 616 560 "" "" } { 560 616 616 688 "" "" } { 688 584 584 776 "" "" } { 776 584 856 776 "" "" } { 688 568 584 688 "" "" } { 672 577 616 689 "LD\[3..0\]" "" } { 688 856 856 776 "" "" } { 688 856 864 688 "" "" } { 288 616 664 305 "LD\[3\]" "" } { 416 616 664 433 "LD\[2\]" "" } { 544 616 664 561 "LD\[1\]" "" } { 672 616 664 689 "LD\[0\]" "" } { 672 577 616 689 "LD\[3..0\]" "" } { 592 864 1024 736 "inst1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477580 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543513477580 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "600 " "Peak virtual memory: 600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543513478363 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 29 11:44:38 2018 " "Processing ended: Thu Nov 29 11:44:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543513478363 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543513478363 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543513478363 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513478363 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513479583 ""}
