# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do multicycle_computer_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file {C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:57 on Jun 05,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file" C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v 
# -- Compiling module multicycle_computer_datapath_verilog
# 
# Top level modules:
# 	multicycle_computer_datapath_verilog
# End time: 22:51:57 on Jun 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file {C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:57 on Jun 05,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file" C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v 
# -- Compiling module multicycle_computer_controller_condition_check
# 
# Top level modules:
# 	multicycle_computer_controller_condition_check
# End time: 22:51:57 on Jun 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file {C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/w_bit_two_to_one_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:57 on Jun 05,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file" C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/w_bit_two_to_one_mux.v 
# -- Compiling module w_bit_two_to_one_mux
# 
# Top level modules:
# 	w_bit_two_to_one_mux
# End time: 22:51:58 on Jun 05,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file {C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/w_bit_four_to_one_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:58 on Jun 05,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file" C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/w_bit_four_to_one_mux.v 
# -- Compiling module w_bit_four_to_one_mux
# 
# Top level modules:
# 	w_bit_four_to_one_mux
# End time: 22:51:58 on Jun 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file {C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/register_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:58 on Jun 05,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file" C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/register_file.v 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 22:51:58 on Jun 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file {C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/registers_two.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:58 on Jun 05,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file" C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/registers_two.v 
# -- Compiling module registers_two
# 
# Top level modules:
# 	registers_two
# End time: 22:51:58 on Jun 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file {C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/immediate_extender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:58 on Jun 05,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file" C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/immediate_extender.v 
# -- Compiling module immediate_extender
# 
# Top level modules:
# 	immediate_extender
# End time: 22:51:58 on Jun 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file {C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/data_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:58 on Jun 05,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file" C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 22:51:58 on Jun 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file {C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/constant_value_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:58 on Jun 05,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file" C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/constant_value_gen.v 
# -- Compiling module constant_value_gen
# 
# Top level modules:
# 	constant_value_gen
# End time: 22:51:58 on Jun 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file {C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/barrel_shifter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:58 on Jun 05,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file" C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/barrel_shifter.v 
# -- Compiling module barrel_shifter
# 
# Top level modules:
# 	barrel_shifter
# End time: 22:51:58 on Jun 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file {C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/alu_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:58 on Jun 05,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file" C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/alu_unit.v 
# -- Compiling module alu_unit
# 
# Top level modules:
# 	alu_unit
# End time: 22:51:58 on Jun 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file {C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_all.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:58 on Jun 05,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file" C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_all.v 
# -- Compiling module multicycle_computer_all
# 
# Top level modules:
# 	multicycle_computer_all
# End time: 22:51:59 on Jun 05,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file {C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_controller_state_machine.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:59 on Jun 05,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file" C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_controller_state_machine.v 
# -- Compiling module multicycle_controller_state_machine
# 
# Top level modules:
# 	multicycle_controller_state_machine
# End time: 22:51:59 on Jun 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file {C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_ALU_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:59 on Jun 05,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file" C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_ALU_decoder.v 
# -- Compiling module multicycle_computer_controller_ALU_decoder
# 
# Top level modules:
# 	multicycle_computer_controller_ALU_decoder
# End time: 22:51:59 on Jun 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file {C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_all.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:59 on Jun 05,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file" C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_all.v 
# -- Compiling module multicycle_computer_controller_all
# 
# Top level modules:
# 	multicycle_computer_controller_all
# End time: 22:51:59 on Jun 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file {C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_controller_instruction_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:59 on Jun 05,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file" C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_controller_instruction_decoder.v 
# -- Compiling module multicycle_controller_instruction_decoder
# 
# Top level modules:
# 	multicycle_controller_instruction_decoder
# End time: 22:51:59 on Jun 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file {C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_state_dependent_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:59 on Jun 05,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file" C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_state_dependent_control.v 
# -- Compiling module multicycle_computer_controller_state_dependent_control
# 
# Top level modules:
# 	multicycle_computer_controller_state_dependent_control
# End time: 22:51:59 on Jun 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file {C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_xPSR_write.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:59 on Jun 05,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file" C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_xPSR_write.v 
# -- Compiling module multicycle_computer_controller_xPSR_write
# 
# Top level modules:
# 	multicycle_computer_controller_xPSR_write
# End time: 22:51:59 on Jun 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/unified_multicycle_computer_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:11 on Jun 05,2022
# vlog -reportprogress 300 -work work C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/unified_multicycle_computer_tb.v 
# -- Compiling module unified_multicycle_computer_tb
# 
# Top level modules:
# 	unified_multicycle_computer_tb
# End time: 22:52:11 on Jun 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.unified_multicycle_computer_tb
# vsim work.unified_multicycle_computer_tb 
# Start time: 22:52:14 on Jun 05,2022
# Loading work.unified_multicycle_computer_tb
# Loading work.multicycle_computer_all
# Loading work.multicycle_computer_datapath_verilog
# Loading work.registers_two
# Loading work.data_memory
# Loading work.register_file
# Loading work.w_bit_four_to_one_mux
# Loading work.w_bit_two_to_one_mux
# Loading work.constant_value_gen
# Loading work.alu_unit
# Loading work.immediate_extender
# Loading work.barrel_shifter
# Loading work.multicycle_computer_controller_all
# Loading work.multicycle_controller_state_machine
# Loading work.multicycle_computer_controller_ALU_decoder
# Loading work.multicycle_controller_instruction_decoder
# Loading work.multicycle_computer_controller_state_dependent_control
# Loading work.multicycle_computer_controller_xPSR_write
# Loading work.multicycle_computer_controller_condition_check
# ** Warning: (vsim-3017) C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_all.v(59): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /unified_multicycle_computer_tb/multicycle_computer/multicycle_controller/controller_instruction_decoder File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_controller_instruction_decoder.v
add wave -position insertpoint  \
sim:/unified_multicycle_computer_tb/clock \
sim:/unified_multicycle_computer_tb/reset \
sim:/unified_multicycle_computer_tb/FLAGS \
sim:/unified_multicycle_computer_tb/R0_out \
sim:/unified_multicycle_computer_tb/R1_out \
sim:/unified_multicycle_computer_tb/state
run
run
run
run
run
# End time: 23:12:46 on Jun 05,2022, Elapsed time: 0:20:32
# Errors: 0, Warnings: 1
