PPA Report for parity_ring_counter.v (Module: parity_ring_counter)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 3
FF Count: 10
IO Count: 9
Cell Count: 31

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 144.99 MHz
Reg-to-Reg Critical Path Delay: 3.266 ns

POWER METRICS:
-------------
Total Power Consumption: 1.217 W
