//
// Written by Synplify
// Product Version "I-2013.09-SP1 "
// Program "Synplify Premier", Mapper "maprc, Build 1911R"
// Sun Mar 20 18:41:03 2016
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\eee\synopsys\fpga_i-2013.09-sp1\lib\vhd\std.vhd "
// file 1 "\c:\eee\synopsys\fpga_i-2013.09-sp1\lib\vhd\snps_haps_pkg.vhd "
// file 2 "\c:\eee\synopsys\fpga_i-2013.09-sp1\lib\vhd\std1164.vhd "
// file 3 "\c:\eee\synopsys\fpga_i-2013.09-sp1\lib\vhd\numeric.vhd "
// file 4 "\c:\eee\synopsys\fpga_i-2013.09-sp1\lib\vhd\umr_capim.vhd "
// file 5 "\c:\eee\synopsys\fpga_i-2013.09-sp1\lib\vhd\arith.vhd "
// file 6 "\c:\eee\synopsys\fpga_i-2013.09-sp1\lib\vhd\unsigned.vhd "
// file 7 "\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\config_pack.vhd "
// file 8 "\c:\eee\synopsys\fpga_i-2013.09-sp1\lib\vhd\std_textio.vhd "
// file 9 "\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\project_pack.vhd "
// file 10 "\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\exercises.vhd "
// file 11 "\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd "
// file 12 "\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd "
// file 13 "\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\vdp.vhd "

// VQM4.1+ 
module rd (
  negx,
  negx1,
  clk_c,
  disable_28,
  negy,
  negy1,
  swapxy,
  swapxy1
)
;
output negx ;
input negx1 ;
input clk_c ;
input disable_28 ;
output negy ;
input negy1 ;
output swapxy ;
input swapxy1 ;
wire negx ;
wire negx1 ;
wire clk_c ;
wire disable_28 ;
wire negy ;
wire negy1 ;
wire swapxy ;
wire swapxy1 ;
wire GND ;
wire VCC ;
//@0:1
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @10:324
  cycloneii_lcell_ff R1_negx (
	.regout(negx),
	.datain(negx1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(disable_28)
);
// @10:324
  cycloneii_lcell_ff R1_negy (
	.regout(negy),
	.datain(negy1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(disable_28)
);
// @10:324
  cycloneii_lcell_ff R1_swapxy (
	.regout(swapxy),
	.datain(swapxy1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(disable_28)
);
endmodule /* rd */

// VQM4.1+ 
module swap (
  xbias_i,
  xbias1,
  swapxy1
)
;
output xbias_i ;
input xbias1 ;
input swapxy1 ;
wire xbias_i ;
wire xbias1 ;
wire swapxy1 ;
wire GND ;
wire VCC ;
//@0:1
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @10:442
  cycloneii_lcell_comb xbias_i_cZ (
	.combout(xbias_i),
	.dataa(xbias1),
	.datab(swapxy1),
	.datac(VCC),
	.datad(VCC)
);
defparam xbias_i_cZ.lut_mask=16'h6666;
defparam xbias_i_cZ.sum_lutc_input="datac";
endmodule /* swap */

// VQM4.1+ 
module inv_synplcty (
  b_0,
  xin_0,
  yin_0,
  swapxy1,
  negx1
)
;
output b_0 ;
input xin_0 ;
input yin_0 ;
input swapxy1 ;
input negx1 ;
wire b_0 ;
wire xin_0 ;
wire yin_0 ;
wire swapxy1 ;
wire negx1 ;
wire GND ;
wire VCC ;
//@0:1
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @10:297
  cycloneii_lcell_comb b_0_ (
	.combout(b_0),
	.dataa(swapxy1),
	.datab(negx1),
	.datac(xin_0),
	.datad(yin_0)
);
defparam b_0_.lut_mask=16'h369c;
defparam b_0_.sum_lutc_input="datac";
endmodule /* inv_synplcty */

// VQM4.1+ 
module inv_synplcty_0 (
  b_1,
  b_0,
  b_2,
  b_4,
  yin_1,
  yin_0,
  yin_2,
  yin_4,
  xin_1,
  xin_0,
  xin_2,
  xin_4,
  swapxy1,
  negy1
)
;
output b_1 ;
output b_0 ;
output b_2 ;
output b_4 ;
input yin_1 ;
input yin_0 ;
input yin_2 ;
input yin_4 ;
input xin_1 ;
input xin_0 ;
input xin_2 ;
input xin_4 ;
input swapxy1 ;
input negy1 ;
wire b_1 ;
wire b_0 ;
wire b_2 ;
wire b_4 ;
wire yin_1 ;
wire yin_0 ;
wire yin_2 ;
wire yin_4 ;
wire xin_1 ;
wire xin_0 ;
wire xin_2 ;
wire xin_4 ;
wire swapxy1 ;
wire negy1 ;
wire GND ;
wire VCC ;
//@0:1
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @10:297
  cycloneii_lcell_comb b_2_ (
	.combout(b_1),
	.dataa(swapxy1),
	.datab(negy1),
	.datac(yin_1),
	.datad(xin_1)
);
defparam b_2_.lut_mask=16'h369c;
defparam b_2_.sum_lutc_input="datac";
// @10:297
  cycloneii_lcell_comb b_1_ (
	.combout(b_0),
	.dataa(swapxy1),
	.datab(negy1),
	.datac(yin_0),
	.datad(xin_0)
);
defparam b_1_.lut_mask=16'h369c;
defparam b_1_.sum_lutc_input="datac";
// @10:297
  cycloneii_lcell_comb b_3_ (
	.combout(b_2),
	.dataa(swapxy1),
	.datab(negy1),
	.datac(yin_2),
	.datad(xin_2)
);
defparam b_3_.lut_mask=16'h369c;
defparam b_3_.sum_lutc_input="datac";
// @10:297
  cycloneii_lcell_comb b_5_ (
	.combout(b_4),
	.dataa(swapxy1),
	.datab(negy1),
	.datac(yin_4),
	.datad(xin_4)
);
defparam b_5_.lut_mask=16'h369c;
defparam b_5_.sum_lutc_input="datac";
endmodule /* inv_synplcty_0 */

// VQM4.1+ 
module draw_octant (
  y1_5,
  y1_4,
  y1_3,
  y1_2,
  y1_1,
  y1_0,
  x1_5,
  x1_4,
  x1_3,
  x1_2,
  x1_1,
  x1_0,
  b_5,
  b_3,
  b_2,
  b_1,
  b_0,
  xin_4,
  xin_1,
  xin_2,
  xin_3,
  xin_0,
  xin_5,
  yin_4,
  yin_1,
  yin_2,
  yin_3,
  yin_0,
  yin_5,
  X_0,
  X_1,
  pre_rdout_par_3_en_0_a4_0,
  db_fsm_state_0,
  db_fsm_stateen_0,
  clk_c,
  init_3,
  disable_28,
  reset_c,
  state_ret_5,
  vram_write,
  vram_start,
  swapxy1,
  negy1,
  negx1,
  draw_7,
  xbias_i,
  un3_x1,
  G_784,
  state_ret_2,
  state_srsts_0_0__g0,
  state_srsts_0_1__g0,
  G_766,
  G_760,
  disable_27,
  disable_Z,
  db_fsm_state_i_ret_3,
  disable_rst,
  G_804,
  db_fsm_state_ret
)
;
output y1_5 ;
output y1_4 ;
output y1_3 ;
output y1_2 ;
output y1_1 ;
output y1_0 ;
output x1_5 ;
output x1_4 ;
output x1_3 ;
output x1_2 ;
output x1_1 ;
output x1_0 ;
input b_5 ;
input b_3 ;
input b_2 ;
input b_1 ;
input b_0 ;
input xin_4 ;
input xin_1 ;
input xin_2 ;
input xin_3 ;
input xin_0 ;
input xin_5 ;
input yin_4 ;
input yin_1 ;
input yin_2 ;
input yin_3 ;
input yin_0 ;
input yin_5 ;
input X_0 ;
input X_1 ;
input pre_rdout_par_3_en_0_a4_0 ;
input db_fsm_state_0 ;
input db_fsm_stateen_0 ;
input clk_c ;
input init_3 ;
input disable_28 ;
input reset_c ;
input state_ret_5 ;
input vram_write ;
input vram_start ;
input swapxy1 ;
input negy1 ;
input negx1 ;
input draw_7 ;
input xbias_i ;
output un3_x1 ;
output G_784 ;
input state_ret_2 ;
input state_srsts_0_0__g0 ;
input state_srsts_0_1__g0 ;
output G_766 ;
output G_760 ;
input disable_27 ;
input disable_Z ;
input db_fsm_state_i_ret_3 ;
input disable_rst ;
output G_804 ;
input db_fsm_state_ret ;
wire y1_5 ;
wire y1_4 ;
wire y1_3 ;
wire y1_2 ;
wire y1_1 ;
wire y1_0 ;
wire x1_5 ;
wire x1_4 ;
wire x1_3 ;
wire x1_2 ;
wire x1_1 ;
wire x1_0 ;
wire b_5 ;
wire b_3 ;
wire b_2 ;
wire b_1 ;
wire b_0 ;
wire xin_4 ;
wire xin_1 ;
wire xin_2 ;
wire xin_3 ;
wire xin_0 ;
wire xin_5 ;
wire yin_4 ;
wire yin_1 ;
wire yin_2 ;
wire yin_3 ;
wire yin_0 ;
wire yin_5 ;
wire X_0 ;
wire X_1 ;
wire pre_rdout_par_3_en_0_a4_0 ;
wire db_fsm_state_0 ;
wire db_fsm_stateen_0 ;
wire clk_c ;
wire init_3 ;
wire disable_28 ;
wire reset_c ;
wire state_ret_5 ;
wire vram_write ;
wire vram_start ;
wire swapxy1 ;
wire negy1 ;
wire negx1 ;
wire draw_7 ;
wire xbias_i ;
wire un3_x1 ;
wire G_784 ;
wire state_ret_2 ;
wire state_srsts_0_0__g0 ;
wire state_srsts_0_1__g0 ;
wire G_766 ;
wire G_760 ;
wire disable_27 ;
wire disable_Z ;
wire db_fsm_state_i_ret_3 ;
wire disable_rst ;
wire G_804 ;
wire db_fsm_state_ret ;
wire [5:0] error;
wire [5:0] yincr;
wire [5:0] xincr;
wire [5:0] ynew;
wire [5:0] xnew;
wire [6:1] inf_abs1;
wire [6:1] inf_abs0;
wire [5:0] un4_0_a2;
wire [5:0] un1_error_2_v;
wire [5:0] un1_error_2_v_0;
wire y1_e5_0_m5 ;
wire y1_e4_0_g2_0_425_x4 ;
wire y1_e4_0_g2_0_425_x4_0 ;
wire y1_e0_0_g0_i_o4 ;
wire y1_e3_0_m5 ;
wire y1_e2_0_m5 ;
wire y1_e1_0_m5 ;
wire y1_e0_0_N_4_i_0_398_m2 ;
wire x1_n5_0_363_x4 ;
wire x1_n5_0_363_x4_0 ;
wire x1_e0_0_g0_i_o4 ;
wire x1_n4_0_325_x4 ;
wire x1_n4_0_325_x4_0 ;
wire x1_n3_0_287_x4 ;
wire x1_n3_0_287_x4_0 ;
wire x1_n2_0_249_x4 ;
wire x1_n2_0_249_x4_0 ;
wire x1_n1_0_215_m2 ;
wire x1_e0_0_N_10_i_0_184_m2 ;
wire un1_error_2_add5 ;
wire un1_error_2_add4 ;
wire un1_error_2_add3 ;
wire un1_error_2_add2 ;
wire un1_error_2_add1 ;
wire un1_error_2_add0 ;
wire yincr_2_add5 ;
wire xnew_1_0_0__g0_e ;
wire yincr_2_add4 ;
wire yincr_2_add3 ;
wire yincr_2_add2 ;
wire yincr_2_add1 ;
wire yincr_2_add0 ;
wire xincr_3_add5 ;
wire xincr_3_add4 ;
wire xincr_3_add3 ;
wire xincr_3_add2 ;
wire xincr_3_add1 ;
wire xincr_3_add0 ;
wire y1_e0_0_N_4_i_0_398_x4 ;
wire x1_n1_0_215_x4 ;
wire un15_disable_1 ;
wire lt_0 ;
wire un9_err1_add0 ;
wire result_1_add0 ;
wire un15_disable_2 ;
wire lt_1 ;
wire un15_disable_3 ;
wire lt_2 ;
wire un15_disable_4 ;
wire lt_3 ;
wire un15_disable_5 ;
wire lt_4 ;
wire un15_disable_6 ;
wire lt_5 ;
wire un15_disable_7 ;
wire un15_disable_7_cout ;
wire un1_error_2_0_add0 ;
wire un1_error_2_0_carry_0 ;
wire un14_disable_0 ;
wire un1_error_2_0_add0_start_cout ;
wire un1_error_2_0_add1 ;
wire un1_error_2_0_carry_1 ;
wire un1_error_2_0_add2 ;
wire un1_error_2_0_carry_2 ;
wire un1_error_2_0_add3 ;
wire un1_error_2_0_carry_3 ;
wire un1_error_2_0_add4 ;
wire un1_error_2_0_carry_4 ;
wire un1_error_2_0_add5 ;
wire un1_error_2_carry_0 ;
wire un1_error_2_carry_1 ;
wire un1_error_2_carry_2 ;
wire un1_error_2_carry_3 ;
wire un1_error_2_carry_4 ;
wire result_1_carry_0 ;
wire un2_err2_add0 ;
wire result_1_add1 ;
wire result_1_carry_1 ;
wire un2_err2_add1 ;
wire result_1_add2 ;
wire result_1_carry_2 ;
wire un2_err2_add2 ;
wire result_1_add3 ;
wire result_1_carry_3 ;
wire un2_err2_add3 ;
wire result_1_add4 ;
wire result_1_carry_4 ;
wire un2_err2_add4 ;
wire result_1_add5 ;
wire result_1_carry_5 ;
wire un2_err2_add5 ;
wire result_1_add6 ;
wire GND ;
wire yincr_2_carry_0 ;
wire yincr_2_add0_start_cout ;
wire yincr_2_carry_1 ;
wire yincr_2_carry_2 ;
wire yincr_2_carry_3 ;
wire yincr_2_carry_4 ;
wire un9_err1_carry_0 ;
wire un9_err1_add1 ;
wire un9_err1_carry_1 ;
wire un9_err1_add2 ;
wire un9_err1_carry_2 ;
wire un9_err1_add3 ;
wire un9_err1_carry_3 ;
wire un9_err1_add4 ;
wire un9_err1_carry_4 ;
wire un9_err1_add5 ;
wire un9_err1_carry_5 ;
wire un9_err1_add6 ;
wire un2_err2_carry_0 ;
wire un2_err2_add0_start_cout ;
wire un2_err2_carry_1 ;
wire un2_err2_carry_2 ;
wire un2_err2_carry_3 ;
wire un2_err2_carry_4 ;
wire xincr_3_carry_0 ;
wire xincr_3_add0_start_cout ;
wire xincr_3_carry_1 ;
wire xincr_3_carry_2 ;
wire xincr_3_carry_3 ;
wire xincr_3_carry_4 ;
wire y1_2_sqmuxa_1 ;
wire y1_0_sqmuxa ;
wire inf_abs0_a_0_anc2 ;
wire inf_abs1_a_1_anc2 ;
wire y1_c2 ;
wire un3_x1_0 ;
wire un3_x1_1 ;
wire un3_x1_2 ;
wire un3_x1_3 ;
wire un3_x1_4 ;
wire un3_x1_5 ;
wire x1_11_1_1 ;
wire G_760_0 ;
wire inf_abs0_a_0_anc4 ;
wire inf_abs1_a_1_anc4 ;
wire un3_x1_9 ;
wire un12_disable_5_3 ;
wire y1_e5_0_m2 ;
wire y1_e5_0_g4 ;
wire un12_disable_5 ;
wire y1_e1_0_m3 ;
wire y1_e3_0_m3 ;
wire y1_e2_0_m5_a ;
wire un15_disable ;
wire x1_e0_0_g0_i_o4_0 ;
wire error_1_sqmuxa_0 ;
wire VCC ;
wire init_3_i ;
//@0:1
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @10:126
  cycloneii_lcell_ff R1_y1_5_ (
	.regout(y1_5),
	.datain(y1_e5_0_m5),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:126
  cycloneii_lcell_ff R1_y1_4_ (
	.regout(y1_4),
	.datain(y1_e4_0_g2_0_425_x4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(init_3_i),
	.sdata(y1_e4_0_g2_0_425_x4_0),
	.ena(y1_e0_0_g0_i_o4)
);
// @10:126
  cycloneii_lcell_ff R1_y1_3_ (
	.regout(y1_3),
	.datain(y1_e3_0_m5),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:126
  cycloneii_lcell_ff R1_y1_2_ (
	.regout(y1_2),
	.datain(y1_e2_0_m5),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:126
  cycloneii_lcell_ff R1_y1_1_ (
	.regout(y1_1),
	.datain(y1_e1_0_m5),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:126
  cycloneii_lcell_ff R1_y1_0_ (
	.regout(y1_0),
	.datain(y1_e0_0_N_4_i_0_398_m2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(y1_e0_0_g0_i_o4)
);
// @10:126
  cycloneii_lcell_ff R1_x1_5_ (
	.regout(x1_5),
	.datain(x1_n5_0_363_x4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(init_3_i),
	.sdata(x1_n5_0_363_x4_0),
	.ena(x1_e0_0_g0_i_o4)
);
// @10:126
  cycloneii_lcell_ff R1_x1_4_ (
	.regout(x1_4),
	.datain(x1_n4_0_325_x4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(init_3_i),
	.sdata(x1_n4_0_325_x4_0),
	.ena(x1_e0_0_g0_i_o4)
);
// @10:126
  cycloneii_lcell_ff R1_x1_3_ (
	.regout(x1_3),
	.datain(x1_n3_0_287_x4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(init_3_i),
	.sdata(x1_n3_0_287_x4_0),
	.ena(x1_e0_0_g0_i_o4)
);
// @10:126
  cycloneii_lcell_ff R1_x1_2_ (
	.regout(x1_2),
	.datain(x1_n2_0_249_x4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(init_3_i),
	.sdata(x1_n2_0_249_x4_0),
	.ena(x1_e0_0_g0_i_o4)
);
// @10:126
  cycloneii_lcell_ff R1_x1_1_ (
	.regout(x1_1),
	.datain(x1_n1_0_215_m2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(x1_e0_0_g0_i_o4)
);
// @10:126
  cycloneii_lcell_ff R1_x1_0_ (
	.regout(x1_0),
	.datain(x1_e0_0_N_10_i_0_184_m2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(x1_e0_0_g0_i_o4)
);
// @10:131
  cycloneii_lcell_ff R1_error_5_ (
	.regout(error[5]),
	.datain(un1_error_2_add5),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:131
  cycloneii_lcell_ff R1_error_4_ (
	.regout(error[4]),
	.datain(un1_error_2_add4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:131
  cycloneii_lcell_ff R1_error_3_ (
	.regout(error[3]),
	.datain(un1_error_2_add3),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:131
  cycloneii_lcell_ff R1_error_2_ (
	.regout(error[2]),
	.datain(un1_error_2_add2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:131
  cycloneii_lcell_ff R1_error_1_ (
	.regout(error[1]),
	.datain(un1_error_2_add1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:131
  cycloneii_lcell_ff R1_error_0_ (
	.regout(error[0]),
	.datain(un1_error_2_add0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:127
  cycloneii_lcell_ff R1_yincr_5_ (
	.regout(yincr[5]),
	.datain(yincr_2_add5),
	.clk(clk_c),
	.aclr(GND),
	.sclr(init_3_i),
	.sload(GND),
	.sdata(GND),
	.ena(xnew_1_0_0__g0_e)
);
// @10:127
  cycloneii_lcell_ff R1_yincr_4_ (
	.regout(yincr[4]),
	.datain(yincr_2_add4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(init_3_i),
	.sload(GND),
	.sdata(GND),
	.ena(xnew_1_0_0__g0_e)
);
// @10:127
  cycloneii_lcell_ff R1_yincr_3_ (
	.regout(yincr[3]),
	.datain(yincr_2_add3),
	.clk(clk_c),
	.aclr(GND),
	.sclr(init_3_i),
	.sload(GND),
	.sdata(GND),
	.ena(xnew_1_0_0__g0_e)
);
// @10:127
  cycloneii_lcell_ff R1_yincr_2_ (
	.regout(yincr[2]),
	.datain(yincr_2_add2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(init_3_i),
	.sload(GND),
	.sdata(GND),
	.ena(xnew_1_0_0__g0_e)
);
// @10:127
  cycloneii_lcell_ff R1_yincr_1_ (
	.regout(yincr[1]),
	.datain(yincr_2_add1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(init_3_i),
	.sload(GND),
	.sdata(GND),
	.ena(xnew_1_0_0__g0_e)
);
// @10:127
  cycloneii_lcell_ff R1_yincr_0_ (
	.regout(yincr[0]),
	.datain(yincr_2_add0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(init_3_i),
	.sload(GND),
	.sdata(GND),
	.ena(xnew_1_0_0__g0_e)
);
// @10:127
  cycloneii_lcell_ff R1_xincr_5_ (
	.regout(xincr[5]),
	.datain(xincr_3_add5),
	.clk(clk_c),
	.aclr(GND),
	.sclr(init_3_i),
	.sload(GND),
	.sdata(GND),
	.ena(xnew_1_0_0__g0_e)
);
// @10:127
  cycloneii_lcell_ff R1_xincr_4_ (
	.regout(xincr[4]),
	.datain(xincr_3_add4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(init_3_i),
	.sload(GND),
	.sdata(GND),
	.ena(xnew_1_0_0__g0_e)
);
// @10:127
  cycloneii_lcell_ff R1_xincr_3_ (
	.regout(xincr[3]),
	.datain(xincr_3_add3),
	.clk(clk_c),
	.aclr(GND),
	.sclr(init_3_i),
	.sload(GND),
	.sdata(GND),
	.ena(xnew_1_0_0__g0_e)
);
// @10:127
  cycloneii_lcell_ff R1_xincr_2_ (
	.regout(xincr[2]),
	.datain(xincr_3_add2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(init_3_i),
	.sload(GND),
	.sdata(GND),
	.ena(xnew_1_0_0__g0_e)
);
// @10:127
  cycloneii_lcell_ff R1_xincr_1_ (
	.regout(xincr[1]),
	.datain(xincr_3_add1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(init_3_i),
	.sload(GND),
	.sdata(GND),
	.ena(xnew_1_0_0__g0_e)
);
// @10:127
  cycloneii_lcell_ff R1_xincr_0_ (
	.regout(xincr[0]),
	.datain(xincr_3_add0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(init_3_i),
	.sload(GND),
	.sdata(GND),
	.ena(xnew_1_0_0__g0_e)
);
// @10:127
  cycloneii_lcell_ff R1_ynew_5_ (
	.regout(ynew[5]),
	.datain(b_5),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xnew_1_0_0__g0_e)
);
// @10:127
  cycloneii_lcell_ff R1_ynew_4_ (
	.regout(ynew[4]),
	.datain(y1_e4_0_g2_0_425_x4_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xnew_1_0_0__g0_e)
);
// @10:127
  cycloneii_lcell_ff R1_ynew_3_ (
	.regout(ynew[3]),
	.datain(b_3),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xnew_1_0_0__g0_e)
);
// @10:127
  cycloneii_lcell_ff R1_ynew_2_ (
	.regout(ynew[2]),
	.datain(b_2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xnew_1_0_0__g0_e)
);
// @10:127
  cycloneii_lcell_ff R1_ynew_1_ (
	.regout(ynew[1]),
	.datain(b_1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xnew_1_0_0__g0_e)
);
// @10:127
  cycloneii_lcell_ff R1_ynew_0_ (
	.regout(ynew[0]),
	.datain(y1_e0_0_N_4_i_0_398_x4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xnew_1_0_0__g0_e)
);
// @10:127
  cycloneii_lcell_ff R1_xnew_5_ (
	.regout(xnew[5]),
	.datain(x1_n5_0_363_x4_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xnew_1_0_0__g0_e)
);
// @10:127
  cycloneii_lcell_ff R1_xnew_4_ (
	.regout(xnew[4]),
	.datain(x1_n4_0_325_x4_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xnew_1_0_0__g0_e)
);
// @10:127
  cycloneii_lcell_ff R1_xnew_3_ (
	.regout(xnew[3]),
	.datain(x1_n3_0_287_x4_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xnew_1_0_0__g0_e)
);
// @10:127
  cycloneii_lcell_ff R1_xnew_2_ (
	.regout(xnew[2]),
	.datain(x1_n2_0_249_x4_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xnew_1_0_0__g0_e)
);
// @10:127
  cycloneii_lcell_ff R1_xnew_1_ (
	.regout(xnew[1]),
	.datain(x1_n1_0_215_x4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xnew_1_0_0__g0_e)
);
// @10:127
  cycloneii_lcell_ff R1_xnew_0_ (
	.regout(xnew[0]),
	.datain(b_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xnew_1_0_0__g0_e)
);
// @10:204
  cycloneii_lcell_comb R1_un15_disable_R1_un15_disable_1 (
	.combout(un15_disable_1),
	.cout(lt_0),
	.dataa(un9_err1_add0),
	.datab(result_1_add0),
	.datac(VCC),
	.datad(VCC)
);
defparam R1_un15_disable_R1_un15_disable_1.lut_mask=16'h6688;
defparam R1_un15_disable_R1_un15_disable_1.sum_lutc_input="cin";
// @10:204
  cycloneii_lcell_comb R1_un15_disable_R1_un15_disable_2 (
	.combout(un15_disable_2),
	.cout(lt_1),
	.dataa(inf_abs1[1]),
	.datab(inf_abs0[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_0)
);
defparam R1_un15_disable_R1_un15_disable_2.lut_mask=16'h99d4;
defparam R1_un15_disable_R1_un15_disable_2.sum_lutc_input="cin";
// @10:204
  cycloneii_lcell_comb R1_un15_disable_R1_un15_disable_3 (
	.combout(un15_disable_3),
	.cout(lt_2),
	.dataa(inf_abs1[2]),
	.datab(inf_abs0[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_1)
);
defparam R1_un15_disable_R1_un15_disable_3.lut_mask=16'h99d4;
defparam R1_un15_disable_R1_un15_disable_3.sum_lutc_input="cin";
// @10:204
  cycloneii_lcell_comb R1_un15_disable_R1_un15_disable_4 (
	.combout(un15_disable_4),
	.cout(lt_3),
	.dataa(inf_abs1[3]),
	.datab(inf_abs0[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_2)
);
defparam R1_un15_disable_R1_un15_disable_4.lut_mask=16'h99d4;
defparam R1_un15_disable_R1_un15_disable_4.sum_lutc_input="cin";
// @10:204
  cycloneii_lcell_comb R1_un15_disable_R1_un15_disable_5 (
	.combout(un15_disable_5),
	.cout(lt_4),
	.dataa(inf_abs1[4]),
	.datab(inf_abs0[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_3)
);
defparam R1_un15_disable_R1_un15_disable_5.lut_mask=16'h99d4;
defparam R1_un15_disable_R1_un15_disable_5.sum_lutc_input="cin";
// @10:204
  cycloneii_lcell_comb R1_un15_disable_R1_un15_disable_6 (
	.combout(un15_disable_6),
	.cout(lt_5),
	.dataa(inf_abs1[5]),
	.datab(inf_abs0[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4)
);
defparam R1_un15_disable_R1_un15_disable_6.lut_mask=16'h99d4;
defparam R1_un15_disable_R1_un15_disable_6.sum_lutc_input="cin";
// @10:204
  cycloneii_lcell_comb R1_un15_disable_R1_un15_disable_7 (
	.combout(un15_disable_7),
	.cout(un15_disable_7_cout),
	.dataa(inf_abs1[6]),
	.datab(inf_abs0[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_5)
);
defparam R1_un15_disable_R1_un15_disable_7.lut_mask=16'h99d4;
defparam R1_un15_disable_R1_un15_disable_7.sum_lutc_input="cin";
// @10:183
  cycloneii_lcell_comb un1_error_2_0_add0_cZ (
	.combout(un1_error_2_0_add0),
	.cout(un1_error_2_0_carry_0),
	.dataa(un14_disable_0),
	.datab(un4_0_a2[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_error_2_0_add0_start_cout)
);
defparam un1_error_2_0_add0_cZ.lut_mask=16'h96e8;
defparam un1_error_2_0_add0_cZ.sum_lutc_input="cin";
// @10:183
  cycloneii_lcell_comb un1_error_2_0_add1_cZ (
	.combout(un1_error_2_0_add1),
	.cout(un1_error_2_0_carry_1),
	.dataa(un4_0_a2[4]),
	.datab(un1_error_2_v[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_error_2_0_carry_0)
);
defparam un1_error_2_0_add1_cZ.lut_mask=16'h96e8;
defparam un1_error_2_0_add1_cZ.sum_lutc_input="cin";
// @10:183
  cycloneii_lcell_comb un1_error_2_0_add2_cZ (
	.combout(un1_error_2_0_add2),
	.cout(un1_error_2_0_carry_2),
	.dataa(un4_0_a2[3]),
	.datab(un1_error_2_v[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_error_2_0_carry_1)
);
defparam un1_error_2_0_add2_cZ.lut_mask=16'h96e8;
defparam un1_error_2_0_add2_cZ.sum_lutc_input="cin";
// @10:183
  cycloneii_lcell_comb un1_error_2_0_add3_cZ (
	.combout(un1_error_2_0_add3),
	.cout(un1_error_2_0_carry_3),
	.dataa(un4_0_a2[2]),
	.datab(un1_error_2_v[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_error_2_0_carry_2)
);
defparam un1_error_2_0_add3_cZ.lut_mask=16'h96e8;
defparam un1_error_2_0_add3_cZ.sum_lutc_input="cin";
// @10:183
  cycloneii_lcell_comb un1_error_2_0_add4_cZ (
	.combout(un1_error_2_0_add4),
	.cout(un1_error_2_0_carry_4),
	.dataa(un4_0_a2[1]),
	.datab(un1_error_2_v[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_error_2_0_carry_3)
);
defparam un1_error_2_0_add4_cZ.lut_mask=16'h96e8;
defparam un1_error_2_0_add4_cZ.sum_lutc_input="cin";
// @10:183
  cycloneii_lcell_comb un1_error_2_0_add5_cZ (
	.combout(un1_error_2_0_add5),
	.dataa(un4_0_a2[0]),
	.datab(un1_error_2_v[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_error_2_0_carry_4)
);
defparam un1_error_2_0_add5_cZ.lut_mask=16'h9696;
defparam un1_error_2_0_add5_cZ.sum_lutc_input="cin";
// @10:183
  cycloneii_lcell_comb un1_error_2_add0_cZ (
	.combout(un1_error_2_add0),
	.cout(un1_error_2_carry_0),
	.dataa(un1_error_2_0_add0),
	.datab(un1_error_2_v_0[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_error_2_add0_cZ.lut_mask=16'h6688;
defparam un1_error_2_add0_cZ.sum_lutc_input="cin";
// @10:183
  cycloneii_lcell_comb un1_error_2_add1_cZ (
	.combout(un1_error_2_add1),
	.cout(un1_error_2_carry_1),
	.dataa(un1_error_2_0_add1),
	.datab(un1_error_2_v_0[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_error_2_carry_0)
);
defparam un1_error_2_add1_cZ.lut_mask=16'h96e8;
defparam un1_error_2_add1_cZ.sum_lutc_input="cin";
// @10:183
  cycloneii_lcell_comb un1_error_2_add2_cZ (
	.combout(un1_error_2_add2),
	.cout(un1_error_2_carry_2),
	.dataa(un1_error_2_0_add2),
	.datab(un1_error_2_v_0[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_error_2_carry_1)
);
defparam un1_error_2_add2_cZ.lut_mask=16'h96e8;
defparam un1_error_2_add2_cZ.sum_lutc_input="cin";
// @10:183
  cycloneii_lcell_comb un1_error_2_add3_cZ (
	.combout(un1_error_2_add3),
	.cout(un1_error_2_carry_3),
	.dataa(un1_error_2_0_add3),
	.datab(un1_error_2_v_0[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_error_2_carry_2)
);
defparam un1_error_2_add3_cZ.lut_mask=16'h96e8;
defparam un1_error_2_add3_cZ.sum_lutc_input="cin";
// @10:183
  cycloneii_lcell_comb un1_error_2_add4_cZ (
	.combout(un1_error_2_add4),
	.cout(un1_error_2_carry_4),
	.dataa(un1_error_2_0_add4),
	.datab(un1_error_2_v_0[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_error_2_carry_3)
);
defparam un1_error_2_add4_cZ.lut_mask=16'h96e8;
defparam un1_error_2_add4_cZ.sum_lutc_input="cin";
// @10:183
  cycloneii_lcell_comb un1_error_2_add5_cZ (
	.combout(un1_error_2_add5),
	.dataa(un1_error_2_0_add5),
	.datab(un1_error_2_v_0[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_error_2_carry_4)
);
defparam un1_error_2_add5_cZ.lut_mask=16'h9696;
defparam un1_error_2_add5_cZ.sum_lutc_input="cin";
// @10:170
  cycloneii_lcell_comb result_1_add0_cZ (
	.combout(result_1_add0),
	.cout(result_1_carry_0),
	.dataa(un2_err2_add0),
	.datab(error[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam result_1_add0_cZ.lut_mask=16'h9922;
defparam result_1_add0_cZ.sum_lutc_input="cin";
// @10:170
  cycloneii_lcell_comb result_1_add1_cZ (
	.combout(result_1_add1),
	.cout(result_1_carry_1),
	.dataa(un2_err2_add1),
	.datab(error[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_carry_0)
);
defparam result_1_add1_cZ.lut_mask=16'h69b2;
defparam result_1_add1_cZ.sum_lutc_input="cin";
// @10:170
  cycloneii_lcell_comb result_1_add2_cZ (
	.combout(result_1_add2),
	.cout(result_1_carry_2),
	.dataa(un2_err2_add2),
	.datab(error[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_carry_1)
);
defparam result_1_add2_cZ.lut_mask=16'h69b2;
defparam result_1_add2_cZ.sum_lutc_input="cin";
// @10:170
  cycloneii_lcell_comb result_1_add3_cZ (
	.combout(result_1_add3),
	.cout(result_1_carry_3),
	.dataa(un2_err2_add3),
	.datab(error[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_carry_2)
);
defparam result_1_add3_cZ.lut_mask=16'h69b2;
defparam result_1_add3_cZ.sum_lutc_input="cin";
// @10:170
  cycloneii_lcell_comb result_1_add4_cZ (
	.combout(result_1_add4),
	.cout(result_1_carry_4),
	.dataa(un2_err2_add4),
	.datab(error[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_carry_3)
);
defparam result_1_add4_cZ.lut_mask=16'h69b2;
defparam result_1_add4_cZ.sum_lutc_input="cin";
// @10:170
  cycloneii_lcell_comb result_1_add5_cZ (
	.combout(result_1_add5),
	.cout(result_1_carry_5),
	.dataa(un2_err2_add5),
	.datab(error[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_carry_4)
);
defparam result_1_add5_cZ.lut_mask=16'h69b2;
defparam result_1_add5_cZ.sum_lutc_input="cin";
// @10:170
  cycloneii_lcell_comb result_1_add6_cZ (
	.combout(result_1_add6),
	.dataa(error[5]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_carry_5)
);
defparam result_1_add6_cZ.lut_mask=16'ha5a5;
defparam result_1_add6_cZ.sum_lutc_input="cin";
// @10:195
  cycloneii_lcell_comb R1_yincr_2_add0 (
	.combout(yincr_2_add0),
	.cout(yincr_2_carry_0),
	.dataa(y1_0),
	.datab(y1_e0_0_N_4_i_0_398_x4),
	.datac(VCC),
	.datad(VCC),
	.cin(yincr_2_add0_start_cout)
);
defparam R1_yincr_2_add0.lut_mask=16'h69d4;
defparam R1_yincr_2_add0.sum_lutc_input="cin";
// @10:195
  cycloneii_lcell_comb R1_yincr_2_add1 (
	.combout(yincr_2_add1),
	.cout(yincr_2_carry_1),
	.dataa(y1_1),
	.datab(b_1),
	.datac(VCC),
	.datad(VCC),
	.cin(yincr_2_carry_0)
);
defparam R1_yincr_2_add1.lut_mask=16'h69d4;
defparam R1_yincr_2_add1.sum_lutc_input="cin";
// @10:195
  cycloneii_lcell_comb R1_yincr_2_add2 (
	.combout(yincr_2_add2),
	.cout(yincr_2_carry_2),
	.dataa(y1_2),
	.datab(b_2),
	.datac(VCC),
	.datad(VCC),
	.cin(yincr_2_carry_1)
);
defparam R1_yincr_2_add2.lut_mask=16'h69d4;
defparam R1_yincr_2_add2.sum_lutc_input="cin";
// @10:195
  cycloneii_lcell_comb R1_yincr_2_add3 (
	.combout(yincr_2_add3),
	.cout(yincr_2_carry_3),
	.dataa(y1_3),
	.datab(b_3),
	.datac(VCC),
	.datad(VCC),
	.cin(yincr_2_carry_2)
);
defparam R1_yincr_2_add3.lut_mask=16'h69d4;
defparam R1_yincr_2_add3.sum_lutc_input="cin";
// @10:195
  cycloneii_lcell_comb R1_yincr_2_add4 (
	.combout(yincr_2_add4),
	.cout(yincr_2_carry_4),
	.dataa(y1_4),
	.datab(y1_e4_0_g2_0_425_x4_0),
	.datac(VCC),
	.datad(VCC),
	.cin(yincr_2_carry_3)
);
defparam R1_yincr_2_add4.lut_mask=16'h69d4;
defparam R1_yincr_2_add4.sum_lutc_input="cin";
// @10:195
  cycloneii_lcell_comb R1_yincr_2_add5 (
	.combout(yincr_2_add5),
	.dataa(y1_5),
	.datab(b_5),
	.datac(VCC),
	.datad(VCC),
	.cin(yincr_2_carry_4)
);
defparam R1_yincr_2_add5.lut_mask=16'h6969;
defparam R1_yincr_2_add5.sum_lutc_input="cin";
// @10:169
  cycloneii_lcell_comb un9_err1_add0_cZ (
	.combout(un9_err1_add0),
	.cout(un9_err1_carry_0),
	.dataa(yincr[0]),
	.datab(error[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un9_err1_add0_cZ.lut_mask=16'h6688;
defparam un9_err1_add0_cZ.sum_lutc_input="cin";
// @10:169
  cycloneii_lcell_comb un9_err1_add1_cZ (
	.combout(un9_err1_add1),
	.cout(un9_err1_carry_1),
	.dataa(yincr[1]),
	.datab(error[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_err1_carry_0)
);
defparam un9_err1_add1_cZ.lut_mask=16'h96e8;
defparam un9_err1_add1_cZ.sum_lutc_input="cin";
// @10:169
  cycloneii_lcell_comb un9_err1_add2_cZ (
	.combout(un9_err1_add2),
	.cout(un9_err1_carry_2),
	.dataa(yincr[2]),
	.datab(error[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_err1_carry_1)
);
defparam un9_err1_add2_cZ.lut_mask=16'h96e8;
defparam un9_err1_add2_cZ.sum_lutc_input="cin";
// @10:169
  cycloneii_lcell_comb un9_err1_add3_cZ (
	.combout(un9_err1_add3),
	.cout(un9_err1_carry_3),
	.dataa(yincr[3]),
	.datab(error[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_err1_carry_2)
);
defparam un9_err1_add3_cZ.lut_mask=16'h96e8;
defparam un9_err1_add3_cZ.sum_lutc_input="cin";
// @10:169
  cycloneii_lcell_comb un9_err1_add4_cZ (
	.combout(un9_err1_add4),
	.cout(un9_err1_carry_4),
	.dataa(yincr[4]),
	.datab(error[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_err1_carry_3)
);
defparam un9_err1_add4_cZ.lut_mask=16'h96e8;
defparam un9_err1_add4_cZ.sum_lutc_input="cin";
// @10:169
  cycloneii_lcell_comb un9_err1_add5_cZ (
	.combout(un9_err1_add5),
	.cout(un9_err1_carry_5),
	.dataa(yincr[5]),
	.datab(error[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_err1_carry_4)
);
defparam un9_err1_add5_cZ.lut_mask=16'h96e8;
defparam un9_err1_add5_cZ.sum_lutc_input="cin";
// @10:169
  cycloneii_lcell_comb un9_err1_add6_cZ (
	.combout(un9_err1_add6),
	.dataa(GND),
	.datab(error[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_err1_carry_5)
);
defparam un9_err1_add6_cZ.lut_mask=16'h3c3c;
defparam un9_err1_add6_cZ.sum_lutc_input="cin";
// @10:170
  cycloneii_lcell_comb C1_un2_err2_add0 (
	.combout(un2_err2_add0),
	.cout(un2_err2_carry_0),
	.dataa(yincr[0]),
	.datab(xincr[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_err2_add0_start_cout)
);
defparam C1_un2_err2_add0.lut_mask=16'h69d4;
defparam C1_un2_err2_add0.sum_lutc_input="cin";
// @10:170
  cycloneii_lcell_comb C1_un2_err2_add1 (
	.combout(un2_err2_add1),
	.cout(un2_err2_carry_1),
	.dataa(yincr[1]),
	.datab(xincr[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_err2_carry_0)
);
defparam C1_un2_err2_add1.lut_mask=16'h69d4;
defparam C1_un2_err2_add1.sum_lutc_input="cin";
// @10:170
  cycloneii_lcell_comb C1_un2_err2_add2 (
	.combout(un2_err2_add2),
	.cout(un2_err2_carry_2),
	.dataa(yincr[2]),
	.datab(xincr[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_err2_carry_1)
);
defparam C1_un2_err2_add2.lut_mask=16'h69d4;
defparam C1_un2_err2_add2.sum_lutc_input="cin";
// @10:170
  cycloneii_lcell_comb C1_un2_err2_add3 (
	.combout(un2_err2_add3),
	.cout(un2_err2_carry_3),
	.dataa(yincr[3]),
	.datab(xincr[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_err2_carry_2)
);
defparam C1_un2_err2_add3.lut_mask=16'h69d4;
defparam C1_un2_err2_add3.sum_lutc_input="cin";
// @10:170
  cycloneii_lcell_comb C1_un2_err2_add4 (
	.combout(un2_err2_add4),
	.cout(un2_err2_carry_4),
	.dataa(yincr[4]),
	.datab(xincr[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_err2_carry_3)
);
defparam C1_un2_err2_add4.lut_mask=16'h69d4;
defparam C1_un2_err2_add4.sum_lutc_input="cin";
// @10:170
  cycloneii_lcell_comb C1_un2_err2_add5 (
	.combout(un2_err2_add5),
	.dataa(yincr[5]),
	.datab(xincr[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_err2_carry_4)
);
defparam C1_un2_err2_add5.lut_mask=16'h6969;
defparam C1_un2_err2_add5.sum_lutc_input="cin";
// @10:194
  cycloneii_lcell_comb R1_xincr_3_add0 (
	.combout(xincr_3_add0),
	.cout(xincr_3_carry_0),
	.dataa(x1_0),
	.datab(b_0),
	.datac(VCC),
	.datad(VCC),
	.cin(xincr_3_add0_start_cout)
);
defparam R1_xincr_3_add0.lut_mask=16'h69d4;
defparam R1_xincr_3_add0.sum_lutc_input="cin";
// @10:194
  cycloneii_lcell_comb R1_xincr_3_add1 (
	.combout(xincr_3_add1),
	.cout(xincr_3_carry_1),
	.dataa(x1_1),
	.datab(x1_n1_0_215_x4),
	.datac(VCC),
	.datad(VCC),
	.cin(xincr_3_carry_0)
);
defparam R1_xincr_3_add1.lut_mask=16'h69d4;
defparam R1_xincr_3_add1.sum_lutc_input="cin";
// @10:194
  cycloneii_lcell_comb R1_xincr_3_add2 (
	.combout(xincr_3_add2),
	.cout(xincr_3_carry_2),
	.dataa(x1_2),
	.datab(x1_n2_0_249_x4_0),
	.datac(VCC),
	.datad(VCC),
	.cin(xincr_3_carry_1)
);
defparam R1_xincr_3_add2.lut_mask=16'h69d4;
defparam R1_xincr_3_add2.sum_lutc_input="cin";
// @10:194
  cycloneii_lcell_comb R1_xincr_3_add3 (
	.combout(xincr_3_add3),
	.cout(xincr_3_carry_3),
	.dataa(x1_3),
	.datab(x1_n3_0_287_x4_0),
	.datac(VCC),
	.datad(VCC),
	.cin(xincr_3_carry_2)
);
defparam R1_xincr_3_add3.lut_mask=16'h69d4;
defparam R1_xincr_3_add3.sum_lutc_input="cin";
// @10:194
  cycloneii_lcell_comb R1_xincr_3_add4 (
	.combout(xincr_3_add4),
	.cout(xincr_3_carry_4),
	.dataa(x1_4),
	.datab(x1_n4_0_325_x4_0),
	.datac(VCC),
	.datad(VCC),
	.cin(xincr_3_carry_3)
);
defparam R1_xincr_3_add4.lut_mask=16'h69d4;
defparam R1_xincr_3_add4.sum_lutc_input="cin";
// @10:194
  cycloneii_lcell_comb R1_xincr_3_add5 (
	.combout(xincr_3_add5),
	.dataa(x1_5),
	.datab(x1_n5_0_363_x4_0),
	.datac(VCC),
	.datad(VCC),
	.cin(xincr_3_carry_4)
);
defparam R1_xincr_3_add5.lut_mask=16'h6969;
defparam R1_xincr_3_add5.sum_lutc_input="cin";
// @10:183
  cycloneii_lcell_comb un1_error_2_v_0_0_ (
	.combout(un1_error_2_v_0[0]),
	.dataa(xincr[0]),
	.datab(un14_disable_0),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_error_2_v_0_0_.lut_mask=16'h4444;
defparam un1_error_2_v_0_0_.sum_lutc_input="datac";
// @10:183
  cycloneii_lcell_comb un1_error_2_v_0_1_ (
	.combout(un1_error_2_v_0[1]),
	.dataa(xincr[1]),
	.datab(un14_disable_0),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_error_2_v_0_1_.lut_mask=16'h4444;
defparam un1_error_2_v_0_1_.sum_lutc_input="datac";
// @10:183
  cycloneii_lcell_comb un1_error_2_v_0_2_ (
	.combout(un1_error_2_v_0[2]),
	.dataa(xincr[2]),
	.datab(un14_disable_0),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_error_2_v_0_2_.lut_mask=16'h4444;
defparam un1_error_2_v_0_2_.sum_lutc_input="datac";
// @10:183
  cycloneii_lcell_comb un1_error_2_v_0_3_ (
	.combout(un1_error_2_v_0[3]),
	.dataa(xincr[3]),
	.datab(un14_disable_0),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_error_2_v_0_3_.lut_mask=16'h4444;
defparam un1_error_2_v_0_3_.sum_lutc_input="datac";
// @10:183
  cycloneii_lcell_comb un1_error_2_v_0_4_ (
	.combout(un1_error_2_v_0[4]),
	.dataa(xincr[4]),
	.datab(un14_disable_0),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_error_2_v_0_4_.lut_mask=16'h4444;
defparam un1_error_2_v_0_4_.sum_lutc_input="datac";
// @10:183
  cycloneii_lcell_comb un1_error_2_v_0_5_ (
	.combout(un1_error_2_v_0[5]),
	.dataa(xincr[5]),
	.datab(un14_disable_0),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_error_2_v_0_5_.lut_mask=16'h4444;
defparam un1_error_2_v_0_5_.sum_lutc_input="datac";
// @10:183
  cycloneii_lcell_comb un4_0_a2_0_ (
	.combout(un4_0_a2[0]),
	.dataa(yincr[5]),
	.datab(y1_2_sqmuxa_1),
	.datac(VCC),
	.datad(VCC)
);
defparam un4_0_a2_0_.lut_mask=16'h8888;
defparam un4_0_a2_0_.sum_lutc_input="datac";
// @10:183
  cycloneii_lcell_comb un4_0_a2_1_ (
	.combout(un4_0_a2[1]),
	.dataa(yincr[4]),
	.datab(y1_2_sqmuxa_1),
	.datac(VCC),
	.datad(VCC)
);
defparam un4_0_a2_1_.lut_mask=16'h8888;
defparam un4_0_a2_1_.sum_lutc_input="datac";
// @10:183
  cycloneii_lcell_comb un4_0_a2_2_ (
	.combout(un4_0_a2[2]),
	.dataa(yincr[3]),
	.datab(y1_2_sqmuxa_1),
	.datac(VCC),
	.datad(VCC)
);
defparam un4_0_a2_2_.lut_mask=16'h8888;
defparam un4_0_a2_2_.sum_lutc_input="datac";
// @10:183
  cycloneii_lcell_comb un4_0_a2_3_ (
	.combout(un4_0_a2[3]),
	.dataa(yincr[2]),
	.datab(y1_2_sqmuxa_1),
	.datac(VCC),
	.datad(VCC)
);
defparam un4_0_a2_3_.lut_mask=16'h8888;
defparam un4_0_a2_3_.sum_lutc_input="datac";
// @10:183
  cycloneii_lcell_comb un4_0_a2_4_ (
	.combout(un4_0_a2[4]),
	.dataa(yincr[1]),
	.datab(y1_2_sqmuxa_1),
	.datac(VCC),
	.datad(VCC)
);
defparam un4_0_a2_4_.lut_mask=16'h8888;
defparam un4_0_a2_4_.sum_lutc_input="datac";
// @10:183
  cycloneii_lcell_comb un4_0_a2_5_ (
	.combout(un4_0_a2[5]),
	.dataa(yincr[0]),
	.datab(y1_2_sqmuxa_1),
	.datac(VCC),
	.datad(VCC)
);
defparam un4_0_a2_5_.lut_mask=16'h8888;
defparam un4_0_a2_5_.sum_lutc_input="datac";
// @10:127
  cycloneii_lcell_comb y1_0_sqmuxa_cZ (
	.combout(y1_0_sqmuxa),
	.dataa(init_3),
	.datab(disable_28),
	.datac(VCC),
	.datad(VCC)
);
defparam y1_0_sqmuxa_cZ.lut_mask=16'h4444;
defparam y1_0_sqmuxa_cZ.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb C1_op_abs_inf_abs0_1_ (
	.combout(inf_abs0[1]),
	.dataa(un9_err1_add0),
	.datab(un9_err1_add1),
	.datac(un9_err1_add6),
	.datad(VCC)
);
defparam C1_op_abs_inf_abs0_1_.lut_mask=16'h6c6c;
defparam C1_op_abs_inf_abs0_1_.sum_lutc_input="datac";
// @10:126
  cycloneii_lcell_comb inf_abs0_a_0_anc2_cZ (
	.combout(inf_abs0_a_0_anc2),
	.dataa(un9_err1_add0),
	.datab(un9_err1_add1),
	.datac(un9_err1_add2),
	.datad(VCC)
);
defparam inf_abs0_a_0_anc2_cZ.lut_mask=16'h0101;
defparam inf_abs0_a_0_anc2_cZ.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb C1_op_abs_inf_abs1_1_ (
	.combout(inf_abs1[1]),
	.dataa(result_1_add0),
	.datab(result_1_add1),
	.datac(result_1_add6),
	.datad(VCC)
);
defparam C1_op_abs_inf_abs1_1_.lut_mask=16'h3636;
defparam C1_op_abs_inf_abs1_1_.sum_lutc_input="datac";
// @10:126
  cycloneii_lcell_comb inf_abs1_a_1_anc2_cZ (
	.combout(inf_abs1_a_1_anc2),
	.dataa(result_1_add0),
	.datab(result_1_add1),
	.datac(result_1_add2),
	.datad(VCC)
);
defparam inf_abs1_a_1_anc2_cZ.lut_mask=16'h8080;
defparam inf_abs1_a_1_anc2_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_x1_RNO_2_ (
	.combout(x1_n2_0_249_x4),
	.dataa(x1_0),
	.datab(x1_1),
	.datac(x1_2),
	.datad(VCC)
);
defparam R1_x1_RNO_2_.lut_mask=16'h7878;
defparam R1_x1_RNO_2_.sum_lutc_input="datac";
// @10:126
  cycloneii_lcell_comb R1_y1_c2 (
	.combout(y1_c2),
	.dataa(y1_0),
	.datab(y1_1),
	.datac(y1_2),
	.datad(VCC)
);
defparam R1_y1_c2.lut_mask=16'h8080;
defparam R1_y1_c2.sum_lutc_input="datac";
// @10:183
  cycloneii_lcell_comb un1_error_2_v_5_ (
	.combout(un1_error_2_v[5]),
	.dataa(error[5]),
	.datab(init_3),
	.datac(disable_28),
	.datad(VCC)
);
defparam un1_error_2_v_5_.lut_mask=16'h8a8a;
defparam un1_error_2_v_5_.sum_lutc_input="datac";
// @10:183
  cycloneii_lcell_comb un1_error_2_v_4_ (
	.combout(un1_error_2_v[4]),
	.dataa(error[4]),
	.datab(init_3),
	.datac(disable_28),
	.datad(VCC)
);
defparam un1_error_2_v_4_.lut_mask=16'h8a8a;
defparam un1_error_2_v_4_.sum_lutc_input="datac";
// @10:183
  cycloneii_lcell_comb un1_error_2_v_3_ (
	.combout(un1_error_2_v[3]),
	.dataa(error[3]),
	.datab(init_3),
	.datac(disable_28),
	.datad(VCC)
);
defparam un1_error_2_v_3_.lut_mask=16'h8a8a;
defparam un1_error_2_v_3_.sum_lutc_input="datac";
// @10:183
  cycloneii_lcell_comb un1_error_2_v_2_ (
	.combout(un1_error_2_v[2]),
	.dataa(error[2]),
	.datab(init_3),
	.datac(disable_28),
	.datad(VCC)
);
defparam un1_error_2_v_2_.lut_mask=16'h8a8a;
defparam un1_error_2_v_2_.sum_lutc_input="datac";
// @10:183
  cycloneii_lcell_comb un1_error_2_v_1_ (
	.combout(un1_error_2_v[1]),
	.dataa(error[1]),
	.datab(init_3),
	.datac(disable_28),
	.datad(VCC)
);
defparam un1_error_2_v_1_.lut_mask=16'h8a8a;
defparam un1_error_2_v_1_.sum_lutc_input="datac";
// @10:183
  cycloneii_lcell_comb un1_error_2_v_0_ (
	.combout(un1_error_2_v[0]),
	.dataa(error[0]),
	.datab(init_3),
	.datac(disable_28),
	.datad(VCC)
);
defparam un1_error_2_v_0_.lut_mask=16'h8a8a;
defparam un1_error_2_v_0_.sum_lutc_input="datac";
// @10:173
  cycloneii_lcell_comb C1_un3_x1_0 (
	.combout(un3_x1_0),
	.dataa(xnew[5]),
	.datab(xnew[4]),
	.datac(x1_5),
	.datad(x1_4)
);
defparam C1_un3_x1_0.lut_mask=16'h8421;
defparam C1_un3_x1_0.sum_lutc_input="datac";
// @10:173
  cycloneii_lcell_comb C1_un3_x1_1 (
	.combout(un3_x1_1),
	.dataa(ynew[1]),
	.datab(ynew[0]),
	.datac(y1_1),
	.datad(y1_0)
);
defparam C1_un3_x1_1.lut_mask=16'h8421;
defparam C1_un3_x1_1.sum_lutc_input="datac";
// @10:173
  cycloneii_lcell_comb C1_un3_x1_2 (
	.combout(un3_x1_2),
	.dataa(ynew[3]),
	.datab(ynew[2]),
	.datac(y1_3),
	.datad(y1_2)
);
defparam C1_un3_x1_2.lut_mask=16'h8421;
defparam C1_un3_x1_2.sum_lutc_input="datac";
// @10:173
  cycloneii_lcell_comb C1_un3_x1_3 (
	.combout(un3_x1_3),
	.dataa(ynew[5]),
	.datab(ynew[4]),
	.datac(y1_5),
	.datad(y1_4)
);
defparam C1_un3_x1_3.lut_mask=16'h8421;
defparam C1_un3_x1_3.sum_lutc_input="datac";
// @10:173
  cycloneii_lcell_comb C1_un3_x1_4 (
	.combout(un3_x1_4),
	.dataa(xnew[1]),
	.datab(xnew[0]),
	.datac(x1_1),
	.datad(x1_0)
);
defparam C1_un3_x1_4.lut_mask=16'h8421;
defparam C1_un3_x1_4.sum_lutc_input="datac";
// @10:173
  cycloneii_lcell_comb C1_un3_x1_5 (
	.combout(un3_x1_5),
	.dataa(xnew[3]),
	.datab(xnew[2]),
	.datac(x1_3),
	.datad(x1_2)
);
defparam C1_un3_x1_5.lut_mask=16'h8421;
defparam C1_un3_x1_5.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb C1_op_abs_inf_abs0_2_ (
	.combout(inf_abs0[2]),
	.dataa(un9_err1_add0),
	.datab(un9_err1_add1),
	.datac(un9_err1_add2),
	.datad(un9_err1_add6)
);
defparam C1_op_abs_inf_abs0_2_.lut_mask=16'h1ef0;
defparam C1_op_abs_inf_abs0_2_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb C1_op_abs_inf_abs1_2_ (
	.combout(inf_abs1[2]),
	.dataa(result_1_add0),
	.datab(result_1_add1),
	.datac(result_1_add2),
	.datad(result_1_add6)
);
defparam C1_op_abs_inf_abs1_2_.lut_mask=16'h0f78;
defparam C1_op_abs_inf_abs1_2_.sum_lutc_input="datac";
// @10:126
  cycloneii_lcell_comb R1_x1_11_1_1 (
	.combout(x1_11_1_1),
	.dataa(x1_0),
	.datab(x1_1),
	.datac(x1_2),
	.datad(x1_3)
);
defparam R1_x1_11_1_1.lut_mask=16'h8000;
defparam R1_x1_11_1_1.sum_lutc_input="datac";
  cycloneii_lcell_comb G_760_0_cZ (
	.combout(G_760_0),
	.dataa(reset_c),
	.datab(state_ret_5),
	.datac(vram_write),
	.datad(vram_start)
);
defparam G_760_0_cZ.lut_mask=16'heafa;
defparam G_760_0_cZ.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb C1_op_abs_inf_abs0_3_ (
	.combout(inf_abs0[3]),
	.dataa(un9_err1_add3),
	.datab(un9_err1_add6),
	.datac(inf_abs0_a_0_anc2),
	.datad(VCC)
);
defparam C1_op_abs_inf_abs0_3_.lut_mask=16'ha6a6;
defparam C1_op_abs_inf_abs0_3_.sum_lutc_input="datac";
// @10:126
  cycloneii_lcell_comb inf_abs0_a_0_anc4_cZ (
	.combout(inf_abs0_a_0_anc4),
	.dataa(un9_err1_add3),
	.datab(un9_err1_add4),
	.datac(inf_abs0_a_0_anc2),
	.datad(VCC)
);
defparam inf_abs0_a_0_anc4_cZ.lut_mask=16'h1010;
defparam inf_abs0_a_0_anc4_cZ.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb C1_op_abs_inf_abs1_3_ (
	.combout(inf_abs1[3]),
	.dataa(result_1_add3),
	.datab(result_1_add6),
	.datac(inf_abs1_a_1_anc2),
	.datad(VCC)
);
defparam C1_op_abs_inf_abs1_3_.lut_mask=16'h5656;
defparam C1_op_abs_inf_abs1_3_.sum_lutc_input="datac";
// @10:126
  cycloneii_lcell_comb inf_abs1_a_1_anc4_cZ (
	.combout(inf_abs1_a_1_anc4),
	.dataa(result_1_add3),
	.datab(result_1_add4),
	.datac(inf_abs1_a_1_anc2),
	.datad(VCC)
);
defparam inf_abs1_a_1_anc4_cZ.lut_mask=16'h8080;
defparam inf_abs1_a_1_anc4_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_y1_e4_0_g2_0_425_x4_0 (
	.combout(y1_e4_0_g2_0_425_x4_0),
	.dataa(swapxy1),
	.datab(negy1),
	.datac(yin_4),
	.datad(xin_4)
);
defparam R1_y1_e4_0_g2_0_425_x4_0.lut_mask=16'h369c;
defparam R1_y1_e4_0_g2_0_425_x4_0.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_x1_n4_0_325_x4_0 (
	.combout(x1_n4_0_325_x4_0),
	.dataa(swapxy1),
	.datab(negx1),
	.datac(xin_4),
	.datad(yin_4)
);
defparam R1_x1_n4_0_325_x4_0.lut_mask=16'h369c;
defparam R1_x1_n4_0_325_x4_0.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_xnew_1_0_0__g0_e (
	.combout(xnew_1_0_0__g0_e),
	.dataa(draw_7),
	.datab(init_3),
	.datac(disable_28),
	.datad(VCC)
);
defparam R1_xnew_1_0_0__g0_e.lut_mask=16'hb0b0;
defparam R1_xnew_1_0_0__g0_e.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_x1_n1_0_215_x4 (
	.combout(x1_n1_0_215_x4),
	.dataa(swapxy1),
	.datab(negx1),
	.datac(xin_1),
	.datad(yin_1)
);
defparam R1_x1_n1_0_215_x4.lut_mask=16'h369c;
defparam R1_x1_n1_0_215_x4.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_x1_n2_0_249_x4_0 (
	.combout(x1_n2_0_249_x4_0),
	.dataa(swapxy1),
	.datab(negx1),
	.datac(xin_2),
	.datad(yin_2)
);
defparam R1_x1_n2_0_249_x4_0.lut_mask=16'h369c;
defparam R1_x1_n2_0_249_x4_0.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_x1_n3_0_287_x4_0 (
	.combout(x1_n3_0_287_x4_0),
	.dataa(swapxy1),
	.datab(negx1),
	.datac(xin_3),
	.datad(yin_3)
);
defparam R1_x1_n3_0_287_x4_0.lut_mask=16'h369c;
defparam R1_x1_n3_0_287_x4_0.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_x1_RNO_4_ (
	.combout(x1_n4_0_325_x4),
	.dataa(x1_4),
	.datab(x1_11_1_1),
	.datac(VCC),
	.datad(VCC)
);
defparam R1_x1_RNO_4_.lut_mask=16'h6666;
defparam R1_x1_RNO_4_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_y1_RNO_4_ (
	.combout(y1_e4_0_g2_0_425_x4),
	.dataa(y1_3),
	.datab(y1_4),
	.datac(y1_c2),
	.datad(VCC)
);
defparam R1_y1_RNO_4_.lut_mask=16'h6c6c;
defparam R1_y1_RNO_4_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_y1_e0_0_N_4_i_0_398_x4 (
	.combout(y1_e0_0_N_4_i_0_398_x4),
	.dataa(swapxy1),
	.datab(negy1),
	.datac(yin_0),
	.datad(xin_0)
);
defparam R1_y1_e0_0_N_4_i_0_398_x4.lut_mask=16'h369c;
defparam R1_y1_e0_0_N_4_i_0_398_x4.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_x1_n5_0_363_x4_0 (
	.combout(x1_n5_0_363_x4_0),
	.dataa(swapxy1),
	.datab(negx1),
	.datac(xin_5),
	.datad(yin_5)
);
defparam R1_x1_n5_0_363_x4_0.lut_mask=16'h369c;
defparam R1_x1_n5_0_363_x4_0.sum_lutc_input="datac";
// @10:173
  cycloneii_lcell_comb C1_un3_x1_9 (
	.combout(un3_x1_9),
	.dataa(un3_x1_2),
	.datab(un3_x1_3),
	.datac(un3_x1_0),
	.datad(un3_x1_1)
);
defparam C1_un3_x1_9.lut_mask=16'h8000;
defparam C1_un3_x1_9.sum_lutc_input="datac";
// @10:204
  cycloneii_lcell_comb R1_un12_disable_5_3 (
	.combout(un12_disable_5_3),
	.dataa(xbias_i),
	.datab(un15_disable_1),
	.datac(un15_disable_2),
	.datad(un15_disable_7)
);
defparam R1_un12_disable_5_3.lut_mask=16'h4000;
defparam R1_un12_disable_5_3.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb C1_op_abs_inf_abs0_4_ (
	.combout(inf_abs0[4]),
	.dataa(un9_err1_add3),
	.datab(un9_err1_add4),
	.datac(un9_err1_add6),
	.datad(inf_abs0_a_0_anc2)
);
defparam C1_op_abs_inf_abs0_4_.lut_mask=16'h6c3c;
defparam C1_op_abs_inf_abs0_4_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb C1_op_abs_inf_abs1_4_ (
	.combout(inf_abs1[4]),
	.dataa(result_1_add3),
	.datab(result_1_add4),
	.datac(result_1_add6),
	.datad(inf_abs1_a_1_anc2)
);
defparam C1_op_abs_inf_abs1_4_.lut_mask=16'h363c;
defparam C1_op_abs_inf_abs1_4_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_x1_RNO_1_ (
	.combout(x1_n1_0_215_m2),
	.dataa(x1_0),
	.datab(x1_1),
	.datac(init_3),
	.datad(x1_n1_0_215_x4)
);
defparam R1_x1_RNO_1_.lut_mask=16'h6f60;
defparam R1_x1_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_y1_RNO_0_ (
	.combout(y1_e0_0_N_4_i_0_398_m2),
	.dataa(y1_0),
	.datab(init_3),
	.datac(y1_e0_0_N_4_i_0_398_x4),
	.datad(VCC)
);
defparam R1_y1_RNO_0_.lut_mask=16'h7474;
defparam R1_y1_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_x1_RNO_0_ (
	.combout(x1_e0_0_N_10_i_0_184_m2),
	.dataa(x1_0),
	.datab(init_3),
	.datac(b_0),
	.datad(VCC)
);
defparam R1_x1_RNO_0_.lut_mask=16'h7474;
defparam R1_x1_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_x1_RNO_5_ (
	.combout(x1_n5_0_363_x4),
	.dataa(x1_4),
	.datab(x1_5),
	.datac(x1_11_1_1),
	.datad(VCC)
);
defparam R1_x1_RNO_5_.lut_mask=16'h6c6c;
defparam R1_x1_RNO_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_y1_RNO_0_5_ (
	.combout(y1_e5_0_m2),
	.dataa(y1_5),
	.datab(init_3),
	.datac(b_5),
	.datad(disable_28)
);
defparam R1_y1_RNO_0_5_.lut_mask=16'h4755;
defparam R1_y1_RNO_0_5_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb C1_op_abs_inf_abs0_6_ (
	.combout(inf_abs0[6]),
	.dataa(un9_err1_add5),
	.datab(un9_err1_add6),
	.datac(inf_abs0_a_0_anc4),
	.datad(VCC)
);
defparam C1_op_abs_inf_abs0_6_.lut_mask=16'h4040;
defparam C1_op_abs_inf_abs0_6_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb C1_op_abs_inf_abs1_6_ (
	.combout(inf_abs1[6]),
	.dataa(result_1_add5),
	.datab(result_1_add6),
	.datac(inf_abs1_a_1_anc4),
	.datad(VCC)
);
defparam C1_op_abs_inf_abs1_6_.lut_mask=16'h2020;
defparam C1_op_abs_inf_abs1_6_.sum_lutc_input="datac";
// @10:173
  cycloneii_lcell_comb C1_un3_x1 (
	.combout(un3_x1),
	.dataa(un3_x1_4),
	.datab(un3_x1_5),
	.datac(un3_x1_9),
	.datad(init_3)
);
defparam C1_un3_x1.lut_mask=16'h8000;
defparam C1_un3_x1.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_y1_RNO_1_5_ (
	.combout(y1_e5_0_g4),
	.dataa(y1_3),
	.datab(y1_4),
	.datac(y1_c2),
	.datad(y1_0_sqmuxa)
);
defparam R1_y1_RNO_1_5_.lut_mask=16'h0080;
defparam R1_y1_RNO_1_5_.sum_lutc_input="datac";
// @10:204
  cycloneii_lcell_comb R1_un12_disable_5 (
	.combout(un12_disable_5),
	.dataa(un15_disable_3),
	.datab(un15_disable_4),
	.datac(un15_disable_5),
	.datad(un12_disable_5_3)
);
defparam R1_un12_disable_5.lut_mask=16'h8000;
defparam R1_un12_disable_5.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb C1_op_abs_inf_abs0_5_ (
	.combout(inf_abs0[5]),
	.dataa(un9_err1_add5),
	.datab(un9_err1_add6),
	.datac(inf_abs0_a_0_anc4),
	.datad(VCC)
);
defparam C1_op_abs_inf_abs0_5_.lut_mask=16'ha6a6;
defparam C1_op_abs_inf_abs0_5_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb C1_op_abs_inf_abs1_5_ (
	.combout(inf_abs1[5]),
	.dataa(result_1_add5),
	.datab(result_1_add6),
	.datac(inf_abs1_a_1_anc4),
	.datad(VCC)
);
defparam C1_op_abs_inf_abs1_5_.lut_mask=16'h5656;
defparam C1_op_abs_inf_abs1_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_y1_RNO_0_1_ (
	.combout(y1_e1_0_m3),
	.dataa(y1_0),
	.datab(y1_1),
	.datac(b_1),
	.datad(y1_0_sqmuxa)
);
defparam R1_y1_RNO_0_1_.lut_mask=16'h0f99;
defparam R1_y1_RNO_0_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb G_784_cZ (
	.combout(G_784),
	.dataa(state_ret_2),
	.datab(state_srsts_0_0__g0),
	.datac(state_srsts_0_1__g0),
	.datad(VCC)
);
defparam G_784_cZ.lut_mask=16'ha2a2;
defparam G_784_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_y1_RNO_0_3_ (
	.combout(y1_e3_0_m3),
	.dataa(y1_3),
	.datab(y1_c2),
	.datac(b_3),
	.datad(y1_0_sqmuxa)
);
defparam R1_y1_RNO_0_3_.lut_mask=16'h0f99;
defparam R1_y1_RNO_0_3_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_y1_RNO_1_ (
	.combout(y1_e1_0_m5),
	.dataa(y1_1),
	.datab(y1_e1_0_m3),
	.datac(y1_e0_0_g0_i_o4),
	.datad(VCC)
);
defparam R1_y1_RNO_1_.lut_mask=16'h3a3a;
defparam R1_y1_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_y1_RNO_0_2_ (
	.combout(y1_e2_0_m5_a),
	.dataa(y1_0),
	.datab(y1_1),
	.datac(b_2),
	.datad(y1_0_sqmuxa)
);
defparam R1_y1_RNO_0_2_.lut_mask=16'h0f77;
defparam R1_y1_RNO_0_2_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_y1_RNO_2_ (
	.combout(y1_e2_0_m5),
	.dataa(y1_2),
	.datab(y1_0_sqmuxa),
	.datac(y1_e2_0_m5_a),
	.datad(y1_e0_0_g0_i_o4)
);
defparam R1_y1_RNO_2_.lut_mask=16'h2daa;
defparam R1_y1_RNO_2_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_y1_RNO_5_ (
	.combout(y1_e5_0_m5),
	.dataa(y1_5),
	.datab(y1_e5_0_m2),
	.datac(y1_e5_0_g4),
	.datad(y1_e0_0_g0_i_o4)
);
defparam R1_y1_RNO_5_.lut_mask=16'hc3aa;
defparam R1_y1_RNO_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_y1_RNO_3_ (
	.combout(y1_e3_0_m5),
	.dataa(y1_3),
	.datab(y1_e3_0_m3),
	.datac(y1_e0_0_g0_i_o4),
	.datad(VCC)
);
defparam R1_y1_RNO_3_.lut_mask=16'h3a3a;
defparam R1_y1_RNO_3_.sum_lutc_input="datac";
  cycloneii_lcell_comb G_766_cZ (
	.combout(G_766),
	.dataa(G_760_0),
	.datab(X_0),
	.datac(X_1),
	.datad(pre_rdout_par_3_en_0_a4_0)
);
defparam G_766_cZ.lut_mask=16'haeaa;
defparam G_766_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb G_760_cZ (
	.combout(G_760),
	.dataa(G_760_0),
	.datab(X_0),
	.datac(X_1),
	.datad(pre_rdout_par_3_en_0_a4_0)
);
defparam G_760_cZ.lut_mask=16'habaa;
defparam G_760_cZ.sum_lutc_input="datac";
// @10:127
  cycloneii_lcell_comb R1_un15_disable_R1_un15_disable_7_term_RNILFV11 (
	.combout(un14_disable_0),
	.dataa(y1_2_sqmuxa_1),
	.datab(un15_disable),
	.datac(un15_disable_6),
	.datad(un12_disable_5)
);
defparam R1_un15_disable_R1_un15_disable_7_term_RNILFV11.lut_mask=16'ha888;
defparam R1_un15_disable_R1_un15_disable_7_term_RNILFV11.sum_lutc_input="datac";
  cycloneii_lcell_comb C1_un3_x1_RNI7NMD4 (
	.combout(x1_e0_0_g0_i_o4_0),
	.dataa(disable_27),
	.datab(draw_7),
	.datac(init_3),
	.datad(un3_x1)
);
defparam C1_un3_x1_RNI7NMD4.lut_mask=16'hfbea;
defparam C1_un3_x1_RNI7NMD4.sum_lutc_input="datac";
// @10:127
  cycloneii_lcell_comb y1_2_sqmuxa_1_cZ (
	.combout(y1_2_sqmuxa_1),
	.dataa(draw_7),
	.datab(init_3),
	.datac(un3_x1),
	.datad(disable_28)
);
defparam y1_2_sqmuxa_1_cZ.lut_mask=16'h0400;
defparam y1_2_sqmuxa_1_cZ.sum_lutc_input="datac";
// @10:204
  cycloneii_lcell_comb error_1_sqmuxa_0_cZ (
	.combout(error_1_sqmuxa_0),
	.dataa(draw_7),
	.datab(init_3),
	.datac(un3_x1),
	.datad(un15_disable)
);
defparam error_1_sqmuxa_0_cZ.lut_mask=16'h0004;
defparam error_1_sqmuxa_0_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb error_1_sqmuxa_0_RNISDHR5 (
	.combout(y1_e0_0_g0_i_o4),
	.dataa(x1_e0_0_g0_i_o4),
	.datab(un15_disable_6),
	.datac(error_1_sqmuxa_0),
	.datad(un12_disable_5)
);
defparam error_1_sqmuxa_0_RNISDHR5.lut_mask=16'h8a0a;
defparam error_1_sqmuxa_0_RNISDHR5.sum_lutc_input="datac";
  cycloneii_lcell_comb C1_un3_x1_RNI57L15 (
	.combout(x1_e0_0_g0_i_o4),
	.dataa(disable_Z),
	.datab(db_fsm_state_i_ret_3),
	.datac(x1_e0_0_g0_i_o4_0),
	.datad(disable_rst)
);
defparam C1_un3_x1_RNI57L15.lut_mask=16'h0407;
defparam C1_un3_x1_RNI57L15.sum_lutc_input="datac";
  cycloneii_lcell_comb G_804_cZ (
	.combout(G_804),
	.dataa(reset_c),
	.datab(db_fsm_state_0),
	.datac(db_fsm_state_ret),
	.datad(db_fsm_stateen_0)
);
defparam G_804_cZ.lut_mask=16'h00b0;
defparam G_804_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_x1_RNO_3_ (
	.combout(x1_n3_0_287_x4),
	.dataa(x1_1),
	.datab(x1_0),
	.datac(x1_2),
	.datad(x1_3)
);
defparam R1_x1_RNO_3_.lut_mask=16'h7f80;
defparam R1_x1_RNO_3_.sum_lutc_input="datac";
// @10:194
  cycloneii_lcell_comb R1_xincr_3_add0_start (
	.cout(xincr_3_add0_start_cout),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam R1_xincr_3_add0_start.lut_mask=16'h00aa;
defparam R1_xincr_3_add0_start.sum_lutc_input="cin";
// @10:170
  cycloneii_lcell_comb C1_un2_err2_add0_start (
	.cout(un2_err2_add0_start_cout),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam C1_un2_err2_add0_start.lut_mask=16'h00aa;
defparam C1_un2_err2_add0_start.sum_lutc_input="cin";
// @10:195
  cycloneii_lcell_comb R1_yincr_2_add0_start (
	.cout(yincr_2_add0_start_cout),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam R1_yincr_2_add0_start.lut_mask=16'h00aa;
defparam R1_yincr_2_add0_start.sum_lutc_input="cin";
// @10:183
  cycloneii_lcell_comb un1_error_2_0_add0_start (
	.cout(un1_error_2_0_add0_start_cout),
	.dataa(un1_error_2_v[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_error_2_0_add0_start.lut_mask=16'h00aa;
defparam un1_error_2_0_add0_start.sum_lutc_input="cin";
// @10:204
  cycloneii_lcell_comb R1_un15_disable_R1_un15_disable_7_term (
	.combout(un15_disable),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un15_disable_7_cout)
);
defparam R1_un15_disable_R1_un15_disable_7_term.lut_mask=16'hf0f0;
defparam R1_un15_disable_R1_un15_disable_7_term.sum_lutc_input="cin";
  assign  init_3_i = ~ init_3;
endmodule /* draw_octant */

// VQM4.1+ 
module inv_synplcty_1 (
  b_2,
  b_0,
  b_1,
  x1_2,
  x1_0,
  x1_1,
  negx
)
;
output b_2 ;
output b_0 ;
output b_1 ;
input x1_2 ;
input x1_0 ;
input x1_1 ;
input negx ;
wire b_2 ;
wire b_0 ;
wire b_1 ;
wire x1_2 ;
wire x1_0 ;
wire x1_1 ;
wire negx ;
wire GND ;
wire VCC ;
//@0:1
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @10:297
  cycloneii_lcell_comb b_2_ (
	.combout(b_2),
	.dataa(x1_2),
	.datab(negx),
	.datac(VCC),
	.datad(VCC)
);
defparam b_2_.lut_mask=16'h6666;
defparam b_2_.sum_lutc_input="datac";
// @10:297
  cycloneii_lcell_comb b_0_ (
	.combout(b_0),
	.dataa(x1_0),
	.datab(negx),
	.datac(VCC),
	.datad(VCC)
);
defparam b_0_.lut_mask=16'h6666;
defparam b_0_.sum_lutc_input="datac";
// @10:297
  cycloneii_lcell_comb b_1_ (
	.combout(b_1),
	.dataa(x1_1),
	.datab(negx),
	.datac(VCC),
	.datad(VCC)
);
defparam b_1_.lut_mask=16'h6666;
defparam b_1_.sum_lutc_input="datac";
endmodule /* inv_synplcty_1 */

// VQM4.1+ 
module inv_synplcty_2 (
  b_0,
  b_1,
  b_2,
  y1_0,
  y1_1,
  y1_2,
  negy
)
;
output b_0 ;
output b_1 ;
output b_2 ;
input y1_0 ;
input y1_1 ;
input y1_2 ;
input negy ;
wire b_0 ;
wire b_1 ;
wire b_2 ;
wire y1_0 ;
wire y1_1 ;
wire y1_2 ;
wire negy ;
wire GND ;
wire VCC ;
//@0:1
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @10:297
  cycloneii_lcell_comb b_3_ (
	.combout(b_0),
	.dataa(y1_0),
	.datab(negy),
	.datac(VCC),
	.datad(VCC)
);
defparam b_3_.lut_mask=16'h6666;
defparam b_3_.sum_lutc_input="datac";
// @10:297
  cycloneii_lcell_comb b_4_ (
	.combout(b_1),
	.dataa(y1_1),
	.datab(negy),
	.datac(VCC),
	.datad(VCC)
);
defparam b_4_.lut_mask=16'h6666;
defparam b_4_.sum_lutc_input="datac";
// @10:297
  cycloneii_lcell_comb b_5_ (
	.combout(b_2),
	.dataa(y1_2),
	.datab(negy),
	.datac(VCC),
	.datad(VCC)
);
defparam b_5_.lut_mask=16'h6666;
defparam b_5_.sum_lutc_input="datac";
endmodule /* inv_synplcty_2 */

// VQM4.1+ 
module swap_0 (
  y1_2,
  y1_0,
  y1_1,
  yout_2,
  yout_3,
  yout_4,
  yout_0,
  yout_1,
  yout_5,
  x1_0,
  x1_1,
  x1_2,
  b_2,
  b_3,
  b_4,
  b_0,
  b_1,
  b_5,
  xout_2,
  xout_3,
  xout_4,
  xout_0,
  xout_1,
  xout_5,
  negy,
  swapxy,
  negx
)
;
input y1_2 ;
input y1_0 ;
input y1_1 ;
output yout_2 ;
output yout_3 ;
output yout_4 ;
output yout_0 ;
output yout_1 ;
output yout_5 ;
input x1_0 ;
input x1_1 ;
input x1_2 ;
input b_2 ;
input b_3 ;
input b_4 ;
input b_0 ;
input b_1 ;
input b_5 ;
output xout_2 ;
output xout_3 ;
output xout_4 ;
output xout_0 ;
output xout_1 ;
output xout_5 ;
input negy ;
input swapxy ;
input negx ;
wire y1_2 ;
wire y1_0 ;
wire y1_1 ;
wire yout_2 ;
wire yout_3 ;
wire yout_4 ;
wire yout_0 ;
wire yout_1 ;
wire yout_5 ;
wire x1_0 ;
wire x1_1 ;
wire x1_2 ;
wire b_2 ;
wire b_3 ;
wire b_4 ;
wire b_0 ;
wire b_1 ;
wire b_5 ;
wire xout_2 ;
wire xout_3 ;
wire xout_4 ;
wire xout_0 ;
wire xout_1 ;
wire xout_5 ;
wire negy ;
wire swapxy ;
wire negx ;
wire GND ;
wire VCC ;
//@0:1
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @10:257
  cycloneii_lcell_comb yout_2_ (
	.combout(yout_2),
	.dataa(negy),
	.datab(y1_2),
	.datac(swapxy),
	.datad(b_2)
);
defparam yout_2_.lut_mask=16'hf606;
defparam yout_2_.sum_lutc_input="datac";
// @10:257
  cycloneii_lcell_comb xout_2_ (
	.combout(xout_2),
	.dataa(negy),
	.datab(y1_2),
	.datac(swapxy),
	.datad(b_2)
);
defparam xout_2_.lut_mask=16'h6f60;
defparam xout_2_.sum_lutc_input="datac";
// @10:257
  cycloneii_lcell_comb yout_3_ (
	.combout(yout_3),
	.dataa(negx),
	.datab(x1_0),
	.datac(swapxy),
	.datad(b_3)
);
defparam yout_3_.lut_mask=16'h6f60;
defparam yout_3_.sum_lutc_input="datac";
// @10:257
  cycloneii_lcell_comb xout_3_ (
	.combout(xout_3),
	.dataa(negx),
	.datab(x1_0),
	.datac(swapxy),
	.datad(b_3)
);
defparam xout_3_.lut_mask=16'hf606;
defparam xout_3_.sum_lutc_input="datac";
// @10:257
  cycloneii_lcell_comb xout_4_ (
	.combout(xout_4),
	.dataa(negx),
	.datab(x1_1),
	.datac(swapxy),
	.datad(b_4)
);
defparam xout_4_.lut_mask=16'hf606;
defparam xout_4_.sum_lutc_input="datac";
// @10:257
  cycloneii_lcell_comb yout_4_ (
	.combout(yout_4),
	.dataa(negx),
	.datab(x1_1),
	.datac(swapxy),
	.datad(b_4)
);
defparam yout_4_.lut_mask=16'h6f60;
defparam yout_4_.sum_lutc_input="datac";
// @10:257
  cycloneii_lcell_comb yout_0_ (
	.combout(yout_0),
	.dataa(negy),
	.datab(y1_0),
	.datac(swapxy),
	.datad(b_0)
);
defparam yout_0_.lut_mask=16'hf606;
defparam yout_0_.sum_lutc_input="datac";
// @10:257
  cycloneii_lcell_comb yout_1_ (
	.combout(yout_1),
	.dataa(negy),
	.datab(y1_1),
	.datac(swapxy),
	.datad(b_1)
);
defparam yout_1_.lut_mask=16'hf606;
defparam yout_1_.sum_lutc_input="datac";
// @10:257
  cycloneii_lcell_comb yout_5_ (
	.combout(yout_5),
	.dataa(negx),
	.datab(x1_2),
	.datac(swapxy),
	.datad(b_5)
);
defparam yout_5_.lut_mask=16'h6f60;
defparam yout_5_.sum_lutc_input="datac";
// @10:257
  cycloneii_lcell_comb xout_0_ (
	.combout(xout_0),
	.dataa(negy),
	.datab(y1_0),
	.datac(swapxy),
	.datad(b_0)
);
defparam xout_0_.lut_mask=16'h6f60;
defparam xout_0_.sum_lutc_input="datac";
// @10:257
  cycloneii_lcell_comb xout_1_ (
	.combout(xout_1),
	.dataa(negy),
	.datab(y1_1),
	.datac(swapxy),
	.datad(b_1)
);
defparam xout_1_.lut_mask=16'h6f60;
defparam xout_1_.sum_lutc_input="datac";
// @10:257
  cycloneii_lcell_comb xout_5_ (
	.combout(xout_5),
	.dataa(negx),
	.datab(x1_2),
	.datac(swapxy),
	.datad(b_5)
);
defparam xout_5_.lut_mask=16'hf606;
defparam xout_5_.sum_lutc_input="datac";
endmodule /* swap_0 */

// VQM4.1+ 
module draw_any_octant (
  xin_0,
  xin_2,
  xin_1,
  xin_3,
  xin_5,
  xin_4,
  yin_0,
  yin_2,
  yin_1,
  yin_3,
  yin_5,
  yin_4,
  X_0,
  X_1,
  pre_rdout_par_3_en_0_a4_0,
  db_fsm_state_0,
  db_fsm_stateen_0,
  yout_2,
  yout_3,
  yout_4,
  yout_0,
  yout_1,
  yout_5,
  xout_2,
  xout_3,
  xout_4,
  xout_0,
  xout_1,
  xout_5,
  negx1,
  clk_c,
  disable_28,
  negy1,
  swapxy1,
  xbias1,
  init_3,
  reset_c,
  state_ret_5,
  vram_write,
  vram_start,
  draw_7,
  un3_x1,
  G_784,
  state_ret_2,
  state_srsts_0_0__g0,
  state_srsts_0_1__g0,
  G_766,
  G_760,
  disable_27,
  disable_Z,
  db_fsm_state_i_ret_3,
  disable_rst,
  G_804,
  db_fsm_state_ret
)
;
input xin_0 ;
input xin_2 ;
input xin_1 ;
input xin_3 ;
input xin_5 ;
input xin_4 ;
input yin_0 ;
input yin_2 ;
input yin_1 ;
input yin_3 ;
input yin_5 ;
input yin_4 ;
input X_0 ;
input X_1 ;
input pre_rdout_par_3_en_0_a4_0 ;
input db_fsm_state_0 ;
input db_fsm_stateen_0 ;
output yout_2 ;
output yout_3 ;
output yout_4 ;
output yout_0 ;
output yout_1 ;
output yout_5 ;
output xout_2 ;
output xout_3 ;
output xout_4 ;
output xout_0 ;
output xout_1 ;
output xout_5 ;
input negx1 ;
input clk_c ;
input disable_28 ;
input negy1 ;
input swapxy1 ;
input xbias1 ;
input init_3 ;
input reset_c ;
input state_ret_5 ;
input vram_write ;
input vram_start ;
input draw_7 ;
output un3_x1 ;
output G_784 ;
input state_ret_2 ;
input state_srsts_0_0__g0 ;
input state_srsts_0_1__g0 ;
output G_766 ;
output G_760 ;
input disable_27 ;
input disable_Z ;
input db_fsm_state_i_ret_3 ;
input disable_rst ;
output G_804 ;
input db_fsm_state_ret ;
wire xin_0 ;
wire xin_2 ;
wire xin_1 ;
wire xin_3 ;
wire xin_5 ;
wire xin_4 ;
wire yin_0 ;
wire yin_2 ;
wire yin_1 ;
wire yin_3 ;
wire yin_5 ;
wire yin_4 ;
wire X_0 ;
wire X_1 ;
wire pre_rdout_par_3_en_0_a4_0 ;
wire db_fsm_state_0 ;
wire db_fsm_stateen_0 ;
wire yout_2 ;
wire yout_3 ;
wire yout_4 ;
wire yout_0 ;
wire yout_1 ;
wire yout_5 ;
wire xout_2 ;
wire xout_3 ;
wire xout_4 ;
wire xout_0 ;
wire xout_1 ;
wire xout_5 ;
wire negx1 ;
wire clk_c ;
wire disable_28 ;
wire negy1 ;
wire swapxy1 ;
wire xbias1 ;
wire init_3 ;
wire reset_c ;
wire state_ret_5 ;
wire vram_write ;
wire vram_start ;
wire draw_7 ;
wire un3_x1 ;
wire G_784 ;
wire state_ret_2 ;
wire state_srsts_0_0__g0 ;
wire state_srsts_0_1__g0 ;
wire G_766 ;
wire G_760 ;
wire disable_27 ;
wire disable_Z ;
wire db_fsm_state_i_ret_3 ;
wire disable_rst ;
wire G_804 ;
wire db_fsm_state_ret ;
wire [5:0] b;
wire [5:0] y1;
wire [5:0] x1;
wire [5:0] b_0;
wire negx ;
wire negy ;
wire swapxy ;
wire xbias_i ;
wire GND ;
wire VCC ;
//@0:1
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @10:410
  rd RD1 (
	.negx(negx),
	.negx1(negx1),
	.clk_c(clk_c),
	.disable_28(disable_28),
	.negy(negy),
	.negy1(negy1),
	.swapxy(swapxy),
	.swapxy1(swapxy1)
);
// @10:421
  swap SWAP1 (
	.xbias_i(xbias_i),
	.xbias1(xbias1),
	.swapxy1(swapxy1)
);
// @10:429
  inv_synplcty INV1 (
	.b_0(b[0]),
	.xin_0(xin_0),
	.yin_0(yin_0),
	.swapxy1(swapxy1),
	.negx1(negx1)
);
// @10:434
  inv_synplcty_0 INV2 (
	.b_1(b[2]),
	.b_0(b[1]),
	.b_2(b[3]),
	.b_4(b[5]),
	.yin_1(yin_2),
	.yin_0(yin_1),
	.yin_2(yin_3),
	.yin_4(yin_5),
	.xin_1(xin_2),
	.xin_0(xin_1),
	.xin_2(xin_3),
	.xin_4(xin_5),
	.swapxy1(swapxy1),
	.negy1(negy1)
);
// @10:446
  draw_octant DRAW1 (
	.y1_5(y1[5]),
	.y1_4(y1[4]),
	.y1_3(y1[3]),
	.y1_2(y1[2]),
	.y1_1(y1[1]),
	.y1_0(y1[0]),
	.x1_5(x1[5]),
	.x1_4(x1[4]),
	.x1_3(x1[3]),
	.x1_2(x1[2]),
	.x1_1(x1[1]),
	.x1_0(x1[0]),
	.b_5(b[5]),
	.b_3(b[3]),
	.b_2(b[2]),
	.b_1(b[1]),
	.b_0(b[0]),
	.xin_4(xin_4),
	.xin_1(xin_1),
	.xin_2(xin_2),
	.xin_3(xin_3),
	.xin_0(xin_0),
	.xin_5(xin_5),
	.yin_4(yin_4),
	.yin_1(yin_1),
	.yin_2(yin_2),
	.yin_3(yin_3),
	.yin_0(yin_0),
	.yin_5(yin_5),
	.X_0(X_0),
	.X_1(X_1),
	.pre_rdout_par_3_en_0_a4_0(pre_rdout_par_3_en_0_a4_0),
	.db_fsm_state_0(db_fsm_state_0),
	.db_fsm_stateen_0(db_fsm_stateen_0),
	.clk_c(clk_c),
	.init_3(init_3),
	.disable_28(disable_28),
	.reset_c(reset_c),
	.state_ret_5(state_ret_5),
	.vram_write(vram_write),
	.vram_start(vram_start),
	.swapxy1(swapxy1),
	.negy1(negy1),
	.negx1(negx1),
	.draw_7(draw_7),
	.xbias_i(xbias_i),
	.un3_x1(un3_x1),
	.G_784(G_784),
	.state_ret_2(state_ret_2),
	.state_srsts_0_0__g0(state_srsts_0_0__g0),
	.state_srsts_0_1__g0(state_srsts_0_1__g0),
	.G_766(G_766),
	.G_760(G_760),
	.disable_27(disable_27),
	.disable_Z(disable_Z),
	.db_fsm_state_i_ret_3(db_fsm_state_i_ret_3),
	.disable_rst(disable_rst),
	.G_804(G_804),
	.db_fsm_state_ret(db_fsm_state_ret)
);
// @10:460
  inv_synplcty_1 INV3 (
	.b_2(b_0[2]),
	.b_0(b_0[0]),
	.b_1(b_0[1]),
	.x1_2(x1[2]),
	.x1_0(x1[0]),
	.x1_1(x1[1]),
	.negx(negx)
);
// @10:465
  inv_synplcty_2 INV4 (
	.b_0(b_0[3]),
	.b_1(b[4]),
	.b_2(b_0[5]),
	.y1_0(y1[3]),
	.y1_1(y1[4]),
	.y1_2(y1[5]),
	.negy(negy)
);
// @10:472
  swap_0 SWAP2 (
	.y1_2(y1[2]),
	.y1_0(y1[0]),
	.y1_1(y1[1]),
	.yout_2(yout_2),
	.yout_3(yout_3),
	.yout_4(yout_4),
	.yout_0(yout_0),
	.yout_1(yout_1),
	.yout_5(yout_5),
	.x1_0(x1[3]),
	.x1_1(x1[4]),
	.x1_2(x1[5]),
	.b_2(b_0[2]),
	.b_3(b_0[3]),
	.b_4(b[4]),
	.b_0(b_0[0]),
	.b_1(b_0[1]),
	.b_5(b_0[5]),
	.xout_2(xout_2),
	.xout_3(xout_3),
	.xout_4(xout_4),
	.xout_0(xout_0),
	.xout_1(xout_1),
	.xout_5(xout_5),
	.negy(negy),
	.swapxy(swapxy),
	.negx(negx)
);
endmodule /* draw_any_octant */

// VQM4.1+ 
module db (
  Q_4_0,
  Q_3_0,
  Q_0_0,
  Q_0,
  db_fsm_state_i_0_0,
  rcb_cmd_0,
  rcb_cmd_1,
  Y_2,
  Y_3,
  Y_4,
  Y_0,
  Y_1,
  Y_5,
  X_2,
  X_3,
  X_4,
  X_0,
  X_1,
  X_5,
  X_0_0,
  X_0_1,
  pre_rdout_par_3_en_0_a4_0,
  nstate_0_0,
  hdb_c_13,
  hdb_c_12,
  hdb_c_11,
  hdb_c_10,
  hdb_c_9,
  hdb_c_8,
  hdb_c_7,
  hdb_c_6,
  hdb_c_5,
  hdb_c_4,
  hdb_c_3,
  hdb_c_2,
  hdb_c_1,
  hdb_c_0,
  hdb_c_15,
  hdb_c_14,
  rcb_cmd_1z,
  clk_c,
  hdb_busy_23,
  db_fsm_state_ret,
  rcb_cmd_rst_0,
  rcb_cmd_rst,
  reset_c,
  G_771,
  pre_rdout_par_2_1_0_0__g0_e,
  G_775,
  vram_write,
  un6_state_i,
  m3,
  G_779,
  Y_1_sqmuxa,
  dbb_delaycmd,
  dav_c,
  finish_x,
  rcb_finish_i,
  state_ret_5,
  vram_start,
  G_784,
  state_ret_2,
  state_srsts_0_0__g0,
  state_srsts_0_1__g0,
  G_766,
  G_760
)
;
output Q_4_0 ;
output Q_3_0 ;
output Q_0_0 ;
output Q_0 ;
output db_fsm_state_i_0_0 ;
output rcb_cmd_0 ;
output rcb_cmd_1 ;
output Y_2 ;
output Y_3 ;
output Y_4 ;
output Y_0 ;
output Y_1 ;
output Y_5 ;
output X_2 ;
output X_3 ;
output X_4 ;
output X_0 ;
output X_1 ;
output X_5 ;
input X_0_0 ;
input X_0_1 ;
input pre_rdout_par_3_en_0_a4_0 ;
input nstate_0_0 ;
input hdb_c_13 ;
input hdb_c_12 ;
input hdb_c_11 ;
input hdb_c_10 ;
input hdb_c_9 ;
input hdb_c_8 ;
input hdb_c_7 ;
input hdb_c_6 ;
input hdb_c_5 ;
input hdb_c_4 ;
input hdb_c_3 ;
input hdb_c_2 ;
input hdb_c_1 ;
input hdb_c_0 ;
input hdb_c_15 ;
input hdb_c_14 ;
output rcb_cmd_1z ;
input clk_c ;
output hdb_busy_23 ;
output db_fsm_state_ret ;
output rcb_cmd_rst_0 ;
output rcb_cmd_rst ;
input reset_c ;
output G_771 ;
input pre_rdout_par_2_1_0_0__g0_e ;
output G_775 ;
input vram_write ;
input un6_state_i ;
input m3 ;
output G_779 ;
input Y_1_sqmuxa ;
input dbb_delaycmd ;
input dav_c ;
output finish_x ;
input rcb_finish_i ;
input state_ret_5 ;
input vram_start ;
output G_784 ;
input state_ret_2 ;
input state_srsts_0_0__g0 ;
input state_srsts_0_1__g0 ;
output G_766 ;
output G_760 ;
wire Q_4_0 ;
wire Q_3_0 ;
wire Q_0_0 ;
wire Q_0 ;
wire db_fsm_state_i_0_0 ;
wire rcb_cmd_0 ;
wire rcb_cmd_1 ;
wire Y_2 ;
wire Y_3 ;
wire Y_4 ;
wire Y_0 ;
wire Y_1 ;
wire Y_5 ;
wire X_2 ;
wire X_3 ;
wire X_4 ;
wire X_0 ;
wire X_1 ;
wire X_5 ;
wire X_0_0 ;
wire X_0_1 ;
wire pre_rdout_par_3_en_0_a4_0 ;
wire nstate_0_0 ;
wire hdb_c_13 ;
wire hdb_c_12 ;
wire hdb_c_11 ;
wire hdb_c_10 ;
wire hdb_c_9 ;
wire hdb_c_8 ;
wire hdb_c_7 ;
wire hdb_c_6 ;
wire hdb_c_5 ;
wire hdb_c_4 ;
wire hdb_c_3 ;
wire hdb_c_2 ;
wire hdb_c_1 ;
wire hdb_c_0 ;
wire hdb_c_15 ;
wire hdb_c_14 ;
wire rcb_cmd_1z ;
wire clk_c ;
wire hdb_busy_23 ;
wire db_fsm_state_ret ;
wire rcb_cmd_rst_0 ;
wire rcb_cmd_rst ;
wire reset_c ;
wire G_771 ;
wire pre_rdout_par_2_1_0_0__g0_e ;
wire G_775 ;
wire vram_write ;
wire un6_state_i ;
wire m3 ;
wire G_779 ;
wire Y_1_sqmuxa ;
wire dbb_delaycmd ;
wire dav_c ;
wire finish_x ;
wire rcb_finish_i ;
wire state_ret_5 ;
wire vram_start ;
wire G_784 ;
wire state_ret_2 ;
wire state_srsts_0_0__g0 ;
wire state_srsts_0_1__g0 ;
wire G_766 ;
wire G_760 ;
wire [2:0] db_fsm_state_1;
wire [0:0] Q_2;
wire [0:0] Q_1;
wire [8:8] db_fsm_state_i_0_RNIN1T6;
wire [6:6] db_fsm_state;
wire [11:0] xy_old_reg;
wire [13:0] hdb_reg;
wire [5:1] db_fsm_statekeep;
wire [7:3] db_fsm_state_0;
wire [0:0] db_fsm_stateen;
wire [4:4] db_fsm_state_0_RNIBG29;
wire [6:1] inf_abs0;
wire [6:1] inf_abs1;
wire [6:6] result_1_i;
wire [6:6] result_1_1_i;
wire [5:0] xin;
wire [5:0] yin;
wire [5:0] yout;
wire [5:0] xout;
wire [0:0] db_fsm_state_nss_i_i_a2_0;
wire [2:2] db_fsm_state_srsts_i_a2;
wire [1:1] db_fsm_state_srsts_0_a2_1_x;
wire VCC ;
wire un1_db_fsm_state_10keep ;
wire un110_db_fsm_state_x ;
wire un1_db_fsm_state_3_combout ;
wire un1_db_fsm_state_5keep ;
wire db_fsm_state_srsts_0_a2_0_6__g0_x ;
wire update_old_14_latmux ;
wire xbias1 ;
wire xbias1_0_0_g1 ;
wire oct_lock_latmux_i ;
wire swapxy1 ;
wire lt6 ;
wire negx1 ;
wire negx1_0_0_g1 ;
wire negy1 ;
wire negy1_0_0_g1 ;
wire db_fsm_state_srsts_0_a2_0_5__g0_0_x ;
wire un1_db_fsm_state_x ;
wire db_fsm_state_srsts_0_0_1__g0_0 ;
wire un1_db_fsm_state_0 ;
wire db_fsm_state_srsts_0_a2_0_4__g0_0_x ;
wire N_200_i_0_g0_x ;
wire N_207_i_0_g0 ;
wire db_fsm_state_i_ret_1 ;
wire un1_db_fsm_state_14_i_a2_0 ;
wire db_fsm_state_i_ret_3 ;
wire un1_db_fsm_state_8_i_a2_0 ;
wire db_fsm_state_srsts_0_a2_0_3__g0_0_x ;
wire db_fsm_state_0_ret_2 ;
wire un1_db_fsm_state_9_i_a2_0_x ;
wire db_fsm_state_srsts_0_a2_0_7__g0_x ;
wire db_fsm_state_0_ret_3 ;
wire un1_db_fsm_state_4_i_a2_2 ;
wire db_fsm_state_0_ret_5 ;
wire un1_db_fsm_state_6_i_a2_0 ;
wire db_fsm_state_i_ret_8 ;
wire un1_db_fsm_state_7_i_a2_0_x ;
wire mux_out ;
wire G_866 ;
wire oct_lock ;
wire G_862_x ;
wire init_1 ;
wire G_858 ;
wire init_2 ;
wire un1_db_fsm_state_13_i_a2 ;
wire G_853_x ;
wire draw_5 ;
wire draw_5_RNO ;
wire G_850 ;
wire draw_6 ;
wire G_845_x ;
wire update_old_14 ;
wire G_836 ;
wire mux_in_18 ;
wire G_830 ;
wire disable_26 ;
wire G_825 ;
wire disable_Z ;
wire disable_rst ;
wire G_819 ;
wire disable_25 ;
wire G_804 ;
wire lt_0 ;
wire result_1_add0 ;
wire result_1_1_add0 ;
wire lt_1 ;
wire lt_2 ;
wire lt_3 ;
wire lt_4 ;
wire lt_5 ;
wire lt6_cout ;
wire result_1_1_carry_0 ;
wire result_1_1_add0_start_cout ;
wire result_1_1_add1 ;
wire result_1_1_carry_1 ;
wire result_1_1_add2 ;
wire result_1_1_carry_2 ;
wire result_1_1_add3 ;
wire result_1_1_carry_3 ;
wire result_1_1_add4 ;
wire result_1_1_carry_4 ;
wire result_1_1_add5 ;
wire result_1_1_add5_cout ;
wire result_1_carry_0 ;
wire result_1_add0_start_cout ;
wire result_1_add1 ;
wire result_1_carry_1 ;
wire result_1_add2 ;
wire result_1_carry_2 ;
wire result_1_add3 ;
wire result_1_carry_3 ;
wire result_1_add4 ;
wire result_1_carry_4 ;
wire result_1_add5 ;
wire result_1_add5_cout ;
wire mux_in_18_latmux ;
wire draw_5_latmux ;
wire init_1_latmux ;
wire disable_26_latmux ;
wire mux_out_latmux ;
wire inf_abs0_a_0_anc2 ;
wire inf_abs1_a_1_anc2 ;
wire draw_7 ;
wire disable_27 ;
wire inf_abs0_a_0_anc3 ;
wire inf_abs1_a_1_anc3 ;
wire init_3 ;
wire N_207_i_0_g0_2 ;
wire N_207_i_0_g0_2_a_x ;
wire un3_x1 ;
wire db_fsm_state_srsts_0_0_1__g1_x ;
wire disable_28 ;
wire N_3877 ;
wire N_3876 ;
wire N_3466 ;
wire N_3465 ;
wire N_3464 ;
wire N_3463 ;
wire N_3462 ;
wire N_3461 ;
wire N_3460 ;
wire N_3459 ;
wire N_3458 ;
wire N_3457 ;
wire N_17 ;
wire N_149 ;
wire N_148 ;
wire N_147 ;
wire N_146 ;
wire N_145 ;
wire N_144 ;
wire N_143 ;
wire N_142 ;
wire N_141 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire GND ;
wire db_fsm_state_i_ret_1_i ;
wire un1_db_fsm_state_13_i_a2_i ;
wire hdb_busy_23_i ;
//@0:1
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @13:38
  lpm_latch dbb_bus_rcb_cmd_9 (
	.q(Q_4_0),
	.data(VCC),
	.gate(un1_db_fsm_state_10keep),
	.aclr(db_fsm_state_1[0]),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam dbb_bus_rcb_cmd_9.lpm_width =  1;
defparam dbb_bus_rcb_cmd_9.lpm_type =  "LPM_LATCH";
// @13:38
  lpm_latch dbb_bus_rcb_cmd_10 (
	.q(Q_3_0),
	.data(VCC),
	.gate(db_fsm_state_1[0]),
	.aclr(un110_db_fsm_state_x),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam dbb_bus_rcb_cmd_10.lpm_width =  1;
defparam dbb_bus_rcb_cmd_10.lpm_type =  "LPM_LATCH";
// @13:38
  lpm_latch hdb_busy_21 (
	.q(Q_2[0]),
	.data(VCC),
	.gate(un1_db_fsm_state_3_combout),
	.aclr(un1_db_fsm_state_3_combout),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam hdb_busy_21.lpm_width =  1;
defparam hdb_busy_21.lpm_type =  "LPM_LATCH";
// @13:38
  lpm_latch hdb_busy_22 (
	.q(Q_1[0]),
	.data(VCC),
	.gate(un1_db_fsm_state_3_combout),
	.aclr(db_fsm_state_i_0_RNIN1T6[8]),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam hdb_busy_22.lpm_width =  1;
defparam hdb_busy_22.lpm_type =  "LPM_LATCH";
// @13:38
  lpm_latch dbb_bus_startcmd_29 (
	.q(Q_0_0),
	.data(VCC),
	.gate(un1_db_fsm_state_5keep),
	.aclr(un1_db_fsm_state_5keep),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam dbb_bus_startcmd_29.lpm_width =  1;
defparam dbb_bus_startcmd_29.lpm_type =  "LPM_LATCH";
// @13:38
  lpm_latch dbb_bus_startcmd_30 (
	.q(Q_0),
	.data(VCC),
	.gate(un1_db_fsm_state_5keep),
	.aclr(db_fsm_state_i_0_RNIN1T6[8]),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam dbb_bus_startcmd_30.lpm_width =  1;
defparam dbb_bus_startcmd_30.lpm_type =  "LPM_LATCH";
// @11:50
  cycloneii_lcell_ff db_fsm_state_6_ (
	.regout(db_fsm_state[6]),
	.datain(db_fsm_state_srsts_0_a2_0_6__g0_x),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:30
  cycloneii_lcell_ff REG_xy_old_reg_11_ (
	.regout(xy_old_reg[11]),
	.datain(hdb_reg[13]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(update_old_14_latmux)
);
// @11:30
  cycloneii_lcell_ff REG_xy_old_reg_10_ (
	.regout(xy_old_reg[10]),
	.datain(hdb_reg[12]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(update_old_14_latmux)
);
// @11:30
  cycloneii_lcell_ff REG_xy_old_reg_9_ (
	.regout(xy_old_reg[9]),
	.datain(hdb_reg[11]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(update_old_14_latmux)
);
// @11:30
  cycloneii_lcell_ff REG_xy_old_reg_8_ (
	.regout(xy_old_reg[8]),
	.datain(hdb_reg[10]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(update_old_14_latmux)
);
// @11:30
  cycloneii_lcell_ff REG_xy_old_reg_7_ (
	.regout(xy_old_reg[7]),
	.datain(hdb_reg[9]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(update_old_14_latmux)
);
// @11:30
  cycloneii_lcell_ff REG_xy_old_reg_6_ (
	.regout(xy_old_reg[6]),
	.datain(hdb_reg[8]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(update_old_14_latmux)
);
// @11:30
  cycloneii_lcell_ff REG_xy_old_reg_5_ (
	.regout(xy_old_reg[5]),
	.datain(hdb_reg[7]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(update_old_14_latmux)
);
// @11:30
  cycloneii_lcell_ff REG_xy_old_reg_4_ (
	.regout(xy_old_reg[4]),
	.datain(hdb_reg[6]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(update_old_14_latmux)
);
// @11:30
  cycloneii_lcell_ff REG_xy_old_reg_3_ (
	.regout(xy_old_reg[3]),
	.datain(hdb_reg[5]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(update_old_14_latmux)
);
// @11:30
  cycloneii_lcell_ff REG_xy_old_reg_2_ (
	.regout(xy_old_reg[2]),
	.datain(hdb_reg[4]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(update_old_14_latmux)
);
// @11:30
  cycloneii_lcell_ff REG_xy_old_reg_1_ (
	.regout(xy_old_reg[1]),
	.datain(hdb_reg[3]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(update_old_14_latmux)
);
// @11:30
  cycloneii_lcell_ff REG_xy_old_reg_0_ (
	.regout(xy_old_reg[0]),
	.datain(hdb_reg[2]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(update_old_14_latmux)
);
// @11:29
  cycloneii_lcell_ff hdb_reg_13_ (
	.regout(hdb_reg[13]),
	.datain(hdb_c_13),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(hdb_busy_23_i)
);
// @11:29
  cycloneii_lcell_ff hdb_reg_12_ (
	.regout(hdb_reg[12]),
	.datain(hdb_c_12),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(hdb_busy_23_i)
);
// @11:29
  cycloneii_lcell_ff hdb_reg_11_ (
	.regout(hdb_reg[11]),
	.datain(hdb_c_11),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(hdb_busy_23_i)
);
// @11:29
  cycloneii_lcell_ff hdb_reg_10_ (
	.regout(hdb_reg[10]),
	.datain(hdb_c_10),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(hdb_busy_23_i)
);
// @11:29
  cycloneii_lcell_ff hdb_reg_9_ (
	.regout(hdb_reg[9]),
	.datain(hdb_c_9),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(hdb_busy_23_i)
);
// @11:29
  cycloneii_lcell_ff hdb_reg_8_ (
	.regout(hdb_reg[8]),
	.datain(hdb_c_8),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(hdb_busy_23_i)
);
// @11:29
  cycloneii_lcell_ff hdb_reg_7_ (
	.regout(hdb_reg[7]),
	.datain(hdb_c_7),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(hdb_busy_23_i)
);
// @11:29
  cycloneii_lcell_ff hdb_reg_6_ (
	.regout(hdb_reg[6]),
	.datain(hdb_c_6),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(hdb_busy_23_i)
);
// @11:29
  cycloneii_lcell_ff hdb_reg_5_ (
	.regout(hdb_reg[5]),
	.datain(hdb_c_5),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(hdb_busy_23_i)
);
// @11:29
  cycloneii_lcell_ff hdb_reg_4_ (
	.regout(hdb_reg[4]),
	.datain(hdb_c_4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(hdb_busy_23_i)
);
// @11:29
  cycloneii_lcell_ff hdb_reg_3_ (
	.regout(hdb_reg[3]),
	.datain(hdb_c_3),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(hdb_busy_23_i)
);
// @11:29
  cycloneii_lcell_ff hdb_reg_2_ (
	.regout(hdb_reg[2]),
	.datain(hdb_c_2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(hdb_busy_23_i)
);
// @11:29
  cycloneii_lcell_ff hdb_reg_1_ (
	.regout(hdb_reg[1]),
	.datain(hdb_c_1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(hdb_busy_23_i)
);
// @11:29
  cycloneii_lcell_ff hdb_reg_0_ (
	.regout(hdb_reg[0]),
	.datain(hdb_c_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(hdb_busy_23_i)
);
// @11:42
  cycloneii_lcell_ff REG_xbias1 (
	.regout(xbias1),
	.datain(xbias1_0_0_g1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(oct_lock_latmux_i)
);
// @11:42
  cycloneii_lcell_ff REG_swapxy1 (
	.regout(swapxy1),
	.datain(lt6),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(oct_lock_latmux_i)
);
// @11:42
  cycloneii_lcell_ff REG_negx1 (
	.regout(negx1),
	.datain(negx1_0_0_g1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(oct_lock_latmux_i)
);
// @11:42
  cycloneii_lcell_ff REG_negy1 (
	.regout(negy1),
	.datain(negy1_0_0_g1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(oct_lock_latmux_i)
);
// @11:50
  cycloneii_lcell_ff db_fsm_state_0_5_ (
	.regout(db_fsm_statekeep[5]),
	.datain(db_fsm_state_srsts_0_a2_0_5__g0_0_x),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:50
  cycloneii_lcell_ff db_fsm_state_ret_Z (
	.regout(un1_db_fsm_state_10keep),
	.datain(un1_db_fsm_state_x),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:50
  cycloneii_lcell_ff db_fsm_state_0_1_ (
	.regout(db_fsm_statekeep[1]),
	.datain(db_fsm_state_srsts_0_0_1__g0_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:50
  cycloneii_lcell_ff db_fsm_state_ret_0_Z (
	.regout(un1_db_fsm_state_5keep),
	.datain(un1_db_fsm_state_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:50
  cycloneii_lcell_ff db_fsm_state_0_4_ (
	.regout(db_fsm_state_0[4]),
	.datain(db_fsm_state_srsts_0_a2_0_4__g0_0_x),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:50
  cycloneii_lcell_ff db_fsm_state_1_2_ (
	.regout(db_fsm_state_1[2]),
	.datain(N_200_i_0_g0_x),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:50
  cycloneii_lcell_ff db_fsm_state_i_0_8_ (
	.regout(db_fsm_state_i_0_0),
	.datain(N_207_i_0_g0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:50
  cycloneii_lcell_ff db_fsm_state_i_ret_1_Z (
	.regout(db_fsm_state_i_ret_1),
	.datain(un1_db_fsm_state_14_i_a2_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:50
  cycloneii_lcell_ff db_fsm_state_i_ret_3_Z (
	.regout(db_fsm_state_i_ret_3),
	.datain(un1_db_fsm_state_8_i_a2_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:50
  cycloneii_lcell_ff db_fsm_state_0_3_ (
	.regout(db_fsm_state_0[3]),
	.datain(db_fsm_state_srsts_0_a2_0_3__g0_0_x),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:50
  cycloneii_lcell_ff db_fsm_state_1_0_ (
	.regout(db_fsm_state_1[0]),
	.datain(db_fsm_stateen[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:50
  cycloneii_lcell_ff db_fsm_state_0_ret_2_Z (
	.regout(db_fsm_state_0_ret_2),
	.datain(un1_db_fsm_state_9_i_a2_0_x),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:50
  cycloneii_lcell_ff db_fsm_state_0_7_ (
	.regout(db_fsm_state_0[7]),
	.datain(db_fsm_state_srsts_0_a2_0_7__g0_x),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:50
  cycloneii_lcell_ff db_fsm_state_0_ret_3_Z (
	.regout(db_fsm_state_0_ret_3),
	.datain(un1_db_fsm_state_4_i_a2_2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:50
  cycloneii_lcell_ff db_fsm_state_0_ret_5_Z (
	.regout(db_fsm_state_0_ret_5),
	.datain(un1_db_fsm_state_6_i_a2_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:50
  cycloneii_lcell_ff db_fsm_state_i_ret_8_Z (
	.regout(db_fsm_state_i_ret_8),
	.datain(un1_db_fsm_state_7_i_a2_0_x),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:237
  cycloneii_lcell_ff mux_out_Z (
	.regout(mux_out),
	.datain(db_fsm_state_i_0_0),
	.clk(clk_c),
	.aclr(db_fsm_state_i_0_RNIN1T6[8]),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(G_866)
);
// @11:237
  cycloneii_lcell_ff oct_lock_Z (
	.regout(oct_lock),
	.datain(db_fsm_state_i_0_0),
	.clk(clk_c),
	.aclr(db_fsm_state_i_0_RNIN1T6[8]),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(G_862_x)
);
// @13:38
  cycloneii_lcell_ff init_1_Z (
	.regout(init_1),
	.datain(db_fsm_state_0_RNIBG29[4]),
	.clk(clk_c),
	.aclr(db_fsm_state_0[4]),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(G_858)
);
// @13:38
  cycloneii_lcell_ff init_2_Z (
	.regout(init_2),
	.datain(un1_db_fsm_state_13_i_a2),
	.clk(clk_c),
	.aclr(un1_db_fsm_state_13_i_a2_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(G_853_x)
);
// @13:38
  cycloneii_lcell_ff draw_5_Z (
	.regout(draw_5),
	.datain(draw_5_RNO),
	.clk(clk_c),
	.aclr(db_fsm_state_0[3]),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(G_850)
);
// @13:38
  cycloneii_lcell_ff draw_6_Z (
	.regout(draw_6),
	.datain(db_fsm_state_i_ret_1),
	.clk(clk_c),
	.aclr(db_fsm_state_i_ret_1_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(G_845_x)
);
// @13:38
  cycloneii_lcell_ff update_old_14_Z (
	.regout(update_old_14),
	.datain(db_fsm_state_i_0_0),
	.clk(clk_c),
	.aclr(db_fsm_state_i_0_RNIN1T6[8]),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(G_836)
);
// @13:38
  cycloneii_lcell_ff mux_in_18_Z (
	.regout(mux_in_18),
	.datain(db_fsm_state_i_0_0),
	.clk(clk_c),
	.aclr(db_fsm_state_i_0_RNIN1T6[8]),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(G_830)
);
// @13:38
  cycloneii_lcell_ff disable_26_Z (
	.regout(disable_26),
	.datain(db_fsm_state_0_RNIBG29[4]),
	.clk(clk_c),
	.aclr(db_fsm_state_0[4]),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(G_825)
);
// @11:237
  cycloneii_lcell_ff disable_Z_0 (
	.regout(disable_Z),
	.datain(disable_rst),
	.clk(clk_c),
	.aclr(db_fsm_state_0[4]),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(G_819)
);
// @13:38
  cycloneii_lcell_ff disable_25_Z (
	.regout(disable_25),
	.datain(db_fsm_state_i_0_0),
	.clk(clk_c),
	.aclr(db_fsm_state_i_0_RNIN1T6[8]),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(G_819)
);
// @11:292
  cycloneii_lcell_ff dbb_bus_rcb_cmd_0_ (
	.regout(rcb_cmd_0),
	.datain(rcb_cmd_rst_0),
	.clk(clk_c),
	.aclr(db_fsm_statekeep[1]),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(G_804)
);
// @11:292
  cycloneii_lcell_ff dbb_bus_rcb_cmd_1_ (
	.regout(rcb_cmd_1),
	.datain(rcb_cmd_rst),
	.clk(clk_c),
	.aclr(db_fsm_statekeep[1]),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(G_804)
);
  assign  db_fsm_state_0_RNIBG29[4] = ~ db_fsm_state_0[4];
  assign  draw_5_RNO = ~ db_fsm_state_0[3];
  assign  db_fsm_state_i_0_RNIN1T6[8] = ~ db_fsm_state_i_0_0;
// @11:120
  cycloneii_lcell_comb OCTANT_CMB_swapxy2_lt0 (
	.cout(lt_0),
	.dataa(result_1_add0),
	.datab(result_1_1_add0),
	.datac(VCC),
	.datad(VCC)
);
defparam OCTANT_CMB_swapxy2_lt0.lut_mask=16'h0044;
defparam OCTANT_CMB_swapxy2_lt0.sum_lutc_input="cin";
// @11:120
  cycloneii_lcell_comb OCTANT_CMB_swapxy2_lt1 (
	.cout(lt_1),
	.dataa(inf_abs0[1]),
	.datab(inf_abs1[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_0)
);
defparam OCTANT_CMB_swapxy2_lt1.lut_mask=16'h00d4;
defparam OCTANT_CMB_swapxy2_lt1.sum_lutc_input="cin";
// @11:120
  cycloneii_lcell_comb OCTANT_CMB_swapxy2_lt2 (
	.cout(lt_2),
	.dataa(inf_abs0[2]),
	.datab(inf_abs1[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_1)
);
defparam OCTANT_CMB_swapxy2_lt2.lut_mask=16'h00d4;
defparam OCTANT_CMB_swapxy2_lt2.sum_lutc_input="cin";
// @11:120
  cycloneii_lcell_comb OCTANT_CMB_swapxy2_lt3 (
	.cout(lt_3),
	.dataa(inf_abs0[3]),
	.datab(inf_abs1[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_2)
);
defparam OCTANT_CMB_swapxy2_lt3.lut_mask=16'h00d4;
defparam OCTANT_CMB_swapxy2_lt3.sum_lutc_input="cin";
// @11:120
  cycloneii_lcell_comb OCTANT_CMB_swapxy2_lt4 (
	.cout(lt_4),
	.dataa(inf_abs0[4]),
	.datab(inf_abs1[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_3)
);
defparam OCTANT_CMB_swapxy2_lt4.lut_mask=16'h00d4;
defparam OCTANT_CMB_swapxy2_lt4.sum_lutc_input="cin";
// @11:120
  cycloneii_lcell_comb OCTANT_CMB_swapxy2_lt5 (
	.cout(lt_5),
	.dataa(inf_abs0[5]),
	.datab(inf_abs1[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4)
);
defparam OCTANT_CMB_swapxy2_lt5.lut_mask=16'h00d4;
defparam OCTANT_CMB_swapxy2_lt5.sum_lutc_input="cin";
// @11:120
  cycloneii_lcell_comb OCTANT_CMB_swapxy2_lt6 (
	.combout(lt6),
	.cout(lt6_cout),
	.dataa(inf_abs1[6]),
	.datab(inf_abs0[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_5)
);
defparam OCTANT_CMB_swapxy2_lt6.lut_mask=16'hd4d4;
defparam OCTANT_CMB_swapxy2_lt6.sum_lutc_input="cin";
// @11:103
  cycloneii_lcell_comb OCTANT_CMB_result_1_1_add0 (
	.combout(result_1_1_add0),
	.cout(result_1_1_carry_0),
	.dataa(xy_old_reg[0]),
	.datab(hdb_reg[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_1_add0_start_cout)
);
defparam OCTANT_CMB_result_1_1_add0.lut_mask=16'h69d4;
defparam OCTANT_CMB_result_1_1_add0.sum_lutc_input="cin";
// @11:103
  cycloneii_lcell_comb OCTANT_CMB_result_1_1_add1 (
	.combout(result_1_1_add1),
	.cout(result_1_1_carry_1),
	.dataa(xy_old_reg[1]),
	.datab(hdb_reg[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_1_carry_0)
);
defparam OCTANT_CMB_result_1_1_add1.lut_mask=16'h69d4;
defparam OCTANT_CMB_result_1_1_add1.sum_lutc_input="cin";
// @11:103
  cycloneii_lcell_comb OCTANT_CMB_result_1_1_add2 (
	.combout(result_1_1_add2),
	.cout(result_1_1_carry_2),
	.dataa(xy_old_reg[2]),
	.datab(hdb_reg[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_1_carry_1)
);
defparam OCTANT_CMB_result_1_1_add2.lut_mask=16'h69d4;
defparam OCTANT_CMB_result_1_1_add2.sum_lutc_input="cin";
// @11:103
  cycloneii_lcell_comb OCTANT_CMB_result_1_1_add3 (
	.combout(result_1_1_add3),
	.cout(result_1_1_carry_3),
	.dataa(xy_old_reg[3]),
	.datab(hdb_reg[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_1_carry_2)
);
defparam OCTANT_CMB_result_1_1_add3.lut_mask=16'h69d4;
defparam OCTANT_CMB_result_1_1_add3.sum_lutc_input="cin";
// @11:103
  cycloneii_lcell_comb OCTANT_CMB_result_1_1_add4 (
	.combout(result_1_1_add4),
	.cout(result_1_1_carry_4),
	.dataa(xy_old_reg[4]),
	.datab(hdb_reg[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_1_carry_3)
);
defparam OCTANT_CMB_result_1_1_add4.lut_mask=16'h69d4;
defparam OCTANT_CMB_result_1_1_add4.sum_lutc_input="cin";
// @11:103
  cycloneii_lcell_comb OCTANT_CMB_result_1_1_add5 (
	.combout(result_1_1_add5),
	.cout(result_1_1_add5_cout),
	.dataa(xy_old_reg[5]),
	.datab(hdb_reg[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_1_carry_4)
);
defparam OCTANT_CMB_result_1_1_add5.lut_mask=16'h69d4;
defparam OCTANT_CMB_result_1_1_add5.sum_lutc_input="cin";
// @11:102
  cycloneii_lcell_comb OCTANT_CMB_result_1_add0 (
	.combout(result_1_add0),
	.cout(result_1_carry_0),
	.dataa(xy_old_reg[6]),
	.datab(hdb_reg[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_add0_start_cout)
);
defparam OCTANT_CMB_result_1_add0.lut_mask=16'h69d4;
defparam OCTANT_CMB_result_1_add0.sum_lutc_input="cin";
// @11:102
  cycloneii_lcell_comb OCTANT_CMB_result_1_add1 (
	.combout(result_1_add1),
	.cout(result_1_carry_1),
	.dataa(xy_old_reg[7]),
	.datab(hdb_reg[9]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_carry_0)
);
defparam OCTANT_CMB_result_1_add1.lut_mask=16'h69d4;
defparam OCTANT_CMB_result_1_add1.sum_lutc_input="cin";
// @11:102
  cycloneii_lcell_comb OCTANT_CMB_result_1_add2 (
	.combout(result_1_add2),
	.cout(result_1_carry_2),
	.dataa(xy_old_reg[8]),
	.datab(hdb_reg[10]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_carry_1)
);
defparam OCTANT_CMB_result_1_add2.lut_mask=16'h69d4;
defparam OCTANT_CMB_result_1_add2.sum_lutc_input="cin";
// @11:102
  cycloneii_lcell_comb OCTANT_CMB_result_1_add3 (
	.combout(result_1_add3),
	.cout(result_1_carry_3),
	.dataa(xy_old_reg[9]),
	.datab(hdb_reg[11]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_carry_2)
);
defparam OCTANT_CMB_result_1_add3.lut_mask=16'h69d4;
defparam OCTANT_CMB_result_1_add3.sum_lutc_input="cin";
// @11:102
  cycloneii_lcell_comb OCTANT_CMB_result_1_add4 (
	.combout(result_1_add4),
	.cout(result_1_carry_4),
	.dataa(xy_old_reg[10]),
	.datab(hdb_reg[12]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_carry_3)
);
defparam OCTANT_CMB_result_1_add4.lut_mask=16'h69d4;
defparam OCTANT_CMB_result_1_add4.sum_lutc_input="cin";
// @11:102
  cycloneii_lcell_comb OCTANT_CMB_result_1_add5 (
	.combout(result_1_add5),
	.cout(result_1_add5_cout),
	.dataa(xy_old_reg[11]),
	.datab(hdb_reg[13]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_carry_4)
);
defparam OCTANT_CMB_result_1_add5.lut_mask=16'h69d4;
defparam OCTANT_CMB_result_1_add5.sum_lutc_input="cin";
// @13:38
  cycloneii_lcell_comb hdb_busy_21_RNIFHTB (
	.combout(hdb_busy_23),
	.dataa(Q_1[0]),
	.datab(Q_2[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam hdb_busy_21_RNIFHTB.lut_mask=16'h2222;
defparam hdb_busy_21_RNIFHTB.sum_lutc_input="datac";
  cycloneii_lcell_comb REG_xbias1_RNO (
	.combout(xbias1_0_0_g1),
	.dataa(result_1_i[6]),
	.datab(result_1_1_i[6]),
	.datac(VCC),
	.datad(VCC)
);
defparam REG_xbias1_RNO.lut_mask=16'h9999;
defparam REG_xbias1_RNO.sum_lutc_input="datac";
  cycloneii_lcell_comb REG_negy1_RNO (
	.combout(negy1_0_0_g1),
	.dataa(result_1_i[6]),
	.datab(result_1_1_i[6]),
	.datac(lt6),
	.datad(VCC)
);
defparam REG_negy1_RNO.lut_mask=16'h5353;
defparam REG_negy1_RNO.sum_lutc_input="datac";
// @13:38
  cycloneii_lcell_comb mux_in_18_RNIER0M (
	.combout(mux_in_18_latmux),
	.dataa(mux_in_18),
	.datab(db_fsm_state_0_ret_2),
	.datac(db_fsm_state_i_0_0),
	.datad(VCC)
);
defparam mux_in_18_RNIER0M.lut_mask=16'hb8b8;
defparam mux_in_18_RNIER0M.sum_lutc_input="datac";
// @13:38
  cycloneii_lcell_comb draw_5_RNIEQ8S (
	.combout(draw_5_latmux),
	.dataa(draw_5),
	.datab(db_fsm_state_0_ret_5),
	.datac(db_fsm_state_0[3]),
	.datad(VCC)
);
defparam draw_5_RNIEQ8S.lut_mask=16'h8b8b;
defparam draw_5_RNIEQ8S.sum_lutc_input="datac";
// @13:38
  cycloneii_lcell_comb init_1_RNIDEQM (
	.combout(init_1_latmux),
	.dataa(init_1),
	.datab(db_fsm_state_i_ret_8),
	.datac(db_fsm_state_0[4]),
	.datad(VCC)
);
defparam init_1_RNIDEQM.lut_mask=16'h8b8b;
defparam init_1_RNIDEQM.sum_lutc_input="datac";
// @13:38
  cycloneii_lcell_comb update_old_14_RNIS8VH (
	.combout(update_old_14_latmux),
	.dataa(update_old_14),
	.datab(db_fsm_state_0_ret_3),
	.datac(db_fsm_state_i_0_0),
	.datad(VCC)
);
defparam update_old_14_RNIS8VH.lut_mask=16'hb8b8;
defparam update_old_14_RNIS8VH.sum_lutc_input="datac";
// @13:38
  cycloneii_lcell_comb disable_26_RNI2PGH (
	.combout(disable_26_latmux),
	.dataa(disable_26),
	.datab(db_fsm_state_i_0_0),
	.datac(db_fsm_state_0[4]),
	.datad(VCC)
);
defparam disable_26_RNI2PGH.lut_mask=16'h8b8b;
defparam disable_26_RNI2PGH.sum_lutc_input="datac";
// @13:38
  cycloneii_lcell_comb dbb_bus_rcb_cmd_10_RNIKJ3F (
	.combout(rcb_cmd_1z),
	.dataa(Q_3_0),
	.datab(Q_4_0),
	.datac(VCC),
	.datad(VCC)
);
defparam dbb_bus_rcb_cmd_10_RNIKJ3F.lut_mask=16'h2222;
defparam dbb_bus_rcb_cmd_10_RNIKJ3F.sum_lutc_input="datac";
// @11:237
  cycloneii_lcell_comb oct_lock_latmux (
	.combout(oct_lock_latmux_i),
	.dataa(oct_lock),
	.datab(db_fsm_statekeep[5]),
	.datac(db_fsm_state_i_0_0),
	.datad(VCC)
);
defparam oct_lock_latmux.lut_mask=16'h1d1d;
defparam oct_lock_latmux.sum_lutc_input="datac";
// @11:237
  cycloneii_lcell_comb un1_db_fsm_state_13_i_a2_cZ (
	.combout(un1_db_fsm_state_13_i_a2),
	.dataa(db_fsm_state_i_0_0),
	.datab(db_fsm_state_0[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_db_fsm_state_13_i_a2_cZ.lut_mask=16'h2222;
defparam un1_db_fsm_state_13_i_a2_cZ.sum_lutc_input="datac";
// @11:237
  cycloneii_lcell_comb mux_out_latmux_cZ (
	.combout(mux_out_latmux),
	.dataa(mux_out),
	.datab(db_fsm_statekeep[1]),
	.datac(db_fsm_state_i_0_0),
	.datad(VCC)
);
defparam mux_out_latmux_cZ.lut_mask=16'he2e2;
defparam mux_out_latmux_cZ.sum_lutc_input="datac";
// @11:292
  cycloneii_lcell_comb hdb_reg_RNIMPSE_0_ (
	.combout(rcb_cmd_rst_0),
	.dataa(hdb_reg[0]),
	.datab(db_fsm_statekeep[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam hdb_reg_RNIMPSE_0_.lut_mask=16'h2222;
defparam hdb_reg_RNIMPSE_0_.sum_lutc_input="datac";
// @11:292
  cycloneii_lcell_comb hdb_reg_RNINQSE_1_ (
	.combout(rcb_cmd_rst),
	.dataa(hdb_reg[1]),
	.datab(db_fsm_statekeep[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam hdb_reg_RNINQSE_1_.lut_mask=16'h2222;
defparam hdb_reg_RNINQSE_1_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb OCTANT_CMB_op_abs_inf_abs1_1_ (
	.combout(inf_abs1[1]),
	.dataa(result_1_1_add0),
	.datab(result_1_1_i[6]),
	.datac(result_1_1_add1),
	.datad(VCC)
);
defparam OCTANT_CMB_op_abs_inf_abs1_1_.lut_mask=16'hd2d2;
defparam OCTANT_CMB_op_abs_inf_abs1_1_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb OCTANT_CMB_op_abs_inf_abs0_1_ (
	.combout(inf_abs0[1]),
	.dataa(result_1_add0),
	.datab(result_1_i[6]),
	.datac(result_1_add1),
	.datad(VCC)
);
defparam OCTANT_CMB_op_abs_inf_abs0_1_.lut_mask=16'hd2d2;
defparam OCTANT_CMB_op_abs_inf_abs0_1_.sum_lutc_input="datac";
// @11:189
  cycloneii_lcell_comb inf_abs0_a_0_anc2_cZ (
	.combout(inf_abs0_a_0_anc2),
	.dataa(result_1_add0),
	.datab(result_1_add1),
	.datac(result_1_add2),
	.datad(VCC)
);
defparam inf_abs0_a_0_anc2_cZ.lut_mask=16'h0101;
defparam inf_abs0_a_0_anc2_cZ.sum_lutc_input="datac";
// @11:189
  cycloneii_lcell_comb inf_abs1_a_1_anc2_cZ (
	.combout(inf_abs1_a_1_anc2),
	.dataa(result_1_1_add0),
	.datab(result_1_1_add1),
	.datac(result_1_1_add2),
	.datad(VCC)
);
defparam inf_abs1_a_1_anc2_cZ.lut_mask=16'h0101;
defparam inf_abs1_a_1_anc2_cZ.sum_lutc_input="datac";
// @13:38
  cycloneii_lcell_comb draw_6_RNIICJN1 (
	.combout(draw_7),
	.dataa(draw_6),
	.datab(db_fsm_state_i_ret_1),
	.datac(db_fsm_state_0[3]),
	.datad(draw_5_latmux)
);
defparam draw_6_RNIICJN1.lut_mask=16'h00ca;
defparam draw_6_RNIICJN1.sum_lutc_input="datac";
// @13:38
  cycloneii_lcell_comb disable_25_RNIC0HV (
	.combout(disable_27),
	.dataa(disable_25),
	.datab(db_fsm_state_i_0_0),
	.datac(db_fsm_state_i_ret_3),
	.datad(disable_26_latmux)
);
defparam disable_25_RNIC0HV.lut_mask=16'h5300;
defparam disable_25_RNIC0HV.sum_lutc_input="datac";
// @11:143
  cycloneii_lcell_comb xin_1_ (
	.combout(xin[1]),
	.dataa(hdb_reg[9]),
	.datab(xy_old_reg[7]),
	.datac(mux_in_18_latmux),
	.datad(VCC)
);
defparam xin_1_.lut_mask=16'hacac;
defparam xin_1_.sum_lutc_input="datac";
// @11:143
  cycloneii_lcell_comb yin_1_ (
	.combout(yin[1]),
	.dataa(hdb_reg[3]),
	.datab(xy_old_reg[1]),
	.datac(mux_in_18_latmux),
	.datad(VCC)
);
defparam yin_1_.lut_mask=16'hacac;
defparam yin_1_.sum_lutc_input="datac";
// @11:143
  cycloneii_lcell_comb yin_2_ (
	.combout(yin[2]),
	.dataa(hdb_reg[4]),
	.datab(xy_old_reg[2]),
	.datac(mux_in_18_latmux),
	.datad(VCC)
);
defparam yin_2_.lut_mask=16'hacac;
defparam yin_2_.sum_lutc_input="datac";
// @11:143
  cycloneii_lcell_comb yin_3_ (
	.combout(yin[3]),
	.dataa(hdb_reg[5]),
	.datab(xy_old_reg[3]),
	.datac(mux_in_18_latmux),
	.datad(VCC)
);
defparam yin_3_.lut_mask=16'hacac;
defparam yin_3_.sum_lutc_input="datac";
// @11:143
  cycloneii_lcell_comb yin_4_ (
	.combout(yin[4]),
	.dataa(hdb_reg[6]),
	.datab(xy_old_reg[4]),
	.datac(mux_in_18_latmux),
	.datad(VCC)
);
defparam yin_4_.lut_mask=16'hacac;
defparam yin_4_.sum_lutc_input="datac";
// @11:143
  cycloneii_lcell_comb xin_2_ (
	.combout(xin[2]),
	.dataa(hdb_reg[10]),
	.datab(xy_old_reg[8]),
	.datac(mux_in_18_latmux),
	.datad(VCC)
);
defparam xin_2_.lut_mask=16'hacac;
defparam xin_2_.sum_lutc_input="datac";
// @11:143
  cycloneii_lcell_comb xin_3_ (
	.combout(xin[3]),
	.dataa(hdb_reg[11]),
	.datab(xy_old_reg[9]),
	.datac(mux_in_18_latmux),
	.datad(VCC)
);
defparam xin_3_.lut_mask=16'hacac;
defparam xin_3_.sum_lutc_input="datac";
// @11:143
  cycloneii_lcell_comb xin_4_ (
	.combout(xin[4]),
	.dataa(hdb_reg[12]),
	.datab(xy_old_reg[10]),
	.datac(mux_in_18_latmux),
	.datad(VCC)
);
defparam xin_4_.lut_mask=16'hacac;
defparam xin_4_.sum_lutc_input="datac";
// @11:143
  cycloneii_lcell_comb yin_0_ (
	.combout(yin[0]),
	.dataa(hdb_reg[2]),
	.datab(xy_old_reg[0]),
	.datac(mux_in_18_latmux),
	.datad(VCC)
);
defparam yin_0_.lut_mask=16'hacac;
defparam yin_0_.sum_lutc_input="datac";
// @11:143
  cycloneii_lcell_comb yin_5_ (
	.combout(yin[5]),
	.dataa(hdb_reg[7]),
	.datab(xy_old_reg[5]),
	.datac(mux_in_18_latmux),
	.datad(VCC)
);
defparam yin_5_.lut_mask=16'hacac;
defparam yin_5_.sum_lutc_input="datac";
// @11:143
  cycloneii_lcell_comb xin_0_ (
	.combout(xin[0]),
	.dataa(hdb_reg[8]),
	.datab(xy_old_reg[6]),
	.datac(mux_in_18_latmux),
	.datad(VCC)
);
defparam xin_0_.lut_mask=16'hacac;
defparam xin_0_.sum_lutc_input="datac";
// @11:143
  cycloneii_lcell_comb xin_5_ (
	.combout(xin[5]),
	.dataa(hdb_reg[13]),
	.datab(xy_old_reg[11]),
	.datac(mux_in_18_latmux),
	.datad(VCC)
);
defparam xin_5_.lut_mask=16'hacac;
defparam xin_5_.sum_lutc_input="datac";
// @11:237
  cycloneii_lcell_comb un1_db_fsm_state_3 (
	.combout(un1_db_fsm_state_3_combout),
	.dataa(db_fsm_state[6]),
	.datab(db_fsm_state_0[7]),
	.datac(db_fsm_statekeep[1]),
	.datad(VCC)
);
defparam un1_db_fsm_state_3.lut_mask=16'hfefe;
defparam un1_db_fsm_state_3.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb OCTANT_CMB_op_abs_inf_abs1_2_ (
	.combout(inf_abs1[2]),
	.dataa(result_1_1_add0),
	.datab(result_1_1_i[6]),
	.datac(result_1_1_add1),
	.datad(result_1_1_add2)
);
defparam OCTANT_CMB_op_abs_inf_abs1_2_.lut_mask=16'hcd32;
defparam OCTANT_CMB_op_abs_inf_abs1_2_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb OCTANT_CMB_op_abs_inf_abs0_2_ (
	.combout(inf_abs0[2]),
	.dataa(result_1_add0),
	.datab(result_1_i[6]),
	.datac(result_1_add1),
	.datad(result_1_add2)
);
defparam OCTANT_CMB_op_abs_inf_abs0_2_.lut_mask=16'hcd32;
defparam OCTANT_CMB_op_abs_inf_abs0_2_.sum_lutc_input="datac";
// @11:189
  cycloneii_lcell_comb inf_abs0_a_0_anc3_cZ (
	.combout(inf_abs0_a_0_anc3),
	.dataa(result_1_add0),
	.datab(result_1_add1),
	.datac(result_1_add2),
	.datad(result_1_add3)
);
defparam inf_abs0_a_0_anc3_cZ.lut_mask=16'h0001;
defparam inf_abs0_a_0_anc3_cZ.sum_lutc_input="datac";
// @11:189
  cycloneii_lcell_comb inf_abs1_a_1_anc3_cZ (
	.combout(inf_abs1_a_1_anc3),
	.dataa(result_1_1_add0),
	.datab(result_1_1_add1),
	.datac(result_1_1_add2),
	.datad(result_1_1_add3)
);
defparam inf_abs1_a_1_anc3_cZ.lut_mask=16'h0001;
defparam inf_abs1_a_1_anc3_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb init_1_RNO (
	.combout(G_858),
	.dataa(reset_c),
	.datab(db_fsm_statekeep[5]),
	.datac(db_fsm_state_0[4]),
	.datad(db_fsm_state_i_ret_8)
);
defparam init_1_RNO.lut_mask=16'h00ab;
defparam init_1_RNO.sum_lutc_input="datac";
// @13:38
  cycloneii_lcell_comb init_2_RNI2C6D1 (
	.combout(init_3),
	.dataa(init_2),
	.datab(db_fsm_state_0[4]),
	.datac(un1_db_fsm_state_13_i_a2),
	.datad(init_1_latmux)
);
defparam init_2_RNI2C6D1.lut_mask=16'hff1d;
defparam init_2_RNI2C6D1.sum_lutc_input="datac";
// @11:156
  cycloneii_lcell_comb dbb_bus_Y_2_ (
	.combout(Y_2),
	.dataa(mux_out_latmux),
	.datab(yout[2]),
	.datac(yin[2]),
	.datad(VCC)
);
defparam dbb_bus_Y_2_.lut_mask=16'he4e4;
defparam dbb_bus_Y_2_.sum_lutc_input="datac";
// @11:156
  cycloneii_lcell_comb dbb_bus_X_2_ (
	.combout(X_2),
	.dataa(mux_out_latmux),
	.datab(xout[2]),
	.datac(xin[2]),
	.datad(VCC)
);
defparam dbb_bus_X_2_.lut_mask=16'he4e4;
defparam dbb_bus_X_2_.sum_lutc_input="datac";
// @11:156
  cycloneii_lcell_comb dbb_bus_Y_3_ (
	.combout(Y_3),
	.dataa(mux_out_latmux),
	.datab(yout[3]),
	.datac(yin[3]),
	.datad(VCC)
);
defparam dbb_bus_Y_3_.lut_mask=16'he4e4;
defparam dbb_bus_Y_3_.sum_lutc_input="datac";
// @11:156
  cycloneii_lcell_comb dbb_bus_X_3_ (
	.combout(X_3),
	.dataa(mux_out_latmux),
	.datab(xout[3]),
	.datac(xin[3]),
	.datad(VCC)
);
defparam dbb_bus_X_3_.lut_mask=16'he4e4;
defparam dbb_bus_X_3_.sum_lutc_input="datac";
// @11:156
  cycloneii_lcell_comb dbb_bus_X_4_ (
	.combout(X_4),
	.dataa(mux_out_latmux),
	.datab(xout[4]),
	.datac(xin[4]),
	.datad(VCC)
);
defparam dbb_bus_X_4_.lut_mask=16'he4e4;
defparam dbb_bus_X_4_.sum_lutc_input="datac";
// @11:156
  cycloneii_lcell_comb dbb_bus_Y_4_ (
	.combout(Y_4),
	.dataa(mux_out_latmux),
	.datab(yout[4]),
	.datac(yin[4]),
	.datad(VCC)
);
defparam dbb_bus_Y_4_.lut_mask=16'he4e4;
defparam dbb_bus_Y_4_.sum_lutc_input="datac";
// @11:156
  cycloneii_lcell_comb dbb_bus_Y_0_ (
	.combout(Y_0),
	.dataa(mux_out_latmux),
	.datab(yout[0]),
	.datac(yin[0]),
	.datad(VCC)
);
defparam dbb_bus_Y_0_.lut_mask=16'he4e4;
defparam dbb_bus_Y_0_.sum_lutc_input="datac";
// @11:156
  cycloneii_lcell_comb dbb_bus_Y_1_ (
	.combout(Y_1),
	.dataa(mux_out_latmux),
	.datab(yout[1]),
	.datac(yin[1]),
	.datad(VCC)
);
defparam dbb_bus_Y_1_.lut_mask=16'he4e4;
defparam dbb_bus_Y_1_.sum_lutc_input="datac";
// @11:156
  cycloneii_lcell_comb dbb_bus_Y_5_ (
	.combout(Y_5),
	.dataa(mux_out_latmux),
	.datab(yout[5]),
	.datac(yin[5]),
	.datad(VCC)
);
defparam dbb_bus_Y_5_.lut_mask=16'he4e4;
defparam dbb_bus_Y_5_.sum_lutc_input="datac";
// @11:156
  cycloneii_lcell_comb dbb_bus_X_0_ (
	.combout(X_0),
	.dataa(mux_out_latmux),
	.datab(xout[0]),
	.datac(xin[0]),
	.datad(VCC)
);
defparam dbb_bus_X_0_.lut_mask=16'he4e4;
defparam dbb_bus_X_0_.sum_lutc_input="datac";
// @11:156
  cycloneii_lcell_comb dbb_bus_X_1_ (
	.combout(X_1),
	.dataa(mux_out_latmux),
	.datab(xout[1]),
	.datac(xin[1]),
	.datad(VCC)
);
defparam dbb_bus_X_1_.lut_mask=16'he4e4;
defparam dbb_bus_X_1_.sum_lutc_input="datac";
// @11:156
  cycloneii_lcell_comb dbb_bus_X_5_ (
	.combout(X_5),
	.dataa(mux_out_latmux),
	.datab(xout[5]),
	.datac(xin[5]),
	.datad(VCC)
);
defparam dbb_bus_X_5_.lut_mask=16'he4e4;
defparam dbb_bus_X_5_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb OCTANT_CMB_op_abs_inf_abs1_3_ (
	.combout(inf_abs1[3]),
	.dataa(result_1_1_i[6]),
	.datab(result_1_1_add3),
	.datac(inf_abs1_a_1_anc2),
	.datad(VCC)
);
defparam OCTANT_CMB_op_abs_inf_abs1_3_.lut_mask=16'hc9c9;
defparam OCTANT_CMB_op_abs_inf_abs1_3_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb OCTANT_CMB_op_abs_inf_abs0_3_ (
	.combout(inf_abs0[3]),
	.dataa(result_1_i[6]),
	.datab(result_1_add3),
	.datac(inf_abs0_a_0_anc2),
	.datad(VCC)
);
defparam OCTANT_CMB_op_abs_inf_abs0_3_.lut_mask=16'hc9c9;
defparam OCTANT_CMB_op_abs_inf_abs0_3_.sum_lutc_input="datac";
  cycloneii_lcell_comb db_fsm_state_0_RNII74D1_7_ (
	.combout(N_207_i_0_g0_2),
	.dataa(reset_c),
	.datab(N_207_i_0_g0_2_a_x),
	.datac(db_fsm_state_i_0_0),
	.datad(db_fsm_state_0[7])
);
defparam db_fsm_state_0_RNII74D1_7_.lut_mask=16'h0054;
defparam db_fsm_state_0_RNII74D1_7_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb OCTANT_CMB_op_abs_inf_abs1_4_ (
	.combout(inf_abs1[4]),
	.dataa(result_1_1_i[6]),
	.datab(result_1_1_add3),
	.datac(result_1_1_add4),
	.datad(inf_abs1_a_1_anc2)
);
defparam OCTANT_CMB_op_abs_inf_abs1_4_.lut_mask=16'hb4a5;
defparam OCTANT_CMB_op_abs_inf_abs1_4_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb OCTANT_CMB_op_abs_inf_abs0_4_ (
	.combout(inf_abs0[4]),
	.dataa(result_1_i[6]),
	.datab(result_1_add3),
	.datac(result_1_add4),
	.datad(inf_abs0_a_0_anc2)
);
defparam OCTANT_CMB_op_abs_inf_abs0_4_.lut_mask=16'hb4a5;
defparam OCTANT_CMB_op_abs_inf_abs0_4_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb OCTANT_CMB_op_abs_inf_abs0_6_ (
	.combout(inf_abs0[6]),
	.dataa(result_1_i[6]),
	.datab(result_1_add4),
	.datac(result_1_add5),
	.datad(inf_abs0_a_0_anc3)
);
defparam OCTANT_CMB_op_abs_inf_abs0_6_.lut_mask=16'h0100;
defparam OCTANT_CMB_op_abs_inf_abs0_6_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb OCTANT_CMB_op_abs_inf_abs1_6_ (
	.combout(inf_abs1[6]),
	.dataa(result_1_1_i[6]),
	.datab(result_1_1_add4),
	.datac(result_1_1_add5),
	.datad(inf_abs1_a_1_anc3)
);
defparam OCTANT_CMB_op_abs_inf_abs1_6_.lut_mask=16'h0100;
defparam OCTANT_CMB_op_abs_inf_abs1_6_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb OCTANT_CMB_op_abs_inf_abs1_5_ (
	.combout(inf_abs1[5]),
	.dataa(result_1_1_i[6]),
	.datab(result_1_1_add4),
	.datac(result_1_1_add5),
	.datad(inf_abs1_a_1_anc3)
);
defparam OCTANT_CMB_op_abs_inf_abs1_5_.lut_mask=16'hb4a5;
defparam OCTANT_CMB_op_abs_inf_abs1_5_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb OCTANT_CMB_op_abs_inf_abs0_5_ (
	.combout(inf_abs0[5]),
	.dataa(result_1_i[6]),
	.datab(result_1_add4),
	.datac(result_1_add5),
	.datad(inf_abs0_a_0_anc3)
);
defparam OCTANT_CMB_op_abs_inf_abs0_5_.lut_mask=16'hb4a5;
defparam OCTANT_CMB_op_abs_inf_abs0_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb G_771_cZ (
	.combout(G_771),
	.dataa(pre_rdout_par_2_1_0_0__g0_e),
	.datab(X_0_0),
	.datac(X_0_1),
	.datad(pre_rdout_par_3_en_0_a4_0)
);
defparam G_771_cZ.lut_mask=16'h7555;
defparam G_771_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb G_775_cZ (
	.combout(G_775),
	.dataa(pre_rdout_par_2_1_0_0__g0_e),
	.datab(X_0_0),
	.datac(X_0_1),
	.datad(pre_rdout_par_3_en_0_a4_0)
);
defparam G_775_cZ.lut_mask=16'hd555;
defparam G_775_cZ.sum_lutc_input="datac";
// @11:237
  cycloneii_lcell_comb disable_rst_cZ (
	.combout(disable_rst),
	.dataa(vram_write),
	.datab(db_fsm_state_0[4]),
	.datac(un6_state_i),
	.datad(m3)
);
defparam disable_rst_cZ.lut_mask=16'h3323;
defparam disable_rst_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb G_779_cZ (
	.combout(G_779),
	.dataa(nstate_0_0),
	.datab(Y_1_sqmuxa),
	.datac(VCC),
	.datad(VCC)
);
defparam G_779_cZ.lut_mask=16'hdddd;
defparam G_779_cZ.sum_lutc_input="datac";
// @11:50
  cycloneii_lcell_comb db_fsm_state_nss_i_i_a2_0_0_ (
	.combout(db_fsm_state_nss_i_i_a2_0[0]),
	.dataa(db_fsm_state_1[2]),
	.datab(draw_7),
	.datac(un3_x1),
	.datad(dbb_delaycmd)
);
defparam db_fsm_state_nss_i_i_a2_0_0_.lut_mask=16'h0020;
defparam db_fsm_state_nss_i_i_a2_0_0_.sum_lutc_input="datac";
// @11:50
  cycloneii_lcell_comb db_fsm_stateen_0_ (
	.combout(db_fsm_stateen[0]),
	.dataa(reset_c),
	.datab(db_fsm_statekeep[1]),
	.datac(db_fsm_state_1[0]),
	.datad(dbb_delaycmd)
);
defparam db_fsm_stateen_0_.lut_mask=16'h5044;
defparam db_fsm_stateen_0_.sum_lutc_input="datac";
// @11:50
  cycloneii_lcell_comb db_fsm_state_srsts_i_a2_2_ (
	.combout(db_fsm_state_srsts_i_a2[2]),
	.dataa(db_fsm_state_0[3]),
	.datab(draw_7),
	.datac(un3_x1),
	.datad(dbb_delaycmd)
);
defparam db_fsm_state_srsts_i_a2_2_.lut_mask=16'h0010;
defparam db_fsm_state_srsts_i_a2_2_.sum_lutc_input="datac";
  cycloneii_lcell_comb db_fsm_state_srsts_0_a2_1_x_RNI38L91_1_ (
	.combout(db_fsm_state_srsts_0_0_1__g0_0),
	.dataa(hdb_c_15),
	.datab(hdb_c_14),
	.datac(db_fsm_state_srsts_0_a2_1_x[1]),
	.datad(db_fsm_state_srsts_0_0_1__g1_x)
);
defparam db_fsm_state_srsts_0_a2_1_x_RNI38L91_1_.lut_mask=16'hff20;
defparam db_fsm_state_srsts_0_a2_1_x_RNI38L91_1_.sum_lutc_input="datac";
// @13:38
  cycloneii_lcell_comb disable_RNIAGFJ1 (
	.combout(disable_28),
	.dataa(disable_Z),
	.datab(db_fsm_state_i_ret_3),
	.datac(disable_27),
	.datad(disable_rst)
);
defparam disable_RNIAGFJ1.lut_mask=16'h0407;
defparam disable_RNIAGFJ1.sum_lutc_input="datac";
  cycloneii_lcell_comb db_fsm_state_nss_i_i_a2_0_RNIMBG12_0_ (
	.combout(N_207_i_0_g0),
	.dataa(db_fsm_state_1[0]),
	.datab(N_207_i_0_g0_2),
	.datac(dbb_delaycmd),
	.datad(db_fsm_state_nss_i_i_a2_0[0])
);
defparam db_fsm_state_nss_i_i_a2_0_RNIMBG12_0_.lut_mask=16'h00c4;
defparam db_fsm_state_nss_i_i_a2_0_RNIMBG12_0_.sum_lutc_input="datac";
// @11:237
  cycloneii_lcell_comb db_fsm_state_ret_0_RNO (
	.combout(un1_db_fsm_state_0),
	.dataa(reset_c),
	.datab(db_fsm_state_0_ret_5),
	.datac(db_fsm_state_srsts_i_a2[2]),
	.datad(db_fsm_state_srsts_0_0_1__g0_0)
);
defparam db_fsm_state_ret_0_RNO.lut_mask=16'hff01;
defparam db_fsm_state_ret_0_RNO.sum_lutc_input="datac";
  cycloneii_lcell_comb mux_in_18_RNO (
	.combout(G_830),
	.dataa(reset_c),
	.datab(db_fsm_state_0[4]),
	.datac(db_fsm_state_0_ret_2),
	.datad(db_fsm_stateen[0])
);
defparam mux_in_18_RNO.lut_mask=16'h000b;
defparam mux_in_18_RNO.sum_lutc_input="datac";
// @11:237
  cycloneii_lcell_comb un1_db_fsm_state_6_i_a2_0_cZ (
	.combout(un1_db_fsm_state_6_i_a2_0),
	.dataa(reset_c),
	.datab(db_fsm_state_0_ret_5),
	.datac(db_fsm_state_srsts_0_a2_0_3__g0_0_x),
	.datad(db_fsm_state_srsts_i_a2[2])
);
defparam un1_db_fsm_state_6_i_a2_0_cZ.lut_mask=16'h0f0e;
defparam un1_db_fsm_state_6_i_a2_0_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb disable_26_RNO (
	.combout(G_825),
	.dataa(db_fsm_state_i_0_0),
	.datab(N_207_i_0_g0),
	.datac(VCC),
	.datad(VCC)
);
defparam disable_26_RNO.lut_mask=16'h4444;
defparam disable_26_RNO.sum_lutc_input="datac";
// @11:237
  cycloneii_lcell_comb un1_db_fsm_state_14_i_a2_0_cZ (
	.combout(un1_db_fsm_state_14_i_a2_0),
	.dataa(reset_c),
	.datab(db_fsm_state_0_ret_5),
	.datac(db_fsm_state_srsts_i_a2[2]),
	.datad(N_207_i_0_g0)
);
defparam un1_db_fsm_state_14_i_a2_0_cZ.lut_mask=16'hfe00;
defparam un1_db_fsm_state_14_i_a2_0_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb mux_out_RNO (
	.combout(G_866),
	.dataa(db_fsm_statekeep[1]),
	.datab(db_fsm_state_srsts_0_0_1__g0_0),
	.datac(VCC),
	.datad(VCC)
);
defparam mux_out_RNO.lut_mask=16'h2222;
defparam mux_out_RNO.sum_lutc_input="datac";
// @11:237
  cycloneii_lcell_comb un1_db_fsm_state_4_i_a2_2_cZ (
	.combout(un1_db_fsm_state_4_i_a2_2),
	.dataa(db_fsm_state_srsts_0_a2_0_7__g0_x),
	.datab(db_fsm_stateen[0]),
	.datac(N_200_i_0_g0_x),
	.datad(VCC)
);
defparam un1_db_fsm_state_4_i_a2_2_cZ.lut_mask=16'h0101;
defparam un1_db_fsm_state_4_i_a2_2_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb draw_5_RNO_0 (
	.combout(G_850),
	.dataa(reset_c),
	.datab(db_fsm_state_0_ret_5),
	.datac(db_fsm_state_srsts_0_a2_0_3__g0_0_x),
	.datad(db_fsm_state_srsts_i_a2[2])
);
defparam draw_5_RNO_0.lut_mask=16'h0302;
defparam draw_5_RNO_0.sum_lutc_input="datac";
// @11:237
  cycloneii_lcell_comb un1_db_fsm_state_8_i_a2_0_cZ (
	.combout(un1_db_fsm_state_8_i_a2_0),
	.dataa(reset_c),
	.datab(db_fsm_statekeep[5]),
	.datac(N_200_i_0_g0_x),
	.datad(N_207_i_0_g0)
);
defparam un1_db_fsm_state_8_i_a2_0_cZ.lut_mask=16'h0b00;
defparam un1_db_fsm_state_8_i_a2_0_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb update_old_14_RNO (
	.combout(G_836),
	.dataa(db_fsm_state_0_ret_3),
	.datab(db_fsm_state_srsts_0_a2_0_7__g0_x),
	.datac(db_fsm_stateen[0]),
	.datad(N_200_i_0_g0_x)
);
defparam update_old_14_RNO.lut_mask=16'h0001;
defparam update_old_14_RNO.sum_lutc_input="datac";
  cycloneii_lcell_comb db_fsm_state_i_ret_3_RNINNE73 (
	.combout(G_819),
	.dataa(db_fsm_state_i_ret_3),
	.datab(db_fsm_state_srsts_0_a2_0_4__g0_0_x),
	.datac(N_200_i_0_g0_x),
	.datad(N_207_i_0_g0)
);
defparam db_fsm_state_i_ret_3_RNINNE73.lut_mask=16'h0100;
defparam db_fsm_state_i_ret_3_RNINNE73.sum_lutc_input="datac";
  cycloneii_lcell_comb db_fsm_state_srsts_i_a2_RNI8FEL_2_ (
	.combout(N_200_i_0_g0_x),
	.dataa(reset_c),
	.datab(db_fsm_state_0_ret_5),
	.datac(db_fsm_state_srsts_i_a2[2]),
	.datad(VCC)
);
defparam db_fsm_state_srsts_i_a2_RNI8FEL_2_.lut_mask=16'h0101;
defparam db_fsm_state_srsts_i_a2_RNI8FEL_2_.sum_lutc_input="datac";
// @11:237
  cycloneii_lcell_comb un1_db_fsm_state_9_i_a2_0_x_cZ (
	.combout(un1_db_fsm_state_9_i_a2_0_x),
	.dataa(reset_c),
	.datab(db_fsm_state_0[4]),
	.datac(db_fsm_stateen[0]),
	.datad(VCC)
);
defparam un1_db_fsm_state_9_i_a2_0_x_cZ.lut_mask=16'h0b0b;
defparam un1_db_fsm_state_9_i_a2_0_x_cZ.sum_lutc_input="datac";
// @11:292
  cycloneii_lcell_comb db_fsm_state_ret_RNO (
	.combout(un1_db_fsm_state_x),
	.dataa(reset_c),
	.datab(db_fsm_state[6]),
	.datac(db_fsm_stateen[0]),
	.datad(VCC)
);
defparam db_fsm_state_ret_RNO.lut_mask=16'hf4f4;
defparam db_fsm_state_ret_RNO.sum_lutc_input="datac";
  cycloneii_lcell_comb db_fsm_state_0_RNI1QGD_1_ (
	.combout(db_fsm_state_srsts_0_0_1__g1_x),
	.dataa(reset_c),
	.datab(db_fsm_statekeep[1]),
	.datac(dbb_delaycmd),
	.datad(VCC)
);
defparam db_fsm_state_0_RNI1QGD_1_.lut_mask=16'h4040;
defparam db_fsm_state_0_RNI1QGD_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N_207_i_0_g0_2_a_x_cZ (
	.combout(N_207_i_0_g0_2_a_x),
	.dataa(hdb_c_14),
	.datab(hdb_c_15),
	.datac(dav_c),
	.datad(VCC)
);
defparam N_207_i_0_g0_2_a_x_cZ.lut_mask=16'h7070;
defparam N_207_i_0_g0_2_a_x_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb db_fsm_state_srsts_0_a2_1_x_RNI2E4S_1_ (
	.combout(db_fsm_state_srsts_0_a2_0_7__g0_x),
	.dataa(hdb_c_15),
	.datab(hdb_c_14),
	.datac(db_fsm_state_srsts_0_a2_1_x[1]),
	.datad(VCC)
);
defparam db_fsm_state_srsts_0_a2_1_x_RNI2E4S_1_.lut_mask=16'h1010;
defparam db_fsm_state_srsts_0_a2_1_x_RNI2E4S_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb db_fsm_state_RNO_6_ (
	.combout(db_fsm_state_srsts_0_a2_0_6__g0_x),
	.dataa(hdb_c_15),
	.datab(hdb_c_14),
	.datac(db_fsm_state_srsts_0_a2_1_x[1]),
	.datad(VCC)
);
defparam db_fsm_state_RNO_6_.lut_mask=16'h4040;
defparam db_fsm_state_RNO_6_.sum_lutc_input="datac";
// @11:50
  cycloneii_lcell_comb db_fsm_state_srsts_0_a2_1_x_1_ (
	.combout(db_fsm_state_srsts_0_a2_1_x[1]),
	.dataa(dav_c),
	.datab(reset_c),
	.datac(db_fsm_state_i_0_0),
	.datad(VCC)
);
defparam db_fsm_state_srsts_0_a2_1_x_1_.lut_mask=16'h0202;
defparam db_fsm_state_srsts_0_a2_1_x_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb init_2_RNO (
	.combout(G_853_x),
	.dataa(reset_c),
	.datab(db_fsm_statekeep[5]),
	.datac(db_fsm_state_0[4]),
	.datad(VCC)
);
defparam init_2_RNO.lut_mask=16'hb0b0;
defparam init_2_RNO.sum_lutc_input="datac";
  cycloneii_lcell_comb oct_lock_RNO (
	.combout(G_862_x),
	.dataa(reset_c),
	.datab(db_fsm_state[6]),
	.datac(db_fsm_statekeep[5]),
	.datad(VCC)
);
defparam oct_lock_RNO.lut_mask=16'hb0b0;
defparam oct_lock_RNO.sum_lutc_input="datac";
  cycloneii_lcell_comb draw_6_RNO (
	.combout(G_845_x),
	.dataa(reset_c),
	.datab(db_fsm_state_0[4]),
	.datac(db_fsm_state_0[3]),
	.datad(VCC)
);
defparam draw_6_RNO.lut_mask=16'hb0b0;
defparam draw_6_RNO.sum_lutc_input="datac";
// @11:237
  cycloneii_lcell_comb un1_db_fsm_state_7_i_a2_0_x_cZ (
	.combout(un1_db_fsm_state_7_i_a2_0_x),
	.dataa(reset_c),
	.datab(db_fsm_state_0[4]),
	.datac(db_fsm_statekeep[5]),
	.datad(VCC)
);
defparam un1_db_fsm_state_7_i_a2_0_x_cZ.lut_mask=16'habab;
defparam un1_db_fsm_state_7_i_a2_0_x_cZ.sum_lutc_input="datac";
// @13:64
  cycloneii_lcell_comb finish_x_cZ (
	.combout(finish_x),
	.dataa(dav_c),
	.datab(rcb_finish_i),
	.datac(db_fsm_state_i_0_0),
	.datad(VCC)
);
defparam finish_x_cZ.lut_mask=16'h0404;
defparam finish_x_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb db_fsm_state_0_RNO_5_ (
	.combout(db_fsm_state_srsts_0_a2_0_5__g0_0_x),
	.dataa(reset_c),
	.datab(db_fsm_state[6]),
	.datac(VCC),
	.datad(VCC)
);
defparam db_fsm_state_0_RNO_5_.lut_mask=16'h4444;
defparam db_fsm_state_0_RNO_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb db_fsm_state_0_RNI5UTA_5_ (
	.combout(db_fsm_state_srsts_0_a2_0_4__g0_0_x),
	.dataa(reset_c),
	.datab(db_fsm_statekeep[5]),
	.datac(VCC),
	.datad(VCC)
);
defparam db_fsm_state_0_RNI5UTA_5_.lut_mask=16'h4444;
defparam db_fsm_state_0_RNI5UTA_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb db_fsm_state_0_RNI4TTA_4_ (
	.combout(db_fsm_state_srsts_0_a2_0_3__g0_0_x),
	.dataa(reset_c),
	.datab(db_fsm_state_0[4]),
	.datac(VCC),
	.datad(VCC)
);
defparam db_fsm_state_0_RNI4TTA_4_.lut_mask=16'h4444;
defparam db_fsm_state_0_RNI4TTA_4_.sum_lutc_input="datac";
// @11:295
  cycloneii_lcell_comb CMD_un110_db_fsm_state_x (
	.combout(un110_db_fsm_state_x),
	.dataa(db_fsm_statekeep[5]),
	.datab(db_fsm_statekeep[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam CMD_un110_db_fsm_state_x.lut_mask=16'heeee;
defparam CMD_un110_db_fsm_state_x.sum_lutc_input="datac";
  cycloneii_lcell_comb REG_negx1_RNO (
	.combout(negx1_0_0_g1),
	.dataa(result_1_i[6]),
	.datab(result_1_1_i[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt6_cout)
);
defparam REG_negx1_RNO.lut_mask=16'h3535;
defparam REG_negx1_RNO.sum_lutc_input="cin";
// @11:102
  cycloneii_lcell_comb OCTANT_CMB_result_1_add5_term (
	.combout(result_1_i[6]),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_add5_cout)
);
defparam OCTANT_CMB_result_1_add5_term.lut_mask=16'hf0f0;
defparam OCTANT_CMB_result_1_add5_term.sum_lutc_input="cin";
// @11:102
  cycloneii_lcell_comb OCTANT_CMB_result_1_add0_start (
	.cout(result_1_add0_start_cout),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam OCTANT_CMB_result_1_add0_start.lut_mask=16'h00aa;
defparam OCTANT_CMB_result_1_add0_start.sum_lutc_input="cin";
// @11:103
  cycloneii_lcell_comb OCTANT_CMB_result_1_1_add5_term (
	.combout(result_1_1_i[6]),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_1_add5_cout)
);
defparam OCTANT_CMB_result_1_1_add5_term.lut_mask=16'hf0f0;
defparam OCTANT_CMB_result_1_1_add5_term.sum_lutc_input="cin";
// @11:103
  cycloneii_lcell_comb OCTANT_CMB_result_1_1_add0_start (
	.cout(result_1_1_add0_start_cout),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam OCTANT_CMB_result_1_1_add0_start.lut_mask=16'h00aa;
defparam OCTANT_CMB_result_1_1_add0_start.sum_lutc_input="cin";
//@13:38
//@13:38
//@13:38
//@13:38
//@11:50
//@13:38
//@13:38
//@13:38
//@13:38
//@13:38
//@13:38
//@13:38
// @11:318
  draw_any_octant DAB (
	.xin_0(xin[0]),
	.xin_2(xin[2]),
	.xin_1(xin[1]),
	.xin_3(xin[3]),
	.xin_5(xin[5]),
	.xin_4(xin[4]),
	.yin_0(yin[0]),
	.yin_2(yin[2]),
	.yin_1(yin[1]),
	.yin_3(yin[3]),
	.yin_5(yin[5]),
	.yin_4(yin[4]),
	.X_0(X_0_0),
	.X_1(X_0_1),
	.pre_rdout_par_3_en_0_a4_0(pre_rdout_par_3_en_0_a4_0),
	.db_fsm_state_0(db_fsm_state[6]),
	.db_fsm_stateen_0(db_fsm_stateen[0]),
	.yout_2(yout[2]),
	.yout_3(yout[3]),
	.yout_4(yout[4]),
	.yout_0(yout[0]),
	.yout_1(yout[1]),
	.yout_5(yout[5]),
	.xout_2(xout[2]),
	.xout_3(xout[3]),
	.xout_4(xout[4]),
	.xout_0(xout[0]),
	.xout_1(xout[1]),
	.xout_5(xout[5]),
	.negx1(negx1),
	.clk_c(clk_c),
	.disable_28(disable_28),
	.negy1(negy1),
	.swapxy1(swapxy1),
	.xbias1(xbias1),
	.init_3(init_3),
	.reset_c(reset_c),
	.state_ret_5(state_ret_5),
	.vram_write(vram_write),
	.vram_start(vram_start),
	.draw_7(draw_7),
	.un3_x1(un3_x1),
	.G_784(G_784),
	.state_ret_2(state_ret_2),
	.state_srsts_0_0__g0(state_srsts_0_0__g0),
	.state_srsts_0_1__g0(state_srsts_0_1__g0),
	.G_766(G_766),
	.G_760(G_760),
	.disable_27(disable_27),
	.disable_Z(disable_Z),
	.db_fsm_state_i_ret_3(db_fsm_state_i_ret_3),
	.disable_rst(disable_rst),
	.G_804(G_804),
	.db_fsm_state_ret(un1_db_fsm_state_10keep)
);
  assign  db_fsm_state_i_ret_1_i = ~ db_fsm_state_i_ret_1;
  assign  un1_db_fsm_state_13_i_a2_i = ~ un1_db_fsm_state_13_i_a2;
  assign  hdb_busy_23_i = ~ hdb_busy_23;
assign db_fsm_state_ret = un1_db_fsm_state_10keep;
endmodule /* db */

// VQM4.1+ 
module pix_word_cache (
  pre_rdout_par_15_1,
  pre_rdout_par_15_0,
  pre_rdout_par_14_1,
  pre_rdout_par_14_0,
  pre_rdout_par_13_1,
  pre_rdout_par_13_0,
  pre_rdout_par_12_1,
  pre_rdout_par_12_0,
  pre_rdout_par_11_1,
  pre_rdout_par_11_0,
  pre_rdout_par_10_1,
  pre_rdout_par_10_0,
  pre_rdout_par_9_1,
  pre_rdout_par_9_0,
  pre_rdout_par_8_1,
  pre_rdout_par_8_0,
  pre_rdout_par_7_1,
  pre_rdout_par_7_0,
  pre_rdout_par_6_1,
  pre_rdout_par_6_0,
  pre_rdout_par_5_1,
  pre_rdout_par_5_0,
  pre_rdout_par_4_1,
  pre_rdout_par_4_0,
  pre_rdout_par_0_0,
  pre_rdout_par_0_1,
  pre_rdout_par_1_0,
  pre_rdout_par_1_1,
  pre_rdout_par_2_0,
  pre_rdout_par_2_1,
  pre_rdout_par_3_0,
  pre_rdout_par_3_1,
  pre_rdout_par_3_en_0_a4_0,
  nstate_0_0,
  Y_0_0,
  Y_1_0,
  Y_1,
  Y_0,
  X_0,
  X_1,
  pixopin_1,
  pixopin_0,
  clk_c,
  reset_c,
  pw_0_sqmuxa,
  G_760,
  G_766,
  pre_rdout_par_2_1_0_0__g0_e,
  G_771,
  G_775,
  state_ret_5,
  vram_write,
  vram_start,
  is_same_28,
  is_same_29,
  pw_d1
)
;
output pre_rdout_par_15_1 ;
output pre_rdout_par_15_0 ;
output pre_rdout_par_14_1 ;
output pre_rdout_par_14_0 ;
output pre_rdout_par_13_1 ;
output pre_rdout_par_13_0 ;
output pre_rdout_par_12_1 ;
output pre_rdout_par_12_0 ;
output pre_rdout_par_11_1 ;
output pre_rdout_par_11_0 ;
output pre_rdout_par_10_1 ;
output pre_rdout_par_10_0 ;
output pre_rdout_par_9_1 ;
output pre_rdout_par_9_0 ;
output pre_rdout_par_8_1 ;
output pre_rdout_par_8_0 ;
output pre_rdout_par_7_1 ;
output pre_rdout_par_7_0 ;
output pre_rdout_par_6_1 ;
output pre_rdout_par_6_0 ;
output pre_rdout_par_5_1 ;
output pre_rdout_par_5_0 ;
output pre_rdout_par_4_1 ;
output pre_rdout_par_4_0 ;
output pre_rdout_par_0_0 ;
output pre_rdout_par_0_1 ;
output pre_rdout_par_1_0 ;
output pre_rdout_par_1_1 ;
output pre_rdout_par_2_0 ;
output pre_rdout_par_2_1 ;
output pre_rdout_par_3_0 ;
output pre_rdout_par_3_1 ;
output pre_rdout_par_3_en_0_a4_0 ;
input nstate_0_0 ;
input Y_0_0 ;
input Y_1_0 ;
input Y_1 ;
input Y_0 ;
input X_0 ;
input X_1 ;
input pixopin_1 ;
input pixopin_0 ;
input clk_c ;
input reset_c ;
input pw_0_sqmuxa ;
input G_760 ;
input G_766 ;
output pre_rdout_par_2_1_0_0__g0_e ;
input G_771 ;
input G_775 ;
input state_ret_5 ;
input vram_write ;
input vram_start ;
output is_same_28 ;
output is_same_29 ;
input pw_d1 ;
wire pre_rdout_par_15_1 ;
wire pre_rdout_par_15_0 ;
wire pre_rdout_par_14_1 ;
wire pre_rdout_par_14_0 ;
wire pre_rdout_par_13_1 ;
wire pre_rdout_par_13_0 ;
wire pre_rdout_par_12_1 ;
wire pre_rdout_par_12_0 ;
wire pre_rdout_par_11_1 ;
wire pre_rdout_par_11_0 ;
wire pre_rdout_par_10_1 ;
wire pre_rdout_par_10_0 ;
wire pre_rdout_par_9_1 ;
wire pre_rdout_par_9_0 ;
wire pre_rdout_par_8_1 ;
wire pre_rdout_par_8_0 ;
wire pre_rdout_par_7_1 ;
wire pre_rdout_par_7_0 ;
wire pre_rdout_par_6_1 ;
wire pre_rdout_par_6_0 ;
wire pre_rdout_par_5_1 ;
wire pre_rdout_par_5_0 ;
wire pre_rdout_par_4_1 ;
wire pre_rdout_par_4_0 ;
wire pre_rdout_par_0_0 ;
wire pre_rdout_par_0_1 ;
wire pre_rdout_par_1_0 ;
wire pre_rdout_par_1_1 ;
wire pre_rdout_par_2_0 ;
wire pre_rdout_par_2_1 ;
wire pre_rdout_par_3_0 ;
wire pre_rdout_par_3_1 ;
wire pre_rdout_par_3_en_0_a4_0 ;
wire nstate_0_0 ;
wire Y_0_0 ;
wire Y_1_0 ;
wire Y_1 ;
wire Y_0 ;
wire X_0 ;
wire X_1 ;
wire pixopin_1 ;
wire pixopin_0 ;
wire clk_c ;
wire reset_c ;
wire pw_0_sqmuxa ;
wire G_760 ;
wire G_766 ;
wire pre_rdout_par_2_1_0_0__g0_e ;
wire G_771 ;
wire G_775 ;
wire state_ret_5 ;
wire vram_write ;
wire vram_start ;
wire is_same_28 ;
wire is_same_29 ;
wire pw_d1 ;
wire [1:0] pre_rdout_par_0_0_1_a2_0;
wire [1:0] opout_to_rdin1_i_m2;
wire [0:0] pre_rdout_par_12_en_0_a4;
wire [1:0] rdout1_to_opram_10_i_m2_a;
wire [1:0] rdout1_to_opram_10_i_m2;
wire [1:0] rdout1_to_opram_3_i_m2_a;
wire [1:0] rdout1_to_opram_3_i_m2;
wire [1:0] rdout1_to_opram_13_i_m2_a;
wire [1:0] rdout1_to_opram_13_i_m2;
wire [1:0] rdout1_to_opram_6_i_m2_a;
wire [1:0] rdout1_to_opram_6_i_m2;
wire [0:0] pre_rdout_par_8_en_0_a2;
wire [0:0] pre_rdout_par_13_en_0_a2;
wire [0:0] pre_rdout_par_14_en_0_a2;
wire [0:0] pre_rdout_par_7_en_0_a2;
wire [0:0] pre_rdout_par_9_en_0_a2;
wire [0:0] pre_rdout_par_5_en_0_a2;
wire [0:0] pre_rdout_par_12_en_0_a2;
wire [0:0] pre_rdout_par_6_en_0_a2;
wire [0:0] pre_rdout_par_15_en_0_a2;
wire [1:0] rdout1_to_opram_15_i_m2_a;
wire [1:0] rdout1_to_opram_15_i_m2;
wire [0:0] pre_rdout_par_11_en_0_a2;
wire [0:0] pre_rdout_par_10_en_0_a2;
wire pre_rdout_par_15_1_0_1__g2 ;
wire pre_rdout_par_15_1_0_0__g2 ;
wire pre_rdout_par_14_1_0_1__g2 ;
wire pre_rdout_par_14_1_0_0__g2 ;
wire pre_rdout_par_13_1_0_1__g2 ;
wire pre_rdout_par_13_1_0_0__g2 ;
wire pre_rdout_par_12_1_0_1__g2 ;
wire pre_rdout_par_12_1_0_0__g2 ;
wire pre_rdout_par_11_1_0_1__g2 ;
wire pre_rdout_par_11_1_0_0__g2 ;
wire pre_rdout_par_10_1_0_1__g2 ;
wire pre_rdout_par_10_1_0_0__g2 ;
wire pre_rdout_par_9_1_0_1__g2 ;
wire pre_rdout_par_9_1_0_0__g2 ;
wire pre_rdout_par_8_1_0_1__g2 ;
wire pre_rdout_par_8_1_0_0__g2 ;
wire pre_rdout_par_7_1_0_1__g2 ;
wire pre_rdout_par_7_1_0_0__g2 ;
wire pre_rdout_par_6_1_0_1__g2 ;
wire pre_rdout_par_6_1_0_0__g2 ;
wire pre_rdout_par_5_1_0_1__g2 ;
wire pre_rdout_par_5_1_0_0__g2 ;
wire pre_rdout_par_4_1_0_1__g2 ;
wire pre_rdout_par_4_1_0_0__g2 ;
wire pre_rdout_par_0_1_0_0__g5 ;
wire pre_rdout_par_0_1_0_1__g5 ;
wire pre_rdout_par_1_1_0_0__g5 ;
wire pre_rdout_par_1_1_0_1__g5 ;
wire pre_rdout_par_2_1_0_0__g4 ;
wire pre_rdout_par_2_1_0_0__g6 ;
wire pre_rdout_par_2_1_0_1__g4 ;
wire pre_rdout_par_2_1_0_1__g6 ;
wire pre_rdout_par_3_1_0_0__g4 ;
wire pre_rdout_par_3_1_0_0__g6 ;
wire pre_rdout_par_3_1_0_1__g4 ;
wire pre_rdout_par_3_1_0_1__g6 ;
wire is_same_16 ;
wire is_same_17 ;
wire is_same_18 ;
wire is_same_19 ;
wire is_same_20 ;
wire is_same_21 ;
wire is_same_22 ;
wire is_same_23 ;
wire pre_rdout_par_15_1_0_1__g3 ;
wire pre_rdout_par_15_1_0_0__g3 ;
wire pre_rdout_par_14_1_0_1__g3 ;
wire pre_rdout_par_14_1_0_0__g3 ;
wire pre_rdout_par_13_1_0_1__g3 ;
wire pre_rdout_par_13_1_0_0__g3 ;
wire pre_rdout_par_12_1_0_1__g3 ;
wire pre_rdout_par_12_1_0_0__g3 ;
wire pre_rdout_par_11_1_0_1__g3 ;
wire pre_rdout_par_11_1_0_0__g3 ;
wire pre_rdout_par_10_1_0_1__g3 ;
wire pre_rdout_par_10_1_0_0__g3 ;
wire pre_rdout_par_9_1_0_1__g3 ;
wire pre_rdout_par_9_1_0_0__g3 ;
wire pre_rdout_par_8_1_0_1__g3 ;
wire pre_rdout_par_8_1_0_0__g3 ;
wire pre_rdout_par_7_1_0_1__g3 ;
wire pre_rdout_par_7_1_0_0__g3 ;
wire pre_rdout_par_6_1_0_1__g3 ;
wire pre_rdout_par_6_1_0_0__g3 ;
wire pre_rdout_par_5_1_0_1__g3 ;
wire pre_rdout_par_5_1_0_0__g3 ;
wire pre_rdout_par_4_1_0_1__g3 ;
wire pre_rdout_par_4_1_0_0__g3 ;
wire un1_pw_13_i_a4_1_a2 ;
wire un1_pw_13_i_a2_0_a2 ;
wire GND ;
wire VCC ;
wire pre_rdout_par_2_1_0_0__g0_e_i ;
wire pw_0_sqmuxa_i ;
//@0:1
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_15_1_ (
	.regout(pre_rdout_par_15_1),
	.datain(pre_rdout_par_15_1_0_1__g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_15_0_ (
	.regout(pre_rdout_par_15_0),
	.datain(pre_rdout_par_15_1_0_0__g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_14_1_ (
	.regout(pre_rdout_par_14_1),
	.datain(pre_rdout_par_14_1_0_1__g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_14_0_ (
	.regout(pre_rdout_par_14_0),
	.datain(pre_rdout_par_14_1_0_0__g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_13_1_ (
	.regout(pre_rdout_par_13_1),
	.datain(pre_rdout_par_13_1_0_1__g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_13_0_ (
	.regout(pre_rdout_par_13_0),
	.datain(pre_rdout_par_13_1_0_0__g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_12_1_ (
	.regout(pre_rdout_par_12_1),
	.datain(pre_rdout_par_12_1_0_1__g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_12_0_ (
	.regout(pre_rdout_par_12_0),
	.datain(pre_rdout_par_12_1_0_0__g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_11_1_ (
	.regout(pre_rdout_par_11_1),
	.datain(pre_rdout_par_11_1_0_1__g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_11_0_ (
	.regout(pre_rdout_par_11_0),
	.datain(pre_rdout_par_11_1_0_0__g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_10_1_ (
	.regout(pre_rdout_par_10_1),
	.datain(pre_rdout_par_10_1_0_1__g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_10_0_ (
	.regout(pre_rdout_par_10_0),
	.datain(pre_rdout_par_10_1_0_0__g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_9_1_ (
	.regout(pre_rdout_par_9_1),
	.datain(pre_rdout_par_9_1_0_1__g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_9_0_ (
	.regout(pre_rdout_par_9_0),
	.datain(pre_rdout_par_9_1_0_0__g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_8_1_ (
	.regout(pre_rdout_par_8_1),
	.datain(pre_rdout_par_8_1_0_1__g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_8_0_ (
	.regout(pre_rdout_par_8_0),
	.datain(pre_rdout_par_8_1_0_0__g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_7_1_ (
	.regout(pre_rdout_par_7_1),
	.datain(pre_rdout_par_7_1_0_1__g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_7_0_ (
	.regout(pre_rdout_par_7_0),
	.datain(pre_rdout_par_7_1_0_0__g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_6_1_ (
	.regout(pre_rdout_par_6_1),
	.datain(pre_rdout_par_6_1_0_1__g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_6_0_ (
	.regout(pre_rdout_par_6_0),
	.datain(pre_rdout_par_6_1_0_0__g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_5_1_ (
	.regout(pre_rdout_par_5_1),
	.datain(pre_rdout_par_5_1_0_1__g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_5_0_ (
	.regout(pre_rdout_par_5_0),
	.datain(pre_rdout_par_5_1_0_0__g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_4_1_ (
	.regout(pre_rdout_par_4_1),
	.datain(pre_rdout_par_4_1_0_1__g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_4_0_ (
	.regout(pre_rdout_par_4_0),
	.datain(pre_rdout_par_4_1_0_0__g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_0_0_ (
	.regout(pre_rdout_par_0_0),
	.datain(pre_rdout_par_0_0_1_a2_0[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(pw_0_sqmuxa_i),
	.sdata(pre_rdout_par_0_1_0_0__g5),
	.ena(G_760)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_0_1_ (
	.regout(pre_rdout_par_0_1),
	.datain(pre_rdout_par_0_0_1_a2_0[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(pw_0_sqmuxa_i),
	.sdata(pre_rdout_par_0_1_0_1__g5),
	.ena(G_760)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_1_0_ (
	.regout(pre_rdout_par_1_0),
	.datain(pre_rdout_par_0_0_1_a2_0[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(pw_0_sqmuxa_i),
	.sdata(pre_rdout_par_1_1_0_0__g5),
	.ena(G_766)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_1_1_ (
	.regout(pre_rdout_par_1_1),
	.datain(pre_rdout_par_0_0_1_a2_0[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(pw_0_sqmuxa_i),
	.sdata(pre_rdout_par_1_1_0_1__g5),
	.ena(G_766)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_2_0_ (
	.regout(pre_rdout_par_2_0),
	.datain(pre_rdout_par_2_1_0_0__g4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(pre_rdout_par_2_1_0_0__g0_e_i),
	.sdata(pre_rdout_par_2_1_0_0__g6),
	.ena(G_771)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_2_1_ (
	.regout(pre_rdout_par_2_1),
	.datain(pre_rdout_par_2_1_0_1__g4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(pre_rdout_par_2_1_0_0__g0_e_i),
	.sdata(pre_rdout_par_2_1_0_1__g6),
	.ena(G_771)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_3_0_ (
	.regout(pre_rdout_par_3_0),
	.datain(pre_rdout_par_3_1_0_0__g4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(pre_rdout_par_2_1_0_0__g0_e_i),
	.sdata(pre_rdout_par_3_1_0_0__g6),
	.ena(G_775)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_3_1_ (
	.regout(pre_rdout_par_3_1),
	.datain(pre_rdout_par_3_1_0_1__g4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(pre_rdout_par_2_1_0_0__g0_e_i),
	.sdata(pre_rdout_par_3_1_0_1__g6),
	.ena(G_775)
);
// @10:20
  cycloneii_lcell_comb opout_to_rdin1_i_m2_RNIV7GA1_1_ (
	.combout(pre_rdout_par_0_0_1_a2_0[1]),
	.dataa(pre_rdout_par_3_en_0_a4_0),
	.datab(opout_to_rdin1_i_m2[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam opout_to_rdin1_i_m2_RNIV7GA1_1_.lut_mask=16'h8888;
defparam opout_to_rdin1_i_m2_RNIV7GA1_1_.sum_lutc_input="datac";
// @10:20
  cycloneii_lcell_comb opout_to_rdin1_i_m2_RNIU6GA1_0_ (
	.combout(pre_rdout_par_0_0_1_a2_0[0]),
	.dataa(pre_rdout_par_3_en_0_a4_0),
	.datab(opout_to_rdin1_i_m2[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam opout_to_rdin1_i_m2_RNIU6GA1_0_.lut_mask=16'h8888;
defparam opout_to_rdin1_i_m2_RNIU6GA1_0_.sum_lutc_input="datac";
// @10:31
  cycloneii_lcell_comb is_same_16_cZ (
	.combout(is_same_16),
	.dataa(pre_rdout_par_14_0),
	.datab(pre_rdout_par_14_1),
	.datac(pre_rdout_par_15_0),
	.datad(pre_rdout_par_15_1)
);
defparam is_same_16_cZ.lut_mask=16'h0001;
defparam is_same_16_cZ.sum_lutc_input="datac";
// @10:31
  cycloneii_lcell_comb is_same_17_cZ (
	.combout(is_same_17),
	.dataa(pre_rdout_par_12_0),
	.datab(pre_rdout_par_12_1),
	.datac(pre_rdout_par_13_0),
	.datad(pre_rdout_par_13_1)
);
defparam is_same_17_cZ.lut_mask=16'h0001;
defparam is_same_17_cZ.sum_lutc_input="datac";
// @10:31
  cycloneii_lcell_comb is_same_18_cZ (
	.combout(is_same_18),
	.dataa(pre_rdout_par_10_0),
	.datab(pre_rdout_par_10_1),
	.datac(pre_rdout_par_11_0),
	.datad(pre_rdout_par_11_1)
);
defparam is_same_18_cZ.lut_mask=16'h0001;
defparam is_same_18_cZ.sum_lutc_input="datac";
// @10:31
  cycloneii_lcell_comb is_same_19_cZ (
	.combout(is_same_19),
	.dataa(pre_rdout_par_8_0),
	.datab(pre_rdout_par_8_1),
	.datac(pre_rdout_par_9_0),
	.datad(pre_rdout_par_9_1)
);
defparam is_same_19_cZ.lut_mask=16'h0001;
defparam is_same_19_cZ.sum_lutc_input="datac";
// @10:31
  cycloneii_lcell_comb is_same_20_cZ (
	.combout(is_same_20),
	.dataa(pre_rdout_par_6_0),
	.datab(pre_rdout_par_6_1),
	.datac(pre_rdout_par_7_0),
	.datad(pre_rdout_par_7_1)
);
defparam is_same_20_cZ.lut_mask=16'h0001;
defparam is_same_20_cZ.sum_lutc_input="datac";
// @10:31
  cycloneii_lcell_comb is_same_21_cZ (
	.combout(is_same_21),
	.dataa(pre_rdout_par_4_0),
	.datab(pre_rdout_par_4_1),
	.datac(pre_rdout_par_5_0),
	.datad(pre_rdout_par_5_1)
);
defparam is_same_21_cZ.lut_mask=16'h0001;
defparam is_same_21_cZ.sum_lutc_input="datac";
// @10:31
  cycloneii_lcell_comb is_same_22_cZ (
	.combout(is_same_22),
	.dataa(pre_rdout_par_2_0),
	.datab(pre_rdout_par_2_1),
	.datac(pre_rdout_par_3_0),
	.datad(pre_rdout_par_3_1)
);
defparam is_same_22_cZ.lut_mask=16'h0001;
defparam is_same_22_cZ.sum_lutc_input="datac";
// @10:31
  cycloneii_lcell_comb is_same_23_cZ (
	.combout(is_same_23),
	.dataa(pre_rdout_par_0_0),
	.datab(pre_rdout_par_0_1),
	.datac(pre_rdout_par_1_0),
	.datad(pre_rdout_par_1_1)
);
defparam is_same_23_cZ.lut_mask=16'h0001;
defparam is_same_23_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_15_RNO_0_1_ (
	.combout(pre_rdout_par_15_1_0_1__g3),
	.dataa(state_ret_5),
	.datab(pre_rdout_par_15_1),
	.datac(vram_write),
	.datad(vram_start)
);
defparam N1_pre_rdout_par_15_RNO_0_1_.lut_mask=16'h4c0c;
defparam N1_pre_rdout_par_15_RNO_0_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_15_RNO_0_0_ (
	.combout(pre_rdout_par_15_1_0_0__g3),
	.dataa(state_ret_5),
	.datab(pre_rdout_par_15_0),
	.datac(vram_write),
	.datad(vram_start)
);
defparam N1_pre_rdout_par_15_RNO_0_0_.lut_mask=16'h4c0c;
defparam N1_pre_rdout_par_15_RNO_0_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_14_RNO_0_1_ (
	.combout(pre_rdout_par_14_1_0_1__g3),
	.dataa(state_ret_5),
	.datab(pre_rdout_par_14_1),
	.datac(vram_write),
	.datad(vram_start)
);
defparam N1_pre_rdout_par_14_RNO_0_1_.lut_mask=16'h4c0c;
defparam N1_pre_rdout_par_14_RNO_0_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_14_RNO_0_0_ (
	.combout(pre_rdout_par_14_1_0_0__g3),
	.dataa(state_ret_5),
	.datab(pre_rdout_par_14_0),
	.datac(vram_write),
	.datad(vram_start)
);
defparam N1_pre_rdout_par_14_RNO_0_0_.lut_mask=16'h4c0c;
defparam N1_pre_rdout_par_14_RNO_0_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_13_RNO_0_1_ (
	.combout(pre_rdout_par_13_1_0_1__g3),
	.dataa(state_ret_5),
	.datab(pre_rdout_par_13_1),
	.datac(vram_write),
	.datad(vram_start)
);
defparam N1_pre_rdout_par_13_RNO_0_1_.lut_mask=16'h4c0c;
defparam N1_pre_rdout_par_13_RNO_0_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_13_RNO_0_0_ (
	.combout(pre_rdout_par_13_1_0_0__g3),
	.dataa(state_ret_5),
	.datab(pre_rdout_par_13_0),
	.datac(vram_write),
	.datad(vram_start)
);
defparam N1_pre_rdout_par_13_RNO_0_0_.lut_mask=16'h4c0c;
defparam N1_pre_rdout_par_13_RNO_0_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_12_RNO_0_1_ (
	.combout(pre_rdout_par_12_1_0_1__g3),
	.dataa(state_ret_5),
	.datab(pre_rdout_par_12_1),
	.datac(vram_write),
	.datad(vram_start)
);
defparam N1_pre_rdout_par_12_RNO_0_1_.lut_mask=16'h4c0c;
defparam N1_pre_rdout_par_12_RNO_0_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_12_RNO_0_0_ (
	.combout(pre_rdout_par_12_1_0_0__g3),
	.dataa(state_ret_5),
	.datab(pre_rdout_par_12_0),
	.datac(vram_write),
	.datad(vram_start)
);
defparam N1_pre_rdout_par_12_RNO_0_0_.lut_mask=16'h4c0c;
defparam N1_pre_rdout_par_12_RNO_0_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_11_RNO_0_1_ (
	.combout(pre_rdout_par_11_1_0_1__g3),
	.dataa(state_ret_5),
	.datab(pre_rdout_par_11_1),
	.datac(vram_write),
	.datad(vram_start)
);
defparam N1_pre_rdout_par_11_RNO_0_1_.lut_mask=16'h4c0c;
defparam N1_pre_rdout_par_11_RNO_0_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_11_RNO_0_0_ (
	.combout(pre_rdout_par_11_1_0_0__g3),
	.dataa(state_ret_5),
	.datab(pre_rdout_par_11_0),
	.datac(vram_write),
	.datad(vram_start)
);
defparam N1_pre_rdout_par_11_RNO_0_0_.lut_mask=16'h4c0c;
defparam N1_pre_rdout_par_11_RNO_0_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_10_RNO_0_1_ (
	.combout(pre_rdout_par_10_1_0_1__g3),
	.dataa(state_ret_5),
	.datab(pre_rdout_par_10_1),
	.datac(vram_write),
	.datad(vram_start)
);
defparam N1_pre_rdout_par_10_RNO_0_1_.lut_mask=16'h4c0c;
defparam N1_pre_rdout_par_10_RNO_0_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_10_RNO_0_0_ (
	.combout(pre_rdout_par_10_1_0_0__g3),
	.dataa(state_ret_5),
	.datab(pre_rdout_par_10_0),
	.datac(vram_write),
	.datad(vram_start)
);
defparam N1_pre_rdout_par_10_RNO_0_0_.lut_mask=16'h4c0c;
defparam N1_pre_rdout_par_10_RNO_0_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_9_RNO_0_1_ (
	.combout(pre_rdout_par_9_1_0_1__g3),
	.dataa(state_ret_5),
	.datab(pre_rdout_par_9_1),
	.datac(vram_write),
	.datad(vram_start)
);
defparam N1_pre_rdout_par_9_RNO_0_1_.lut_mask=16'h4c0c;
defparam N1_pre_rdout_par_9_RNO_0_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_9_RNO_0_0_ (
	.combout(pre_rdout_par_9_1_0_0__g3),
	.dataa(state_ret_5),
	.datab(pre_rdout_par_9_0),
	.datac(vram_write),
	.datad(vram_start)
);
defparam N1_pre_rdout_par_9_RNO_0_0_.lut_mask=16'h4c0c;
defparam N1_pre_rdout_par_9_RNO_0_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_8_RNO_0_1_ (
	.combout(pre_rdout_par_8_1_0_1__g3),
	.dataa(state_ret_5),
	.datab(pre_rdout_par_8_1),
	.datac(vram_write),
	.datad(vram_start)
);
defparam N1_pre_rdout_par_8_RNO_0_1_.lut_mask=16'h4c0c;
defparam N1_pre_rdout_par_8_RNO_0_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_8_RNO_0_0_ (
	.combout(pre_rdout_par_8_1_0_0__g3),
	.dataa(state_ret_5),
	.datab(pre_rdout_par_8_0),
	.datac(vram_write),
	.datad(vram_start)
);
defparam N1_pre_rdout_par_8_RNO_0_0_.lut_mask=16'h4c0c;
defparam N1_pre_rdout_par_8_RNO_0_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_7_RNO_0_1_ (
	.combout(pre_rdout_par_7_1_0_1__g3),
	.dataa(state_ret_5),
	.datab(pre_rdout_par_7_1),
	.datac(vram_write),
	.datad(vram_start)
);
defparam N1_pre_rdout_par_7_RNO_0_1_.lut_mask=16'h4c0c;
defparam N1_pre_rdout_par_7_RNO_0_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_7_RNO_0_0_ (
	.combout(pre_rdout_par_7_1_0_0__g3),
	.dataa(state_ret_5),
	.datab(pre_rdout_par_7_0),
	.datac(vram_write),
	.datad(vram_start)
);
defparam N1_pre_rdout_par_7_RNO_0_0_.lut_mask=16'h4c0c;
defparam N1_pre_rdout_par_7_RNO_0_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_6_RNO_0_1_ (
	.combout(pre_rdout_par_6_1_0_1__g3),
	.dataa(state_ret_5),
	.datab(pre_rdout_par_6_1),
	.datac(vram_write),
	.datad(vram_start)
);
defparam N1_pre_rdout_par_6_RNO_0_1_.lut_mask=16'h4c0c;
defparam N1_pre_rdout_par_6_RNO_0_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_6_RNO_0_0_ (
	.combout(pre_rdout_par_6_1_0_0__g3),
	.dataa(state_ret_5),
	.datab(pre_rdout_par_6_0),
	.datac(vram_write),
	.datad(vram_start)
);
defparam N1_pre_rdout_par_6_RNO_0_0_.lut_mask=16'h4c0c;
defparam N1_pre_rdout_par_6_RNO_0_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_5_RNO_0_1_ (
	.combout(pre_rdout_par_5_1_0_1__g3),
	.dataa(state_ret_5),
	.datab(pre_rdout_par_5_1),
	.datac(vram_write),
	.datad(vram_start)
);
defparam N1_pre_rdout_par_5_RNO_0_1_.lut_mask=16'h4c0c;
defparam N1_pre_rdout_par_5_RNO_0_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_5_RNO_0_0_ (
	.combout(pre_rdout_par_5_1_0_0__g3),
	.dataa(state_ret_5),
	.datab(pre_rdout_par_5_0),
	.datac(vram_write),
	.datad(vram_start)
);
defparam N1_pre_rdout_par_5_RNO_0_0_.lut_mask=16'h4c0c;
defparam N1_pre_rdout_par_5_RNO_0_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_4_RNO_0_1_ (
	.combout(pre_rdout_par_4_1_0_1__g3),
	.dataa(state_ret_5),
	.datab(pre_rdout_par_4_1),
	.datac(vram_write),
	.datad(vram_start)
);
defparam N1_pre_rdout_par_4_RNO_0_1_.lut_mask=16'h4c0c;
defparam N1_pre_rdout_par_4_RNO_0_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_4_RNO_0_0_ (
	.combout(pre_rdout_par_4_1_0_0__g3),
	.dataa(state_ret_5),
	.datab(pre_rdout_par_4_0),
	.datac(vram_write),
	.datad(vram_start)
);
defparam N1_pre_rdout_par_4_RNO_0_0_.lut_mask=16'h4c0c;
defparam N1_pre_rdout_par_4_RNO_0_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_2_1_0_0__g0_e (
	.combout(pre_rdout_par_2_1_0_0__g0_e),
	.dataa(reset_c),
	.datab(state_ret_5),
	.datac(vram_write),
	.datad(vram_start)
);
defparam N1_pre_rdout_par_2_1_0_0__g0_e.lut_mask=16'h1505;
defparam N1_pre_rdout_par_2_1_0_0__g0_e.sum_lutc_input="datac";
// @10:31
  cycloneii_lcell_comb is_same_28_cZ (
	.combout(is_same_28),
	.dataa(is_same_18),
	.datab(is_same_19),
	.datac(is_same_16),
	.datad(is_same_17)
);
defparam is_same_28_cZ.lut_mask=16'h8000;
defparam is_same_28_cZ.sum_lutc_input="datac";
// @10:31
  cycloneii_lcell_comb is_same_29_cZ (
	.combout(is_same_29),
	.dataa(is_same_22),
	.datab(is_same_23),
	.datac(is_same_20),
	.datad(is_same_21)
);
defparam is_same_29_cZ.lut_mask=16'h8000;
defparam is_same_29_cZ.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb un1_pw_13_i_a4_1_a2_cZ (
	.combout(un1_pw_13_i_a4_1_a2),
	.dataa(Y_1),
	.datab(nstate_0_0),
	.datac(pw_d1),
	.datad(Y_0_0)
);
defparam un1_pw_13_i_a4_1_a2_cZ.lut_mask=16'h4070;
defparam un1_pw_13_i_a4_1_a2_cZ.sum_lutc_input="datac";
// @10:20
  cycloneii_lcell_comb N1_pre_rdout_par_12_en_0_a4_0_ (
	.combout(pre_rdout_par_12_en_0_a4[0]),
	.dataa(Y_1),
	.datab(nstate_0_0),
	.datac(pw_d1),
	.datad(Y_0_0)
);
defparam N1_pre_rdout_par_12_en_0_a4_0_.lut_mask=16'hb080;
defparam N1_pre_rdout_par_12_en_0_a4_0_.sum_lutc_input="datac";
// @10:28
  cycloneii_lcell_comb rdout1_to_opram_10_i_m2_a_0_ (
	.combout(rdout1_to_opram_10_i_m2_a[0]),
	.dataa(pre_rdout_par_10_0),
	.datab(pre_rdout_par_14_0),
	.datac(Y_1_0),
	.datad(Y_0)
);
defparam rdout1_to_opram_10_i_m2_a_0_.lut_mask=16'h305f;
defparam rdout1_to_opram_10_i_m2_a_0_.sum_lutc_input="datac";
// @10:28
  cycloneii_lcell_comb rdout1_to_opram_10_i_m2_0_ (
	.combout(rdout1_to_opram_10_i_m2[0]),
	.dataa(pre_rdout_par_6_0),
	.datab(pre_rdout_par_2_0),
	.datac(Y_1_0),
	.datad(rdout1_to_opram_10_i_m2_a[0])
);
defparam rdout1_to_opram_10_i_m2_0_.lut_mask=16'h0cfa;
defparam rdout1_to_opram_10_i_m2_0_.sum_lutc_input="datac";
// @10:28
  cycloneii_lcell_comb rdout1_to_opram_3_i_m2_a_0_ (
	.combout(rdout1_to_opram_3_i_m2_a[0]),
	.dataa(pre_rdout_par_8_0),
	.datab(pre_rdout_par_12_0),
	.datac(Y_1_0),
	.datad(Y_0)
);
defparam rdout1_to_opram_3_i_m2_a_0_.lut_mask=16'h305f;
defparam rdout1_to_opram_3_i_m2_a_0_.sum_lutc_input="datac";
// @10:28
  cycloneii_lcell_comb rdout1_to_opram_3_i_m2_0_ (
	.combout(rdout1_to_opram_3_i_m2[0]),
	.dataa(pre_rdout_par_4_0),
	.datab(pre_rdout_par_0_0),
	.datac(Y_1_0),
	.datad(rdout1_to_opram_3_i_m2_a[0])
);
defparam rdout1_to_opram_3_i_m2_0_.lut_mask=16'h0cfa;
defparam rdout1_to_opram_3_i_m2_0_.sum_lutc_input="datac";
// @10:28
  cycloneii_lcell_comb rdout1_to_opram_13_i_m2_a_0_ (
	.combout(rdout1_to_opram_13_i_m2_a[0]),
	.dataa(pre_rdout_par_11_0),
	.datab(pre_rdout_par_15_0),
	.datac(Y_1_0),
	.datad(Y_0)
);
defparam rdout1_to_opram_13_i_m2_a_0_.lut_mask=16'h305f;
defparam rdout1_to_opram_13_i_m2_a_0_.sum_lutc_input="datac";
// @10:28
  cycloneii_lcell_comb rdout1_to_opram_13_i_m2_0_ (
	.combout(rdout1_to_opram_13_i_m2[0]),
	.dataa(pre_rdout_par_7_0),
	.datab(pre_rdout_par_3_0),
	.datac(Y_1_0),
	.datad(rdout1_to_opram_13_i_m2_a[0])
);
defparam rdout1_to_opram_13_i_m2_0_.lut_mask=16'h0cfa;
defparam rdout1_to_opram_13_i_m2_0_.sum_lutc_input="datac";
// @10:28
  cycloneii_lcell_comb rdout1_to_opram_6_i_m2_a_0_ (
	.combout(rdout1_to_opram_6_i_m2_a[0]),
	.dataa(pre_rdout_par_9_0),
	.datab(pre_rdout_par_13_0),
	.datac(Y_1_0),
	.datad(Y_0)
);
defparam rdout1_to_opram_6_i_m2_a_0_.lut_mask=16'h305f;
defparam rdout1_to_opram_6_i_m2_a_0_.sum_lutc_input="datac";
// @10:28
  cycloneii_lcell_comb rdout1_to_opram_6_i_m2_0_ (
	.combout(rdout1_to_opram_6_i_m2[0]),
	.dataa(pre_rdout_par_5_0),
	.datab(pre_rdout_par_1_0),
	.datac(Y_1_0),
	.datad(rdout1_to_opram_6_i_m2_a[0])
);
defparam rdout1_to_opram_6_i_m2_0_.lut_mask=16'h0cfa;
defparam rdout1_to_opram_6_i_m2_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_3_RNO_0_ (
	.combout(pre_rdout_par_3_1_0_0__g4),
	.dataa(reset_c),
	.datab(X_0),
	.datac(pre_rdout_par_3_en_0_a4_0),
	.datad(opout_to_rdin1_i_m2[0])
);
defparam N1_pre_rdout_par_3_RNO_0_.lut_mask=16'h4000;
defparam N1_pre_rdout_par_3_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_2_RNO_0_ (
	.combout(pre_rdout_par_2_1_0_0__g4),
	.dataa(reset_c),
	.datab(X_1),
	.datac(pre_rdout_par_3_en_0_a4_0),
	.datad(opout_to_rdin1_i_m2[0])
);
defparam N1_pre_rdout_par_2_RNO_0_.lut_mask=16'h4000;
defparam N1_pre_rdout_par_2_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_2_RNO_1_ (
	.combout(pre_rdout_par_2_1_0_1__g4),
	.dataa(reset_c),
	.datab(X_1),
	.datac(pre_rdout_par_3_en_0_a4_0),
	.datad(opout_to_rdin1_i_m2[1])
);
defparam N1_pre_rdout_par_2_RNO_1_.lut_mask=16'h4000;
defparam N1_pre_rdout_par_2_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_3_RNO_1_ (
	.combout(pre_rdout_par_3_1_0_1__g4),
	.dataa(reset_c),
	.datab(X_0),
	.datac(pre_rdout_par_3_en_0_a4_0),
	.datad(opout_to_rdin1_i_m2[1])
);
defparam N1_pre_rdout_par_3_RNO_1_.lut_mask=16'h4000;
defparam N1_pre_rdout_par_3_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_1_RNO_1_ (
	.combout(pre_rdout_par_1_1_0_1__g5),
	.dataa(X_0),
	.datab(X_1),
	.datac(pre_rdout_par_3_en_0_a4_0),
	.datad(opout_to_rdin1_i_m2[1])
);
defparam N1_pre_rdout_par_1_RNO_1_.lut_mask=16'h2000;
defparam N1_pre_rdout_par_1_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_1_RNO_0_ (
	.combout(pre_rdout_par_1_1_0_0__g5),
	.dataa(X_0),
	.datab(X_1),
	.datac(pre_rdout_par_3_en_0_a4_0),
	.datad(opout_to_rdin1_i_m2[0])
);
defparam N1_pre_rdout_par_1_RNO_0_.lut_mask=16'h2000;
defparam N1_pre_rdout_par_1_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_0_RNO_1_ (
	.combout(pre_rdout_par_0_1_0_1__g5),
	.dataa(X_0),
	.datab(X_1),
	.datac(pre_rdout_par_3_en_0_a4_0),
	.datad(opout_to_rdin1_i_m2[1])
);
defparam N1_pre_rdout_par_0_RNO_1_.lut_mask=16'h1000;
defparam N1_pre_rdout_par_0_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_0_RNO_0_ (
	.combout(pre_rdout_par_0_1_0_0__g5),
	.dataa(X_0),
	.datab(X_1),
	.datac(pre_rdout_par_3_en_0_a4_0),
	.datad(opout_to_rdin1_i_m2[0])
);
defparam N1_pre_rdout_par_0_RNO_0_.lut_mask=16'h1000;
defparam N1_pre_rdout_par_0_RNO_0_.sum_lutc_input="datac";
// @10:28
  cycloneii_lcell_comb rdout1_to_opram_6_i_m2_a_1_ (
	.combout(rdout1_to_opram_6_i_m2_a[1]),
	.dataa(pre_rdout_par_9_1),
	.datab(pre_rdout_par_13_1),
	.datac(Y_1_0),
	.datad(Y_0)
);
defparam rdout1_to_opram_6_i_m2_a_1_.lut_mask=16'h305f;
defparam rdout1_to_opram_6_i_m2_a_1_.sum_lutc_input="datac";
// @10:28
  cycloneii_lcell_comb rdout1_to_opram_6_i_m2_1_ (
	.combout(rdout1_to_opram_6_i_m2[1]),
	.dataa(pre_rdout_par_5_1),
	.datab(pre_rdout_par_1_1),
	.datac(Y_1_0),
	.datad(rdout1_to_opram_6_i_m2_a[1])
);
defparam rdout1_to_opram_6_i_m2_1_.lut_mask=16'h0cfa;
defparam rdout1_to_opram_6_i_m2_1_.sum_lutc_input="datac";
// @10:28
  cycloneii_lcell_comb rdout1_to_opram_3_i_m2_a_1_ (
	.combout(rdout1_to_opram_3_i_m2_a[1]),
	.dataa(pre_rdout_par_8_1),
	.datab(pre_rdout_par_12_1),
	.datac(Y_1_0),
	.datad(Y_0)
);
defparam rdout1_to_opram_3_i_m2_a_1_.lut_mask=16'h305f;
defparam rdout1_to_opram_3_i_m2_a_1_.sum_lutc_input="datac";
// @10:28
  cycloneii_lcell_comb rdout1_to_opram_3_i_m2_1_ (
	.combout(rdout1_to_opram_3_i_m2[1]),
	.dataa(pre_rdout_par_4_1),
	.datab(pre_rdout_par_0_1),
	.datac(Y_1_0),
	.datad(rdout1_to_opram_3_i_m2_a[1])
);
defparam rdout1_to_opram_3_i_m2_1_.lut_mask=16'h0cfa;
defparam rdout1_to_opram_3_i_m2_1_.sum_lutc_input="datac";
// @10:28
  cycloneii_lcell_comb rdout1_to_opram_10_i_m2_a_1_ (
	.combout(rdout1_to_opram_10_i_m2_a[1]),
	.dataa(pre_rdout_par_10_1),
	.datab(pre_rdout_par_14_1),
	.datac(Y_1_0),
	.datad(Y_0)
);
defparam rdout1_to_opram_10_i_m2_a_1_.lut_mask=16'h305f;
defparam rdout1_to_opram_10_i_m2_a_1_.sum_lutc_input="datac";
// @10:28
  cycloneii_lcell_comb rdout1_to_opram_10_i_m2_1_ (
	.combout(rdout1_to_opram_10_i_m2[1]),
	.dataa(pre_rdout_par_6_1),
	.datab(pre_rdout_par_2_1),
	.datac(Y_1_0),
	.datad(rdout1_to_opram_10_i_m2_a[1])
);
defparam rdout1_to_opram_10_i_m2_1_.lut_mask=16'h0cfa;
defparam rdout1_to_opram_10_i_m2_1_.sum_lutc_input="datac";
// @10:28
  cycloneii_lcell_comb rdout1_to_opram_13_i_m2_a_1_ (
	.combout(rdout1_to_opram_13_i_m2_a[1]),
	.dataa(pre_rdout_par_11_1),
	.datab(pre_rdout_par_15_1),
	.datac(Y_1_0),
	.datad(Y_0)
);
defparam rdout1_to_opram_13_i_m2_a_1_.lut_mask=16'h305f;
defparam rdout1_to_opram_13_i_m2_a_1_.sum_lutc_input="datac";
// @10:28
  cycloneii_lcell_comb rdout1_to_opram_13_i_m2_1_ (
	.combout(rdout1_to_opram_13_i_m2[1]),
	.dataa(pre_rdout_par_7_1),
	.datab(pre_rdout_par_3_1),
	.datac(Y_1_0),
	.datad(rdout1_to_opram_13_i_m2_a[1])
);
defparam rdout1_to_opram_13_i_m2_1_.lut_mask=16'h0cfa;
defparam rdout1_to_opram_13_i_m2_1_.sum_lutc_input="datac";
// @10:20
  cycloneii_lcell_comb N1_pre_rdout_par_3_en_0_a4_0_ (
	.combout(pre_rdout_par_3_en_0_a4_0),
	.dataa(pw_d1),
	.datab(Y_1_0),
	.datac(Y_0),
	.datad(VCC)
);
defparam N1_pre_rdout_par_3_en_0_a4_0_.lut_mask=16'h0202;
defparam N1_pre_rdout_par_3_en_0_a4_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_3_RNO_0_1_ (
	.combout(pre_rdout_par_3_1_0_1__g6),
	.dataa(reset_c),
	.datab(X_0),
	.datac(X_1),
	.datad(pre_rdout_par_0_0_1_a2_0[1])
);
defparam N1_pre_rdout_par_3_RNO_0_1_.lut_mask=16'h4000;
defparam N1_pre_rdout_par_3_RNO_0_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_3_RNO_0_0_ (
	.combout(pre_rdout_par_3_1_0_0__g6),
	.dataa(reset_c),
	.datab(X_0),
	.datac(X_1),
	.datad(pre_rdout_par_0_0_1_a2_0[0])
);
defparam N1_pre_rdout_par_3_RNO_0_0_.lut_mask=16'h4000;
defparam N1_pre_rdout_par_3_RNO_0_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_2_RNO_0_1_ (
	.combout(pre_rdout_par_2_1_0_1__g6),
	.dataa(reset_c),
	.datab(X_0),
	.datac(X_1),
	.datad(pre_rdout_par_0_0_1_a2_0[1])
);
defparam N1_pre_rdout_par_2_RNO_0_1_.lut_mask=16'h1000;
defparam N1_pre_rdout_par_2_RNO_0_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_2_RNO_0_0_ (
	.combout(pre_rdout_par_2_1_0_0__g6),
	.dataa(reset_c),
	.datab(X_0),
	.datac(X_1),
	.datad(pre_rdout_par_0_0_1_a2_0[0])
);
defparam N1_pre_rdout_par_2_RNO_0_0_.lut_mask=16'h1000;
defparam N1_pre_rdout_par_2_RNO_0_0_.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb un1_pw_13_i_a2_0_a2_cZ (
	.combout(un1_pw_13_i_a2_0_a2),
	.dataa(un1_pw_13_i_a4_1_a2),
	.datab(Y_0),
	.datac(X_0),
	.datad(X_1)
);
defparam un1_pw_13_i_a2_0_a2_cZ.lut_mask=16'h0008;
defparam un1_pw_13_i_a2_0_a2_cZ.sum_lutc_input="datac";
// @10:20
  cycloneii_lcell_comb N1_pre_rdout_par_8_en_0_a2_0_ (
	.combout(pre_rdout_par_8_en_0_a2[0]),
	.dataa(pre_rdout_par_12_en_0_a4[0]),
	.datab(Y_0),
	.datac(X_0),
	.datad(X_1)
);
defparam N1_pre_rdout_par_8_en_0_a2_0_.lut_mask=16'h0002;
defparam N1_pre_rdout_par_8_en_0_a2_0_.sum_lutc_input="datac";
// @10:20
  cycloneii_lcell_comb N1_pre_rdout_par_13_en_0_a2_0_ (
	.combout(pre_rdout_par_13_en_0_a2[0]),
	.dataa(pre_rdout_par_12_en_0_a4[0]),
	.datab(Y_0),
	.datac(X_0),
	.datad(X_1)
);
defparam N1_pre_rdout_par_13_en_0_a2_0_.lut_mask=16'h0080;
defparam N1_pre_rdout_par_13_en_0_a2_0_.sum_lutc_input="datac";
// @10:20
  cycloneii_lcell_comb N1_pre_rdout_par_14_en_0_a2_0_ (
	.combout(pre_rdout_par_14_en_0_a2[0]),
	.dataa(pre_rdout_par_12_en_0_a4[0]),
	.datab(Y_0),
	.datac(X_0),
	.datad(X_1)
);
defparam N1_pre_rdout_par_14_en_0_a2_0_.lut_mask=16'h0800;
defparam N1_pre_rdout_par_14_en_0_a2_0_.sum_lutc_input="datac";
// @10:20
  cycloneii_lcell_comb un1_pw_13_i_a4_1_a2_RNIVQUA1 (
	.combout(pre_rdout_par_7_en_0_a2[0]),
	.dataa(un1_pw_13_i_a4_1_a2),
	.datab(Y_0),
	.datac(X_0),
	.datad(X_1)
);
defparam un1_pw_13_i_a4_1_a2_RNIVQUA1.lut_mask=16'h8000;
defparam un1_pw_13_i_a4_1_a2_RNIVQUA1.sum_lutc_input="datac";
// @10:20
  cycloneii_lcell_comb N1_pre_rdout_par_9_en_0_a2_0_ (
	.combout(pre_rdout_par_9_en_0_a2[0]),
	.dataa(pre_rdout_par_12_en_0_a4[0]),
	.datab(Y_0),
	.datac(X_0),
	.datad(X_1)
);
defparam N1_pre_rdout_par_9_en_0_a2_0_.lut_mask=16'h0020;
defparam N1_pre_rdout_par_9_en_0_a2_0_.sum_lutc_input="datac";
// @10:20
  cycloneii_lcell_comb un1_pw_13_i_a4_1_a2_RNIVQUA1_1 (
	.combout(pre_rdout_par_5_en_0_a2[0]),
	.dataa(un1_pw_13_i_a4_1_a2),
	.datab(Y_0),
	.datac(X_0),
	.datad(X_1)
);
defparam un1_pw_13_i_a4_1_a2_RNIVQUA1_1.lut_mask=16'h0080;
defparam un1_pw_13_i_a4_1_a2_RNIVQUA1_1.sum_lutc_input="datac";
// @10:20
  cycloneii_lcell_comb N1_pre_rdout_par_12_en_0_a2_0_ (
	.combout(pre_rdout_par_12_en_0_a2[0]),
	.dataa(pre_rdout_par_12_en_0_a4[0]),
	.datab(Y_0),
	.datac(X_0),
	.datad(X_1)
);
defparam N1_pre_rdout_par_12_en_0_a2_0_.lut_mask=16'h0008;
defparam N1_pre_rdout_par_12_en_0_a2_0_.sum_lutc_input="datac";
// @10:20
  cycloneii_lcell_comb un1_pw_13_i_a4_1_a2_RNIVQUA1_0 (
	.combout(pre_rdout_par_6_en_0_a2[0]),
	.dataa(un1_pw_13_i_a4_1_a2),
	.datab(Y_0),
	.datac(X_0),
	.datad(X_1)
);
defparam un1_pw_13_i_a4_1_a2_RNIVQUA1_0.lut_mask=16'h0800;
defparam un1_pw_13_i_a4_1_a2_RNIVQUA1_0.sum_lutc_input="datac";
// @10:20
  cycloneii_lcell_comb N1_pre_rdout_par_15_en_0_a2_0_ (
	.combout(pre_rdout_par_15_en_0_a2[0]),
	.dataa(pre_rdout_par_12_en_0_a4[0]),
	.datab(Y_0),
	.datac(X_0),
	.datad(X_1)
);
defparam N1_pre_rdout_par_15_en_0_a2_0_.lut_mask=16'h8000;
defparam N1_pre_rdout_par_15_en_0_a2_0_.sum_lutc_input="datac";
// @10:28
  cycloneii_lcell_comb rdout1_to_opram_15_i_m2_a_0_ (
	.combout(rdout1_to_opram_15_i_m2_a[0]),
	.dataa(X_0),
	.datab(X_1),
	.datac(rdout1_to_opram_10_i_m2[0]),
	.datad(rdout1_to_opram_13_i_m2[0])
);
defparam rdout1_to_opram_15_i_m2_a_0_.lut_mask=16'h159d;
defparam rdout1_to_opram_15_i_m2_a_0_.sum_lutc_input="datac";
// @10:28
  cycloneii_lcell_comb rdout1_to_opram_15_i_m2_0_ (
	.combout(rdout1_to_opram_15_i_m2[0]),
	.dataa(X_1),
	.datab(rdout1_to_opram_6_i_m2[0]),
	.datac(rdout1_to_opram_3_i_m2[0]),
	.datad(rdout1_to_opram_15_i_m2_a[0])
);
defparam rdout1_to_opram_15_i_m2_0_.lut_mask=16'h50ee;
defparam rdout1_to_opram_15_i_m2_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_15_RNO_1_ (
	.combout(pre_rdout_par_15_1_0_1__g2),
	.dataa(pre_rdout_par_15_1_0_1__g3),
	.datab(pre_rdout_par_15_en_0_a2[0]),
	.datac(opout_to_rdin1_i_m2[1]),
	.datad(VCC)
);
defparam N1_pre_rdout_par_15_RNO_1_.lut_mask=16'he2e2;
defparam N1_pre_rdout_par_15_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_15_RNO_0_ (
	.combout(pre_rdout_par_15_1_0_0__g2),
	.dataa(pre_rdout_par_15_1_0_0__g3),
	.datab(pre_rdout_par_15_en_0_a2[0]),
	.datac(opout_to_rdin1_i_m2[0]),
	.datad(VCC)
);
defparam N1_pre_rdout_par_15_RNO_0_.lut_mask=16'he2e2;
defparam N1_pre_rdout_par_15_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_14_RNO_1_ (
	.combout(pre_rdout_par_14_1_0_1__g2),
	.dataa(pre_rdout_par_14_1_0_1__g3),
	.datab(pre_rdout_par_14_en_0_a2[0]),
	.datac(opout_to_rdin1_i_m2[1]),
	.datad(VCC)
);
defparam N1_pre_rdout_par_14_RNO_1_.lut_mask=16'he2e2;
defparam N1_pre_rdout_par_14_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_14_RNO_0_ (
	.combout(pre_rdout_par_14_1_0_0__g2),
	.dataa(pre_rdout_par_14_1_0_0__g3),
	.datab(pre_rdout_par_14_en_0_a2[0]),
	.datac(opout_to_rdin1_i_m2[0]),
	.datad(VCC)
);
defparam N1_pre_rdout_par_14_RNO_0_.lut_mask=16'he2e2;
defparam N1_pre_rdout_par_14_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_13_RNO_1_ (
	.combout(pre_rdout_par_13_1_0_1__g2),
	.dataa(pre_rdout_par_13_1_0_1__g3),
	.datab(pre_rdout_par_13_en_0_a2[0]),
	.datac(opout_to_rdin1_i_m2[1]),
	.datad(VCC)
);
defparam N1_pre_rdout_par_13_RNO_1_.lut_mask=16'he2e2;
defparam N1_pre_rdout_par_13_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_13_RNO_0_ (
	.combout(pre_rdout_par_13_1_0_0__g2),
	.dataa(pre_rdout_par_13_1_0_0__g3),
	.datab(pre_rdout_par_13_en_0_a2[0]),
	.datac(opout_to_rdin1_i_m2[0]),
	.datad(VCC)
);
defparam N1_pre_rdout_par_13_RNO_0_.lut_mask=16'he2e2;
defparam N1_pre_rdout_par_13_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_12_RNO_1_ (
	.combout(pre_rdout_par_12_1_0_1__g2),
	.dataa(pre_rdout_par_12_1_0_1__g3),
	.datab(pre_rdout_par_12_en_0_a2[0]),
	.datac(opout_to_rdin1_i_m2[1]),
	.datad(VCC)
);
defparam N1_pre_rdout_par_12_RNO_1_.lut_mask=16'he2e2;
defparam N1_pre_rdout_par_12_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_12_RNO_0_ (
	.combout(pre_rdout_par_12_1_0_0__g2),
	.dataa(pre_rdout_par_12_1_0_0__g3),
	.datab(pre_rdout_par_12_en_0_a2[0]),
	.datac(opout_to_rdin1_i_m2[0]),
	.datad(VCC)
);
defparam N1_pre_rdout_par_12_RNO_0_.lut_mask=16'he2e2;
defparam N1_pre_rdout_par_12_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_9_RNO_1_ (
	.combout(pre_rdout_par_9_1_0_1__g2),
	.dataa(pre_rdout_par_9_1_0_1__g3),
	.datab(pre_rdout_par_9_en_0_a2[0]),
	.datac(opout_to_rdin1_i_m2[1]),
	.datad(VCC)
);
defparam N1_pre_rdout_par_9_RNO_1_.lut_mask=16'he2e2;
defparam N1_pre_rdout_par_9_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_9_RNO_0_ (
	.combout(pre_rdout_par_9_1_0_0__g2),
	.dataa(pre_rdout_par_9_1_0_0__g3),
	.datab(pre_rdout_par_9_en_0_a2[0]),
	.datac(opout_to_rdin1_i_m2[0]),
	.datad(VCC)
);
defparam N1_pre_rdout_par_9_RNO_0_.lut_mask=16'he2e2;
defparam N1_pre_rdout_par_9_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_8_RNO_1_ (
	.combout(pre_rdout_par_8_1_0_1__g2),
	.dataa(pre_rdout_par_8_1_0_1__g3),
	.datab(pre_rdout_par_8_en_0_a2[0]),
	.datac(opout_to_rdin1_i_m2[1]),
	.datad(VCC)
);
defparam N1_pre_rdout_par_8_RNO_1_.lut_mask=16'he2e2;
defparam N1_pre_rdout_par_8_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_8_RNO_0_ (
	.combout(pre_rdout_par_8_1_0_0__g2),
	.dataa(pre_rdout_par_8_1_0_0__g3),
	.datab(pre_rdout_par_8_en_0_a2[0]),
	.datac(opout_to_rdin1_i_m2[0]),
	.datad(VCC)
);
defparam N1_pre_rdout_par_8_RNO_0_.lut_mask=16'he2e2;
defparam N1_pre_rdout_par_8_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_7_RNO_1_ (
	.combout(pre_rdout_par_7_1_0_1__g2),
	.dataa(pre_rdout_par_7_1_0_1__g3),
	.datab(pre_rdout_par_7_en_0_a2[0]),
	.datac(opout_to_rdin1_i_m2[1]),
	.datad(VCC)
);
defparam N1_pre_rdout_par_7_RNO_1_.lut_mask=16'he2e2;
defparam N1_pre_rdout_par_7_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_7_RNO_0_ (
	.combout(pre_rdout_par_7_1_0_0__g2),
	.dataa(pre_rdout_par_7_1_0_0__g3),
	.datab(pre_rdout_par_7_en_0_a2[0]),
	.datac(opout_to_rdin1_i_m2[0]),
	.datad(VCC)
);
defparam N1_pre_rdout_par_7_RNO_0_.lut_mask=16'he2e2;
defparam N1_pre_rdout_par_7_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_6_RNO_1_ (
	.combout(pre_rdout_par_6_1_0_1__g2),
	.dataa(pre_rdout_par_6_1_0_1__g3),
	.datab(pre_rdout_par_6_en_0_a2[0]),
	.datac(opout_to_rdin1_i_m2[1]),
	.datad(VCC)
);
defparam N1_pre_rdout_par_6_RNO_1_.lut_mask=16'he2e2;
defparam N1_pre_rdout_par_6_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_6_RNO_0_ (
	.combout(pre_rdout_par_6_1_0_0__g2),
	.dataa(pre_rdout_par_6_1_0_0__g3),
	.datab(pre_rdout_par_6_en_0_a2[0]),
	.datac(opout_to_rdin1_i_m2[0]),
	.datad(VCC)
);
defparam N1_pre_rdout_par_6_RNO_0_.lut_mask=16'he2e2;
defparam N1_pre_rdout_par_6_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_5_RNO_1_ (
	.combout(pre_rdout_par_5_1_0_1__g2),
	.dataa(pre_rdout_par_5_1_0_1__g3),
	.datab(pre_rdout_par_5_en_0_a2[0]),
	.datac(opout_to_rdin1_i_m2[1]),
	.datad(VCC)
);
defparam N1_pre_rdout_par_5_RNO_1_.lut_mask=16'he2e2;
defparam N1_pre_rdout_par_5_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_5_RNO_0_ (
	.combout(pre_rdout_par_5_1_0_0__g2),
	.dataa(pre_rdout_par_5_1_0_0__g3),
	.datab(pre_rdout_par_5_en_0_a2[0]),
	.datac(opout_to_rdin1_i_m2[0]),
	.datad(VCC)
);
defparam N1_pre_rdout_par_5_RNO_0_.lut_mask=16'he2e2;
defparam N1_pre_rdout_par_5_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_4_RNO_1_ (
	.combout(pre_rdout_par_4_1_0_1__g2),
	.dataa(pre_rdout_par_4_1_0_1__g3),
	.datab(un1_pw_13_i_a2_0_a2),
	.datac(opout_to_rdin1_i_m2[1]),
	.datad(VCC)
);
defparam N1_pre_rdout_par_4_RNO_1_.lut_mask=16'he2e2;
defparam N1_pre_rdout_par_4_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_4_RNO_0_ (
	.combout(pre_rdout_par_4_1_0_0__g2),
	.dataa(pre_rdout_par_4_1_0_0__g3),
	.datab(un1_pw_13_i_a2_0_a2),
	.datac(opout_to_rdin1_i_m2[0]),
	.datad(VCC)
);
defparam N1_pre_rdout_par_4_RNO_0_.lut_mask=16'he2e2;
defparam N1_pre_rdout_par_4_RNO_0_.sum_lutc_input="datac";
// @10:28
  cycloneii_lcell_comb rdout1_to_opram_15_i_m2_a_1_ (
	.combout(rdout1_to_opram_15_i_m2_a[1]),
	.dataa(X_0),
	.datab(X_1),
	.datac(rdout1_to_opram_10_i_m2[1]),
	.datad(rdout1_to_opram_13_i_m2[1])
);
defparam rdout1_to_opram_15_i_m2_a_1_.lut_mask=16'h159d;
defparam rdout1_to_opram_15_i_m2_a_1_.sum_lutc_input="datac";
// @10:28
  cycloneii_lcell_comb rdout1_to_opram_15_i_m2_1_ (
	.combout(rdout1_to_opram_15_i_m2[1]),
	.dataa(X_1),
	.datab(rdout1_to_opram_6_i_m2[1]),
	.datac(rdout1_to_opram_3_i_m2[1]),
	.datad(rdout1_to_opram_15_i_m2_a[1])
);
defparam rdout1_to_opram_15_i_m2_1_.lut_mask=16'h50ee;
defparam rdout1_to_opram_15_i_m2_1_.sum_lutc_input="datac";
// @10:20
  cycloneii_lcell_comb N1_pre_rdout_par_11_en_0_a2_0_ (
	.combout(pre_rdout_par_11_en_0_a2[0]),
	.dataa(pre_rdout_par_12_en_0_a4[0]),
	.datab(Y_0),
	.datac(X_0),
	.datad(X_1)
);
defparam N1_pre_rdout_par_11_en_0_a2_0_.lut_mask=16'h2000;
defparam N1_pre_rdout_par_11_en_0_a2_0_.sum_lutc_input="datac";
// @10:20
  cycloneii_lcell_comb N1_pre_rdout_par_10_en_0_a2_0_ (
	.combout(pre_rdout_par_10_en_0_a2[0]),
	.dataa(pre_rdout_par_12_en_0_a4[0]),
	.datab(Y_0),
	.datac(X_0),
	.datad(X_1)
);
defparam N1_pre_rdout_par_10_en_0_a2_0_.lut_mask=16'h0200;
defparam N1_pre_rdout_par_10_en_0_a2_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_11_RNO_1_ (
	.combout(pre_rdout_par_11_1_0_1__g2),
	.dataa(pre_rdout_par_11_1_0_1__g3),
	.datab(pre_rdout_par_11_en_0_a2[0]),
	.datac(opout_to_rdin1_i_m2[1]),
	.datad(VCC)
);
defparam N1_pre_rdout_par_11_RNO_1_.lut_mask=16'he2e2;
defparam N1_pre_rdout_par_11_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_11_RNO_0_ (
	.combout(pre_rdout_par_11_1_0_0__g2),
	.dataa(pre_rdout_par_11_1_0_0__g3),
	.datab(pre_rdout_par_11_en_0_a2[0]),
	.datac(opout_to_rdin1_i_m2[0]),
	.datad(VCC)
);
defparam N1_pre_rdout_par_11_RNO_0_.lut_mask=16'he2e2;
defparam N1_pre_rdout_par_11_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_10_RNO_1_ (
	.combout(pre_rdout_par_10_1_0_1__g2),
	.dataa(pre_rdout_par_10_1_0_1__g3),
	.datab(pre_rdout_par_10_en_0_a2[0]),
	.datac(opout_to_rdin1_i_m2[1]),
	.datad(VCC)
);
defparam N1_pre_rdout_par_10_RNO_1_.lut_mask=16'he2e2;
defparam N1_pre_rdout_par_10_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_10_RNO_0_ (
	.combout(pre_rdout_par_10_1_0_0__g2),
	.dataa(pre_rdout_par_10_1_0_0__g3),
	.datab(pre_rdout_par_10_en_0_a2[0]),
	.datac(opout_to_rdin1_i_m2[0]),
	.datad(VCC)
);
defparam N1_pre_rdout_par_10_RNO_0_.lut_mask=16'he2e2;
defparam N1_pre_rdout_par_10_RNO_0_.sum_lutc_input="datac";
// @10:43
  cycloneii_lcell_comb opout_to_rdin1_i_m2_1_ (
	.combout(opout_to_rdin1_i_m2[1]),
	.dataa(pw_0_sqmuxa),
	.datab(pixopin_1),
	.datac(pixopin_0),
	.datad(rdout1_to_opram_15_i_m2[1])
);
defparam opout_to_rdin1_i_m2_1_.lut_mask=16'h4ecc;
defparam opout_to_rdin1_i_m2_1_.sum_lutc_input="datac";
// @10:43
  cycloneii_lcell_comb opout_to_rdin1_i_m2_0_ (
	.combout(opout_to_rdin1_i_m2[0]),
	.dataa(pw_0_sqmuxa),
	.datab(pixopin_0),
	.datac(pixopin_1),
	.datad(rdout1_to_opram_15_i_m2[0])
);
defparam opout_to_rdin1_i_m2_0_.lut_mask=16'h4ecc;
defparam opout_to_rdin1_i_m2_0_.sum_lutc_input="datac";
  assign  pre_rdout_par_2_1_0_0__g0_e_i = ~ pre_rdout_par_2_1_0_0__g0_e;
  assign  pw_0_sqmuxa_i = ~ pw_0_sqmuxa;
endmodule /* pix_word_cache */

// VQM4.1+ 
module ram_fsm (
  cache_store_reg_0_1,
  cache_store_reg_0_0,
  cache_store_reg_1_1,
  cache_store_reg_1_0,
  cache_store_reg_2_1,
  cache_store_reg_2_0,
  cache_store_reg_3_1,
  cache_store_reg_3_0,
  cache_store_reg_4_1,
  cache_store_reg_4_0,
  cache_store_reg_5_1,
  cache_store_reg_5_0,
  cache_store_reg_6_1,
  cache_store_reg_6_0,
  cache_store_reg_7_1,
  cache_store_reg_7_0,
  cache_store_reg_8_1,
  cache_store_reg_8_0,
  cache_store_reg_9_1,
  cache_store_reg_9_0,
  cache_store_reg_10_1,
  cache_store_reg_10_0,
  cache_store_reg_11_1,
  cache_store_reg_11_0,
  cache_store_reg_12_1,
  cache_store_reg_12_0,
  cache_store_reg_13_1,
  cache_store_reg_13_0,
  cache_store_reg_14_1,
  cache_store_reg_14_0,
  cache_store_reg_15_1,
  cache_store_reg_15_0,
  vraddr_7,
  vraddr_6,
  vraddr_5,
  vraddr_4,
  vraddr_3,
  vraddr_2,
  vraddr_1,
  vraddr_0,
  state_0_1,
  state_0_0,
  nstate_0_0,
  Y_0,
  Y_1,
  Y_2,
  Y_3,
  Y_5,
  Y_4,
  Y_0_1,
  Y_0_5,
  Y_0_4,
  Y_0_2,
  Y_0_3,
  Y_0_0,
  Y_1_5,
  Y_1_4,
  Y_1_2,
  Y_1_3,
  Y_1_1,
  Y_1_0,
  Y_3_0,
  X_3,
  X_1,
  X_0,
  X_2,
  X_0_3,
  X_0_1,
  X_0_0,
  X_0_2,
  X_1_3,
  X_1_1,
  X_1_0,
  X_1_2,
  db_fsm_state_i_0_0,
  un2_vram_delay_6_0,
  word_reg_delayed_7,
  word_reg_delayed_5,
  word_reg_delayed_3,
  word_reg_delayed_2,
  word_reg_delayed_1,
  word_reg_delayed_4,
  word_reg_delayed_0,
  word_reg_delayed_6,
  vdout_c_5,
  vdout_c_4,
  vdout_c_3,
  vdout_c_2,
  vdout_c_1,
  vdout_c_0,
  vdout_c_12,
  vdout_c_11,
  vdout_c_10,
  vdout_c_9,
  vdout_c_8,
  vdout_c_7,
  vdout_c_6,
  vdout_c_15,
  vdout_c_14,
  vdout_c_13,
  addr_ram_x_5,
  addr_ram_x_6,
  addr_ram_x_7,
  addr_ram_x_0,
  addr_ram_x_1,
  addr_ram_x_2,
  addr_ram_x_3,
  addr_ram_x_4,
  output_value_2,
  output_value_1,
  output_value_4,
  output_value_3,
  output_value_5,
  output_value_0,
  Y_2_1,
  Y_2_2,
  Y_2_5,
  Y_2_4,
  Y_2_3,
  Y_2_0,
  output_value_2_5,
  output_value_2_2,
  output_value_2_1,
  output_value_2_4,
  output_value_2_3,
  output_value_2_0,
  clk_c,
  done_i,
  state_srsts_0_1__g0,
  state_srsts_0_0__g0,
  state_ret_2,
  state_ret_5,
  G_784,
  un6_state_i,
  vram_start,
  state_s0_i_o3_0,
  Y_n2_0_490_x4,
  Y_n1_0_464_m2,
  cache_store_reg_0_0_0_0__g2_i,
  reset_c,
  Y_n3_0_516_x4,
  lt5,
  lt5_0,
  Y_n4_0_542_x4,
  dav_c,
  vram_write,
  m1_e,
  un42_vram_delay_NE,
  vram_write_2,
  is_same_28,
  is_same_29,
  un1_vram_delaylto31,
  data_ram_latmux_x,
  data_ram_latmux_0_x,
  data_ram_latmux_1_x,
  data_ram_latmux_2_x,
  data_ram_latmux_3_x,
  data_ram_latmux_4_x,
  data_ram_latmux_5_x,
  data_ram_latmux_6_x,
  data_ram_latmux_7_x,
  data_ram_latmux_8_x,
  data_ram_latmux_9_x,
  data_ram_latmux_10_x,
  data_ram_latmux_11_x,
  data_ram_latmux_12_x,
  data_ram_latmux_13_x,
  data_ram_latmux_14_x,
  idle_cycleslde_x,
  Y_n5_0_568_x4,
  lt5_cout_0,
  lt5_cout_2
)
;
input cache_store_reg_0_1 ;
input cache_store_reg_0_0 ;
input cache_store_reg_1_1 ;
input cache_store_reg_1_0 ;
input cache_store_reg_2_1 ;
input cache_store_reg_2_0 ;
input cache_store_reg_3_1 ;
input cache_store_reg_3_0 ;
input cache_store_reg_4_1 ;
input cache_store_reg_4_0 ;
input cache_store_reg_5_1 ;
input cache_store_reg_5_0 ;
input cache_store_reg_6_1 ;
input cache_store_reg_6_0 ;
input cache_store_reg_7_1 ;
input cache_store_reg_7_0 ;
input cache_store_reg_8_1 ;
input cache_store_reg_8_0 ;
input cache_store_reg_9_1 ;
input cache_store_reg_9_0 ;
input cache_store_reg_10_1 ;
input cache_store_reg_10_0 ;
input cache_store_reg_11_1 ;
input cache_store_reg_11_0 ;
input cache_store_reg_12_1 ;
input cache_store_reg_12_0 ;
input cache_store_reg_13_1 ;
input cache_store_reg_13_0 ;
input cache_store_reg_14_1 ;
input cache_store_reg_14_0 ;
input cache_store_reg_15_1 ;
input cache_store_reg_15_0 ;
input vraddr_7 ;
input vraddr_6 ;
input vraddr_5 ;
input vraddr_4 ;
input vraddr_3 ;
input vraddr_2 ;
input vraddr_1 ;
input vraddr_0 ;
output state_0_1 ;
output state_0_0 ;
input nstate_0_0 ;
input Y_0 ;
input Y_1 ;
input Y_2 ;
input Y_3 ;
output Y_5 ;
output Y_4 ;
input Y_0_1 ;
input Y_0_5 ;
input Y_0_4 ;
output Y_0_2 ;
output Y_0_3 ;
output Y_0_0 ;
input Y_1_5 ;
input Y_1_4 ;
input Y_1_2 ;
input Y_1_3 ;
output Y_1_1 ;
input Y_1_0 ;
input Y_3_0 ;
output X_3 ;
output X_1 ;
output X_0 ;
output X_2 ;
input X_0_3 ;
input X_0_1 ;
input X_0_0 ;
input X_0_2 ;
input X_1_3 ;
input X_1_1 ;
input X_1_0 ;
input X_1_2 ;
input db_fsm_state_i_0_0 ;
output un2_vram_delay_6_0 ;
input word_reg_delayed_7 ;
input word_reg_delayed_5 ;
input word_reg_delayed_3 ;
input word_reg_delayed_2 ;
input word_reg_delayed_1 ;
input word_reg_delayed_4 ;
input word_reg_delayed_0 ;
input word_reg_delayed_6 ;
input vdout_c_5 ;
input vdout_c_4 ;
input vdout_c_3 ;
input vdout_c_2 ;
input vdout_c_1 ;
input vdout_c_0 ;
input vdout_c_12 ;
input vdout_c_11 ;
input vdout_c_10 ;
input vdout_c_9 ;
input vdout_c_8 ;
input vdout_c_7 ;
input vdout_c_6 ;
input vdout_c_15 ;
input vdout_c_14 ;
input vdout_c_13 ;
output addr_ram_x_5 ;
output addr_ram_x_6 ;
output addr_ram_x_7 ;
output addr_ram_x_0 ;
output addr_ram_x_1 ;
output addr_ram_x_2 ;
output addr_ram_x_3 ;
output addr_ram_x_4 ;
output output_value_2 ;
output output_value_1 ;
output output_value_4 ;
output output_value_3 ;
output output_value_5 ;
output output_value_0 ;
input Y_2_1 ;
input Y_2_2 ;
input Y_2_5 ;
input Y_2_4 ;
input Y_2_3 ;
input Y_2_0 ;
output output_value_2_5 ;
output output_value_2_2 ;
output output_value_2_1 ;
output output_value_2_4 ;
output output_value_2_3 ;
output output_value_2_0 ;
input clk_c ;
output done_i ;
output state_srsts_0_1__g0 ;
output state_srsts_0_0__g0 ;
output state_ret_2 ;
output state_ret_5 ;
input G_784 ;
output un6_state_i ;
input vram_start ;
output state_s0_i_o3_0 ;
output Y_n2_0_490_x4 ;
output Y_n1_0_464_m2 ;
output cache_store_reg_0_0_0_0__g2_i ;
input reset_c ;
output Y_n3_0_516_x4 ;
input lt5 ;
input lt5_0 ;
output Y_n4_0_542_x4 ;
input dav_c ;
input vram_write ;
input m1_e ;
input un42_vram_delay_NE ;
output vram_write_2 ;
input is_same_28 ;
input is_same_29 ;
input un1_vram_delaylto31 ;
output data_ram_latmux_x ;
output data_ram_latmux_0_x ;
output data_ram_latmux_1_x ;
output data_ram_latmux_2_x ;
output data_ram_latmux_3_x ;
output data_ram_latmux_4_x ;
output data_ram_latmux_5_x ;
output data_ram_latmux_6_x ;
output data_ram_latmux_7_x ;
output data_ram_latmux_8_x ;
output data_ram_latmux_9_x ;
output data_ram_latmux_10_x ;
output data_ram_latmux_11_x ;
output data_ram_latmux_12_x ;
output data_ram_latmux_13_x ;
output data_ram_latmux_14_x ;
output idle_cycleslde_x ;
output Y_n5_0_568_x4 ;
input lt5_cout_0 ;
input lt5_cout_2 ;
wire cache_store_reg_0_1 ;
wire cache_store_reg_0_0 ;
wire cache_store_reg_1_1 ;
wire cache_store_reg_1_0 ;
wire cache_store_reg_2_1 ;
wire cache_store_reg_2_0 ;
wire cache_store_reg_3_1 ;
wire cache_store_reg_3_0 ;
wire cache_store_reg_4_1 ;
wire cache_store_reg_4_0 ;
wire cache_store_reg_5_1 ;
wire cache_store_reg_5_0 ;
wire cache_store_reg_6_1 ;
wire cache_store_reg_6_0 ;
wire cache_store_reg_7_1 ;
wire cache_store_reg_7_0 ;
wire cache_store_reg_8_1 ;
wire cache_store_reg_8_0 ;
wire cache_store_reg_9_1 ;
wire cache_store_reg_9_0 ;
wire cache_store_reg_10_1 ;
wire cache_store_reg_10_0 ;
wire cache_store_reg_11_1 ;
wire cache_store_reg_11_0 ;
wire cache_store_reg_12_1 ;
wire cache_store_reg_12_0 ;
wire cache_store_reg_13_1 ;
wire cache_store_reg_13_0 ;
wire cache_store_reg_14_1 ;
wire cache_store_reg_14_0 ;
wire cache_store_reg_15_1 ;
wire cache_store_reg_15_0 ;
wire vraddr_7 ;
wire vraddr_6 ;
wire vraddr_5 ;
wire vraddr_4 ;
wire vraddr_3 ;
wire vraddr_2 ;
wire vraddr_1 ;
wire vraddr_0 ;
wire state_0_1 ;
wire state_0_0 ;
wire nstate_0_0 ;
wire Y_0 ;
wire Y_1 ;
wire Y_2 ;
wire Y_3 ;
wire Y_5 ;
wire Y_4 ;
wire Y_0_1 ;
wire Y_0_5 ;
wire Y_0_4 ;
wire Y_0_2 ;
wire Y_0_3 ;
wire Y_0_0 ;
wire Y_1_5 ;
wire Y_1_4 ;
wire Y_1_2 ;
wire Y_1_3 ;
wire Y_1_1 ;
wire Y_1_0 ;
wire Y_3_0 ;
wire X_3 ;
wire X_1 ;
wire X_0 ;
wire X_2 ;
wire X_0_3 ;
wire X_0_1 ;
wire X_0_0 ;
wire X_0_2 ;
wire X_1_3 ;
wire X_1_1 ;
wire X_1_0 ;
wire X_1_2 ;
wire db_fsm_state_i_0_0 ;
wire un2_vram_delay_6_0 ;
wire word_reg_delayed_7 ;
wire word_reg_delayed_5 ;
wire word_reg_delayed_3 ;
wire word_reg_delayed_2 ;
wire word_reg_delayed_1 ;
wire word_reg_delayed_4 ;
wire word_reg_delayed_0 ;
wire word_reg_delayed_6 ;
wire vdout_c_5 ;
wire vdout_c_4 ;
wire vdout_c_3 ;
wire vdout_c_2 ;
wire vdout_c_1 ;
wire vdout_c_0 ;
wire vdout_c_12 ;
wire vdout_c_11 ;
wire vdout_c_10 ;
wire vdout_c_9 ;
wire vdout_c_8 ;
wire vdout_c_7 ;
wire vdout_c_6 ;
wire vdout_c_15 ;
wire vdout_c_14 ;
wire vdout_c_13 ;
wire addr_ram_x_5 ;
wire addr_ram_x_6 ;
wire addr_ram_x_7 ;
wire addr_ram_x_0 ;
wire addr_ram_x_1 ;
wire addr_ram_x_2 ;
wire addr_ram_x_3 ;
wire addr_ram_x_4 ;
wire output_value_2 ;
wire output_value_1 ;
wire output_value_4 ;
wire output_value_3 ;
wire output_value_5 ;
wire output_value_0 ;
wire Y_2_1 ;
wire Y_2_2 ;
wire Y_2_5 ;
wire Y_2_4 ;
wire Y_2_3 ;
wire Y_2_0 ;
wire output_value_2_5 ;
wire output_value_2_2 ;
wire output_value_2_1 ;
wire output_value_2_4 ;
wire output_value_2_3 ;
wire output_value_2_0 ;
wire clk_c ;
wire done_i ;
wire state_srsts_0_1__g0 ;
wire state_srsts_0_0__g0 ;
wire state_ret_2 ;
wire state_ret_5 ;
wire G_784 ;
wire un6_state_i ;
wire vram_start ;
wire state_s0_i_o3_0 ;
wire Y_n2_0_490_x4 ;
wire Y_n1_0_464_m2 ;
wire cache_store_reg_0_0_0_0__g2_i ;
wire reset_c ;
wire Y_n3_0_516_x4 ;
wire lt5 ;
wire lt5_0 ;
wire Y_n4_0_542_x4 ;
wire dav_c ;
wire vram_write ;
wire m1_e ;
wire un42_vram_delay_NE ;
wire vram_write_2 ;
wire is_same_28 ;
wire is_same_29 ;
wire un1_vram_delaylto31 ;
wire data_ram_latmux_x ;
wire data_ram_latmux_0_x ;
wire data_ram_latmux_1_x ;
wire data_ram_latmux_2_x ;
wire data_ram_latmux_3_x ;
wire data_ram_latmux_4_x ;
wire data_ram_latmux_5_x ;
wire data_ram_latmux_6_x ;
wire data_ram_latmux_7_x ;
wire data_ram_latmux_8_x ;
wire data_ram_latmux_9_x ;
wire data_ram_latmux_10_x ;
wire data_ram_latmux_11_x ;
wire data_ram_latmux_12_x ;
wire data_ram_latmux_13_x ;
wire data_ram_latmux_14_x ;
wire idle_cycleslde_x ;
wire Y_n5_0_568_x4 ;
wire lt5_cout_0 ;
wire lt5_cout_2 ;
wire [1:0] cache_reg_0;
wire [2:2] statekeepgen;
wire [1:0] cache_reg_1;
wire [1:0] cache_reg_2;
wire [1:0] cache_reg_3;
wire [1:0] cache_reg_4;
wire [1:0] cache_reg_5;
wire [1:0] cache_reg_6;
wire [1:0] cache_reg_7;
wire [1:0] cache_reg_8;
wire [1:0] cache_reg_9;
wire [1:0] cache_reg_10;
wire [1:0] cache_reg_11;
wire [1:0] cache_reg_12;
wire [1:0] cache_reg_13;
wire [1:0] cache_reg_14;
wire [1:0] cache_reg_15;
wire [7:0] addr_ram_sync_i;
wire [1:0] nstate;
wire [15:0] data_ram;
wire [0:0] data_ram_i_6_iv_0_m2_x;
wire [1:1] data_ram_i_12_iv_0_m2_x;
wire [2:2] data_ram_i_18_iv_0_m2_x;
wire [3:3] data_ram_i_24_iv_0_m2_x;
wire [4:4] data_ram_i_30_iv_0_m2_x;
wire [5:5] data_ram_i_36_iv_0_m2_x;
wire [6:6] data_ram_i_42_iv_0_m2_x;
wire [7:7] data_ram_i_48_iv_0_m2_x;
wire [8:8] data_ram_i_54_iv_0_m2_x;
wire [9:9] data_ram_i_60_iv_0_m2_x;
wire [10:10] data_ram_i_66_iv_0_m2_x;
wire [11:11] data_ram_i_72_iv_0_m2_x;
wire [12:12] data_ram_i_78_iv_0_m2_x;
wire [13:13] data_ram_i_84_iv_0_m2_x;
wire [14:14] data_ram_i_90_iv_0_m2_x;
wire [15:15] data_ram_i_96_iv_0_m2_x;
wire [1:1] state_ns_i_0_a3;
wire state_ret_1 ;
wire nstate_0_0_1__g0_i ;
wire nstate_0_1_0__g0 ;
wire N_182_i_0_g0 ;
wire un3_state_i_o2_0 ;
wire state_s1_0_a3_0_a3_0 ;
wire un3_state_i_a3_0 ;
wire Y_c2 ;
wire nstate_0_0_1__g0_i_o4 ;
wire state_srsts_0_0__g0_1 ;
wire nstate_0_1_0__g0_a_x ;
wire vram_write_0 ;
wire vram_write_1_0 ;
wire vram_write_2_0 ;
wire vram_write_3 ;
wire vram_write_4 ;
wire vram_write_1 ;
wire N_3456 ;
wire N_3455 ;
wire N_149 ;
wire N_148 ;
wire N_147 ;
wire N_146 ;
wire GND ;
wire VCC ;
wire state_ret_1_i ;
//@0:1
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @12:37
  cycloneii_lcell_ff P1_cache_reg_0_1_ (
	.regout(cache_reg_0[1]),
	.datain(cache_store_reg_0_1),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_0_0_ (
	.regout(cache_reg_0[0]),
	.datain(cache_store_reg_0_0),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_1_1_ (
	.regout(cache_reg_1[1]),
	.datain(cache_store_reg_1_1),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_1_0_ (
	.regout(cache_reg_1[0]),
	.datain(cache_store_reg_1_0),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_2_1_ (
	.regout(cache_reg_2[1]),
	.datain(cache_store_reg_2_1),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_2_0_ (
	.regout(cache_reg_2[0]),
	.datain(cache_store_reg_2_0),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_3_1_ (
	.regout(cache_reg_3[1]),
	.datain(cache_store_reg_3_1),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_3_0_ (
	.regout(cache_reg_3[0]),
	.datain(cache_store_reg_3_0),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_4_1_ (
	.regout(cache_reg_4[1]),
	.datain(cache_store_reg_4_1),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_4_0_ (
	.regout(cache_reg_4[0]),
	.datain(cache_store_reg_4_0),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_5_1_ (
	.regout(cache_reg_5[1]),
	.datain(cache_store_reg_5_1),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_5_0_ (
	.regout(cache_reg_5[0]),
	.datain(cache_store_reg_5_0),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_6_1_ (
	.regout(cache_reg_6[1]),
	.datain(cache_store_reg_6_1),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_6_0_ (
	.regout(cache_reg_6[0]),
	.datain(cache_store_reg_6_0),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_7_1_ (
	.regout(cache_reg_7[1]),
	.datain(cache_store_reg_7_1),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_7_0_ (
	.regout(cache_reg_7[0]),
	.datain(cache_store_reg_7_0),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_8_1_ (
	.regout(cache_reg_8[1]),
	.datain(cache_store_reg_8_1),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_8_0_ (
	.regout(cache_reg_8[0]),
	.datain(cache_store_reg_8_0),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_9_1_ (
	.regout(cache_reg_9[1]),
	.datain(cache_store_reg_9_1),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_9_0_ (
	.regout(cache_reg_9[0]),
	.datain(cache_store_reg_9_0),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_10_1_ (
	.regout(cache_reg_10[1]),
	.datain(cache_store_reg_10_1),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_10_0_ (
	.regout(cache_reg_10[0]),
	.datain(cache_store_reg_10_0),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_11_1_ (
	.regout(cache_reg_11[1]),
	.datain(cache_store_reg_11_1),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_11_0_ (
	.regout(cache_reg_11[0]),
	.datain(cache_store_reg_11_0),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_12_1_ (
	.regout(cache_reg_12[1]),
	.datain(cache_store_reg_12_1),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_12_0_ (
	.regout(cache_reg_12[0]),
	.datain(cache_store_reg_12_0),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_13_1_ (
	.regout(cache_reg_13[1]),
	.datain(cache_store_reg_13_1),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_13_0_ (
	.regout(cache_reg_13[0]),
	.datain(cache_store_reg_13_0),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_14_1_ (
	.regout(cache_reg_14[1]),
	.datain(cache_store_reg_14_1),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_14_0_ (
	.regout(cache_reg_14[0]),
	.datain(cache_store_reg_14_0),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_15_1_ (
	.regout(cache_reg_15[1]),
	.datain(cache_store_reg_15_1),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:37
  cycloneii_lcell_ff P1_cache_reg_15_0_ (
	.regout(cache_reg_15[0]),
	.datain(cache_store_reg_15_0),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:33
  cycloneii_lcell_ff P1_addr_ram_sync_i_7_ (
	.regout(addr_ram_sync_i[7]),
	.datain(vraddr_7),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_ret_1_i)
);
// @12:33
  cycloneii_lcell_ff P1_addr_ram_sync_i_6_ (
	.regout(addr_ram_sync_i[6]),
	.datain(vraddr_6),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_ret_1_i)
);
// @12:33
  cycloneii_lcell_ff P1_addr_ram_sync_i_5_ (
	.regout(addr_ram_sync_i[5]),
	.datain(vraddr_5),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_ret_1_i)
);
// @12:33
  cycloneii_lcell_ff P1_addr_ram_sync_i_4_ (
	.regout(addr_ram_sync_i[4]),
	.datain(vraddr_4),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_ret_1_i)
);
// @12:33
  cycloneii_lcell_ff P1_addr_ram_sync_i_3_ (
	.regout(addr_ram_sync_i[3]),
	.datain(vraddr_3),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_ret_1_i)
);
// @12:33
  cycloneii_lcell_ff P1_addr_ram_sync_i_2_ (
	.regout(addr_ram_sync_i[2]),
	.datain(vraddr_2),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_ret_1_i)
);
// @12:33
  cycloneii_lcell_ff P1_addr_ram_sync_i_1_ (
	.regout(addr_ram_sync_i[1]),
	.datain(vraddr_1),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_ret_1_i)
);
// @12:33
  cycloneii_lcell_ff P1_addr_ram_sync_i_0_ (
	.regout(addr_ram_sync_i[0]),
	.datain(vraddr_0),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_ret_1_i)
);
// @12:100
  cycloneii_lcell_ff nstate_1_ (
	.regout(nstate[1]),
	.datain(nstate_0_0_1__g0_i),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:100
  cycloneii_lcell_ff nstate_0_ (
	.regout(nstate[0]),
	.datain(nstate_0_1_0__g0),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:36
  cycloneii_lcell_ff P1_done_i (
	.regout(done_i),
	.datain(N_182_i_0_g0),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:31
  cycloneii_lcell_ff state_0_1_ (
	.regout(state_0_1),
	.datain(state_srsts_0_1__g0),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:31
  cycloneii_lcell_ff state_0_0_ (
	.regout(state_0_0),
	.datain(state_srsts_0_0__g0),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:31
  cycloneii_lcell_ff state_ret_1_Z (
	.regout(state_ret_1),
	.datain(un3_state_i_o2_0),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:31
  cycloneii_lcell_ff state_ret_2_Z (
	.regout(state_ret_2),
	.datain(state_s1_0_a3_0_a3_0),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:31
  cycloneii_lcell_ff state_ret_5_Z (
	.regout(state_ret_5),
	.datain(un3_state_i_a3_0),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:77
  cycloneii_lcell_ff data_ram_0_ (
	.regout(data_ram[0]),
	.datain(data_ram_i_6_iv_0_m2_x[0]),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(G_784)
);
// @12:77
  cycloneii_lcell_ff data_ram_1_ (
	.regout(data_ram[1]),
	.datain(data_ram_i_12_iv_0_m2_x[1]),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(G_784)
);
// @12:77
  cycloneii_lcell_ff data_ram_2_ (
	.regout(data_ram[2]),
	.datain(data_ram_i_18_iv_0_m2_x[2]),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(G_784)
);
// @12:77
  cycloneii_lcell_ff data_ram_3_ (
	.regout(data_ram[3]),
	.datain(data_ram_i_24_iv_0_m2_x[3]),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(G_784)
);
// @12:77
  cycloneii_lcell_ff data_ram_4_ (
	.regout(data_ram[4]),
	.datain(data_ram_i_30_iv_0_m2_x[4]),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(G_784)
);
// @12:77
  cycloneii_lcell_ff data_ram_5_ (
	.regout(data_ram[5]),
	.datain(data_ram_i_36_iv_0_m2_x[5]),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(G_784)
);
// @12:77
  cycloneii_lcell_ff data_ram_6_ (
	.regout(data_ram[6]),
	.datain(data_ram_i_42_iv_0_m2_x[6]),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(G_784)
);
// @12:77
  cycloneii_lcell_ff data_ram_7_ (
	.regout(data_ram[7]),
	.datain(data_ram_i_48_iv_0_m2_x[7]),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(G_784)
);
// @12:77
  cycloneii_lcell_ff data_ram_8_ (
	.regout(data_ram[8]),
	.datain(data_ram_i_54_iv_0_m2_x[8]),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(G_784)
);
// @12:77
  cycloneii_lcell_ff data_ram_9_ (
	.regout(data_ram[9]),
	.datain(data_ram_i_60_iv_0_m2_x[9]),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(G_784)
);
// @12:77
  cycloneii_lcell_ff data_ram_10_ (
	.regout(data_ram[10]),
	.datain(data_ram_i_66_iv_0_m2_x[10]),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(G_784)
);
// @12:77
  cycloneii_lcell_ff data_ram_11_ (
	.regout(data_ram[11]),
	.datain(data_ram_i_72_iv_0_m2_x[11]),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(G_784)
);
// @12:77
  cycloneii_lcell_ff data_ram_12_ (
	.regout(data_ram[12]),
	.datain(data_ram_i_78_iv_0_m2_x[12]),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(G_784)
);
// @12:77
  cycloneii_lcell_ff data_ram_13_ (
	.regout(data_ram[13]),
	.datain(data_ram_i_84_iv_0_m2_x[13]),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(G_784)
);
// @12:77
  cycloneii_lcell_ff data_ram_14_ (
	.regout(data_ram[14]),
	.datain(data_ram_i_90_iv_0_m2_x[14]),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(G_784)
);
// @12:77
  cycloneii_lcell_ff data_ram_15_ (
	.regout(data_ram[15]),
	.datain(data_ram_i_96_iv_0_m2_x[15]),
	.clk(statekeepgen[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(G_784)
);
// @12:64
  cycloneii_lcell_comb C1_un6_state_i (
	.combout(un6_state_i),
	.dataa(state_ret_5),
	.datab(vram_start),
	.datac(VCC),
	.datad(VCC)
);
defparam C1_un6_state_i.lut_mask=16'hbbbb;
defparam C1_un6_state_i.sum_lutc_input="datac";
// @12:31
  cycloneii_lcell_comb state_s0_i_o3_0_cZ (
	.combout(state_s0_i_o3_0),
	.dataa(state_0_1),
	.datab(state_0_0),
	.datac(VCC),
	.datad(VCC)
);
defparam state_s0_i_o3_0_cZ.lut_mask=16'h1111;
defparam state_s0_i_o3_0_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_Y_n2_0_490_x4 (
	.combout(Y_n2_0_490_x4),
	.dataa(Y_0),
	.datab(Y_1),
	.datac(Y_2),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_Y_n2_0_490_x4.lut_mask=16'h7878;
defparam RCB_FSM_clrxy_reg_Y_n2_0_490_x4.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_Y_n1_0_464_m2 (
	.combout(Y_n1_0_464_m2),
	.dataa(Y_0_1),
	.datab(Y_0),
	.datac(Y_1),
	.datad(nstate_0_0)
);
defparam RCB_FSM_clrxy_reg_Y_n1_0_464_m2.lut_mask=16'h3caa;
defparam RCB_FSM_clrxy_reg_Y_n1_0_464_m2.sum_lutc_input="datac";
// @12:183
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_Y_c2 (
	.combout(Y_c2),
	.dataa(Y_0),
	.datab(Y_1),
	.datac(Y_2),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_Y_c2.lut_mask=16'h8080;
defparam RCB_FSM_clrxy_reg_Y_c2.sum_lutc_input="datac";
  cycloneii_lcell_comb state_ret_1_RNI67VT (
	.combout(cache_store_reg_0_0_0_0__g2_i),
	.dataa(state_ret_1),
	.datab(state_ret_2),
	.datac(vram_start),
	.datad(VCC)
);
defparam state_ret_1_RNI67VT.lut_mask=16'h2f2f;
defparam state_ret_1_RNI67VT.sum_lutc_input="datac";
// @12:31
  cycloneii_lcell_comb state_ns_i_0_a3_1_ (
	.combout(state_ns_i_0_a3[1]),
	.dataa(state_0_1),
	.datab(nstate[1]),
	.datac(vram_start),
	.datad(VCC)
);
defparam state_ns_i_0_a3_1_.lut_mask=16'h0202;
defparam state_ns_i_0_a3_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb nstate_RNO_0_1_ (
	.combout(nstate_0_0_1__g0_i_o4),
	.dataa(state_0_0),
	.datab(state_0_1),
	.datac(vram_start),
	.datad(VCC)
);
defparam nstate_RNO_0_1_.lut_mask=16'hf7f7;
defparam nstate_RNO_0_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb P1_done_i_RNO (
	.combout(N_182_i_0_g0),
	.dataa(reset_c),
	.datab(state_0_0),
	.datac(state_0_1),
	.datad(vram_start)
);
defparam P1_done_i_RNO.lut_mask=16'h0203;
defparam P1_done_i_RNO.sum_lutc_input="datac";
  cycloneii_lcell_comb state_0_RNIRACK_0_ (
	.combout(state_srsts_0_0__g0_1),
	.dataa(reset_c),
	.datab(state_ret_1),
	.datac(state_0_0),
	.datad(vram_start)
);
defparam state_0_RNIRACK_0_.lut_mask=16'hbbbf;
defparam state_0_RNIRACK_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_Y_n3_0_516_x4 (
	.combout(Y_n3_0_516_x4),
	.dataa(Y_3),
	.datab(Y_c2),
	.datac(VCC),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_Y_n3_0_516_x4.lut_mask=16'h6666;
defparam RCB_FSM_clrxy_reg_Y_n3_0_516_x4.sum_lutc_input="datac";
  cycloneii_lcell_comb nstate_RNO_0_ (
	.combout(nstate_0_1_0__g0),
	.dataa(vram_start),
	.datab(state_0_0),
	.datac(state_0_1),
	.datad(nstate_0_1_0__g0_a_x)
);
defparam nstate_RNO_0_.lut_mask=16'h3173;
defparam nstate_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb nstate_RNIQ6D31_0_ (
	.combout(state_srsts_0_0__g0),
	.dataa(nstate[0]),
	.datab(state_0_1),
	.datac(vram_start),
	.datad(state_srsts_0_0__g0_1)
);
defparam nstate_RNIQ6D31_0_.lut_mask=16'hff08;
defparam nstate_RNIQ6D31_0_.sum_lutc_input="datac";
// @12:258
  cycloneii_lcell_comb splitxy_X_5_ (
	.combout(X_3),
	.dataa(nstate_0_0),
	.datab(X_0_3),
	.datac(X_1_3),
	.datad(VCC)
);
defparam splitxy_X_5_.lut_mask=16'hd8d8;
defparam splitxy_X_5_.sum_lutc_input="datac";
// @12:258
  cycloneii_lcell_comb splitxy_Y_5_ (
	.combout(Y_5),
	.dataa(nstate_0_0),
	.datab(Y_0_5),
	.datac(Y_1_5),
	.datad(VCC)
);
defparam splitxy_Y_5_.lut_mask=16'hd8d8;
defparam splitxy_Y_5_.sum_lutc_input="datac";
// @12:258
  cycloneii_lcell_comb splitxy_Y_4_ (
	.combout(Y_4),
	.dataa(nstate_0_0),
	.datab(Y_0_4),
	.datac(Y_1_4),
	.datad(VCC)
);
defparam splitxy_Y_4_.lut_mask=16'hd8d8;
defparam splitxy_Y_4_.sum_lutc_input="datac";
// @12:258
  cycloneii_lcell_comb splitxy_Y_2_ (
	.combout(Y_0_2),
	.dataa(nstate_0_0),
	.datab(Y_2),
	.datac(Y_1_2),
	.datad(VCC)
);
defparam splitxy_Y_2_.lut_mask=16'hd8d8;
defparam splitxy_Y_2_.sum_lutc_input="datac";
  cycloneii_lcell_comb nstate_RNO_1_ (
	.combout(nstate_0_0_1__g0_i),
	.dataa(nstate[1]),
	.datab(state_ret_2),
	.datac(state_ret_1),
	.datad(nstate_0_0_1__g0_i_o4)
);
defparam nstate_RNO_1_.lut_mask=16'h30a0;
defparam nstate_RNO_1_.sum_lutc_input="datac";
// @12:258
  cycloneii_lcell_comb splitxy_Y_3_ (
	.combout(Y_0_3),
	.dataa(nstate_0_0),
	.datab(Y_3),
	.datac(Y_1_3),
	.datad(VCC)
);
defparam splitxy_Y_3_.lut_mask=16'hd8d8;
defparam splitxy_Y_3_.sum_lutc_input="datac";
// @12:258
  cycloneii_lcell_comb splitxy_Y_1_ (
	.combout(Y_1_1),
	.dataa(nstate_0_0),
	.datab(Y_1),
	.datac(Y_2_1),
	.datad(VCC)
);
defparam splitxy_Y_1_.lut_mask=16'hd8d8;
defparam splitxy_Y_1_.sum_lutc_input="datac";
// @12:258
  cycloneii_lcell_comb splitxy_Y_0_ (
	.combout(Y_0_0),
	.dataa(nstate_0_0),
	.datab(Y_0),
	.datac(Y_1_0),
	.datad(VCC)
);
defparam splitxy_Y_0_.lut_mask=16'hd8d8;
defparam splitxy_Y_0_.sum_lutc_input="datac";
// @9:88
  cycloneii_lcell_comb output_value_2_ (
	.combout(output_value_2),
	.dataa(Y_2_2),
	.datab(Y_1_2),
	.datac(lt5),
	.datad(VCC)
);
defparam output_value_2_.lut_mask=16'hacac;
defparam output_value_2_.sum_lutc_input="datac";
// @9:96
  cycloneii_lcell_comb output_value_2_5_ (
	.combout(output_value_2_5),
	.dataa(Y_2_5),
	.datab(Y_1_5),
	.datac(lt5_0),
	.datad(VCC)
);
defparam output_value_2_5_.lut_mask=16'hacac;
defparam output_value_2_5_.sum_lutc_input="datac";
// @9:96
  cycloneii_lcell_comb output_value_2_2_ (
	.combout(output_value_2_2),
	.dataa(Y_2_2),
	.datab(Y_1_2),
	.datac(lt5_0),
	.datad(VCC)
);
defparam output_value_2_2_.lut_mask=16'hacac;
defparam output_value_2_2_.sum_lutc_input="datac";
// @9:96
  cycloneii_lcell_comb output_value_2_1_ (
	.combout(output_value_2_1),
	.dataa(Y_3_0),
	.datab(Y_2_1),
	.datac(lt5_0),
	.datad(VCC)
);
defparam output_value_2_1_.lut_mask=16'hacac;
defparam output_value_2_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_Y_n4_0_542_x4 (
	.combout(Y_n4_0_542_x4),
	.dataa(Y_3),
	.datab(Y_0_4),
	.datac(Y_c2),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_Y_n4_0_542_x4.lut_mask=16'h6c6c;
defparam RCB_FSM_clrxy_reg_Y_n4_0_542_x4.sum_lutc_input="datac";
// @9:96
  cycloneii_lcell_comb output_value_2_4_ (
	.combout(output_value_2_4),
	.dataa(Y_2_4),
	.datab(Y_1_4),
	.datac(lt5_0),
	.datad(VCC)
);
defparam output_value_2_4_.lut_mask=16'hacac;
defparam output_value_2_4_.sum_lutc_input="datac";
// @9:88
  cycloneii_lcell_comb output_value_1_ (
	.combout(output_value_1),
	.dataa(Y_3_0),
	.datab(Y_2_1),
	.datac(lt5),
	.datad(VCC)
);
defparam output_value_1_.lut_mask=16'hacac;
defparam output_value_1_.sum_lutc_input="datac";
// @9:88
  cycloneii_lcell_comb output_value_4_ (
	.combout(output_value_4),
	.dataa(Y_2_4),
	.datab(Y_1_4),
	.datac(lt5),
	.datad(VCC)
);
defparam output_value_4_.lut_mask=16'hacac;
defparam output_value_4_.sum_lutc_input="datac";
// @9:96
  cycloneii_lcell_comb output_value_2_3_ (
	.combout(output_value_2_3),
	.dataa(Y_2_3),
	.datab(Y_1_3),
	.datac(lt5_0),
	.datad(VCC)
);
defparam output_value_2_3_.lut_mask=16'hacac;
defparam output_value_2_3_.sum_lutc_input="datac";
// @9:88
  cycloneii_lcell_comb output_value_3_ (
	.combout(output_value_3),
	.dataa(Y_2_3),
	.datab(Y_1_3),
	.datac(lt5),
	.datad(VCC)
);
defparam output_value_3_.lut_mask=16'hacac;
defparam output_value_3_.sum_lutc_input="datac";
// @12:258
  cycloneii_lcell_comb splitxy_X_3_ (
	.combout(X_1),
	.dataa(nstate_0_0),
	.datab(X_0_1),
	.datac(X_1_1),
	.datad(VCC)
);
defparam splitxy_X_3_.lut_mask=16'hd8d8;
defparam splitxy_X_3_.sum_lutc_input="datac";
// @12:258
  cycloneii_lcell_comb splitxy_X_2_ (
	.combout(X_0),
	.dataa(nstate_0_0),
	.datab(X_0_0),
	.datac(X_1_0),
	.datad(VCC)
);
defparam splitxy_X_2_.lut_mask=16'hd8d8;
defparam splitxy_X_2_.sum_lutc_input="datac";
// @9:88
  cycloneii_lcell_comb output_value_5_ (
	.combout(output_value_5),
	.dataa(Y_2_5),
	.datab(Y_1_5),
	.datac(lt5),
	.datad(VCC)
);
defparam output_value_5_.lut_mask=16'hacac;
defparam output_value_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb state_ns_i_0_a3_RNILVG41_1_ (
	.combout(state_srsts_0_1__g0),
	.dataa(reset_c),
	.datab(state_ret_1),
	.datac(state_ret_2),
	.datad(state_ns_i_0_a3[1])
);
defparam state_ns_i_0_a3_RNILVG41_1_.lut_mask=16'haaae;
defparam state_ns_i_0_a3_RNILVG41_1_.sum_lutc_input="datac";
// @12:258
  cycloneii_lcell_comb splitxy_X_4_ (
	.combout(X_2),
	.dataa(nstate_0_0),
	.datab(X_0_2),
	.datac(X_1_2),
	.datad(VCC)
);
defparam splitxy_X_4_.lut_mask=16'hd8d8;
defparam splitxy_X_4_.sum_lutc_input="datac";
// @12:31
  cycloneii_lcell_comb state_s1_0_a3_0_a3_0_cZ (
	.combout(state_s1_0_a3_0_a3_0),
	.dataa(state_srsts_0_1__g0),
	.datab(state_srsts_0_0__g0),
	.datac(VCC),
	.datad(VCC)
);
defparam state_s1_0_a3_0_a3_0_cZ.lut_mask=16'h4444;
defparam state_s1_0_a3_0_a3_0_cZ.sum_lutc_input="datac";
// @12:64
  cycloneii_lcell_comb C1_un3_state_i_o2_0 (
	.combout(un3_state_i_o2_0),
	.dataa(state_srsts_0_1__g0),
	.datab(state_srsts_0_0__g0),
	.datac(VCC),
	.datad(VCC)
);
defparam C1_un3_state_i_o2_0.lut_mask=16'hdddd;
defparam C1_un3_state_i_o2_0.sum_lutc_input="datac";
// @12:64
  cycloneii_lcell_comb C1_un3_state_i_a3_0 (
	.combout(un3_state_i_a3_0),
	.dataa(state_srsts_0_0__g0),
	.datab(state_srsts_0_1__g0),
	.datac(VCC),
	.datad(VCC)
);
defparam C1_un3_state_i_a3_0.lut_mask=16'h9999;
defparam C1_un3_state_i_a3_0.sum_lutc_input="datac";
// @12:292
  cycloneii_lcell_comb VRAM_vram_write_0 (
	.combout(vram_write_0),
	.dataa(dav_c),
	.datab(db_fsm_state_i_0_0),
	.datac(word_reg_delayed_7),
	.datad(Y_5)
);
defparam VRAM_vram_write_0.lut_mask=16'h1ff1;
defparam VRAM_vram_write_0.sum_lutc_input="datac";
// @12:292
  cycloneii_lcell_comb VRAM_vram_write_1_0 (
	.combout(vram_write_1_0),
	.dataa(word_reg_delayed_5),
	.datab(word_reg_delayed_3),
	.datac(Y_0_3),
	.datad(X_3)
);
defparam VRAM_vram_write_1_0.lut_mask=16'h7bde;
defparam VRAM_vram_write_1_0.sum_lutc_input="datac";
// @12:292
  cycloneii_lcell_comb VRAM_vram_write_2_0 (
	.combout(vram_write_2_0),
	.dataa(word_reg_delayed_2),
	.datab(word_reg_delayed_1),
	.datac(X_2),
	.datad(X_1)
);
defparam VRAM_vram_write_2_0.lut_mask=16'h7bde;
defparam VRAM_vram_write_2_0.sum_lutc_input="datac";
// @12:292
  cycloneii_lcell_comb VRAM_vram_write_3 (
	.combout(vram_write_3),
	.dataa(word_reg_delayed_4),
	.datab(word_reg_delayed_0),
	.datac(Y_0_2),
	.datad(X_0)
);
defparam VRAM_vram_write_3.lut_mask=16'h7bde;
defparam VRAM_vram_write_3.sum_lutc_input="datac";
// @12:31
  cycloneii_lcell_comb un2_vram_delay_6_0_ (
	.combout(un2_vram_delay_6_0),
	.dataa(vram_write),
	.datab(nstate_0_0),
	.datac(m1_e),
	.datad(un42_vram_delay_NE)
);
defparam un2_vram_delay_6_0_.lut_mask=16'hcf8b;
defparam un2_vram_delay_6_0_.sum_lutc_input="datac";
// @12:292
  cycloneii_lcell_comb VRAM_vram_write_4 (
	.combout(vram_write_4),
	.dataa(word_reg_delayed_6),
	.datab(Y_4),
	.datac(vram_write_1_0),
	.datad(VCC)
);
defparam VRAM_vram_write_4.lut_mask=16'hf6f6;
defparam VRAM_vram_write_4.sum_lutc_input="datac";
// @12:292
  cycloneii_lcell_comb VRAM_vram_write (
	.combout(vram_write_1),
	.dataa(vram_write_0),
	.datab(vram_write_2_0),
	.datac(vram_write_3),
	.datad(vram_write_4)
);
defparam VRAM_vram_write.lut_mask=16'hfffe;
defparam VRAM_vram_write.sum_lutc_input="datac";
// @12:293
  cycloneii_lcell_comb VRAM_vram_write_2 (
	.combout(vram_write_2),
	.dataa(is_same_28),
	.datab(is_same_29),
	.datac(un1_vram_delaylto31),
	.datad(vram_write_1)
);
defparam VRAM_vram_write_2.lut_mask=16'hf7f0;
defparam VRAM_vram_write_2.sum_lutc_input="datac";
  cycloneii_lcell_comb nstate_RNO_0_0_ (
	.combout(nstate_0_1_0__g0_a_x),
	.dataa(reset_c),
	.datab(nstate[0]),
	.datac(state_0_1),
	.datad(VCC)
);
defparam nstate_RNO_0_0_.lut_mask=16'h3535;
defparam nstate_RNO_0_0_.sum_lutc_input="datac";
// @12:77
  cycloneii_lcell_comb data_ram_RNIL6O71_15_ (
	.combout(data_ram_latmux_x),
	.dataa(data_ram[15]),
	.datab(state_ret_2),
	.datac(data_ram_i_96_iv_0_m2_x[15]),
	.datad(VCC)
);
defparam data_ram_RNIL6O71_15_.lut_mask=16'he2e2;
defparam data_ram_RNIL6O71_15_.sum_lutc_input="datac";
// @12:77
  cycloneii_lcell_comb data_ram_RNIB3T21_14_ (
	.combout(data_ram_latmux_0_x),
	.dataa(data_ram[14]),
	.datab(state_ret_2),
	.datac(data_ram_i_90_iv_0_m2_x[14]),
	.datad(VCC)
);
defparam data_ram_RNIB3T21_14_.lut_mask=16'he2e2;
defparam data_ram_RNIB3T21_14_.sum_lutc_input="datac";
// @12:77
  cycloneii_lcell_comb data_ram_RNICA141_13_ (
	.combout(data_ram_latmux_1_x),
	.dataa(data_ram[13]),
	.datab(state_ret_2),
	.datac(data_ram_i_84_iv_0_m2_x[13]),
	.datad(VCC)
);
defparam data_ram_RNICA141_13_.lut_mask=16'he2e2;
defparam data_ram_RNICA141_13_.sum_lutc_input="datac";
// @12:77
  cycloneii_lcell_comb data_ram_RNIDH551_12_ (
	.combout(data_ram_latmux_2_x),
	.dataa(data_ram[12]),
	.datab(state_ret_2),
	.datac(data_ram_i_78_iv_0_m2_x[12]),
	.datad(VCC)
);
defparam data_ram_RNIDH551_12_.lut_mask=16'he2e2;
defparam data_ram_RNIDH551_12_.sum_lutc_input="datac";
// @12:77
  cycloneii_lcell_comb data_ram_RNI5R0S_11_ (
	.combout(data_ram_latmux_3_x),
	.dataa(data_ram[11]),
	.datab(state_ret_2),
	.datac(data_ram_i_72_iv_0_m2_x[11]),
	.datad(VCC)
);
defparam data_ram_RNI5R0S_11_.lut_mask=16'he2e2;
defparam data_ram_RNI5R0S_11_.sum_lutc_input="datac";
// @12:77
  cycloneii_lcell_comb data_ram_RNI625T_10_ (
	.combout(data_ram_latmux_4_x),
	.dataa(data_ram[10]),
	.datab(state_ret_2),
	.datac(data_ram_i_66_iv_0_m2_x[10]),
	.datad(VCC)
);
defparam data_ram_RNI625T_10_.lut_mask=16'he2e2;
defparam data_ram_RNI625T_10_.sum_lutc_input="datac";
// @12:77
  cycloneii_lcell_comb data_ram_RNIGC391_9_ (
	.combout(data_ram_latmux_5_x),
	.dataa(data_ram[9]),
	.datab(state_ret_2),
	.datac(data_ram_i_60_iv_0_m2_x[9]),
	.datad(VCC)
);
defparam data_ram_RNIGC391_9_.lut_mask=16'he2e2;
defparam data_ram_RNIGC391_9_.sum_lutc_input="datac";
// @12:77
  cycloneii_lcell_comb data_ram_RNIHG1S_8_ (
	.combout(data_ram_latmux_6_x),
	.dataa(data_ram[8]),
	.datab(state_ret_2),
	.datac(data_ram_i_54_iv_0_m2_x[8]),
	.datad(VCC)
);
defparam data_ram_RNIHG1S_8_.lut_mask=16'he2e2;
defparam data_ram_RNIHG1S_8_.sum_lutc_input="datac";
// @12:77
  cycloneii_lcell_comb data_ram_RNIIKVU_7_ (
	.combout(data_ram_latmux_7_x),
	.dataa(data_ram[7]),
	.datab(state_ret_2),
	.datac(data_ram_i_48_iv_0_m2_x[7]),
	.datad(VCC)
);
defparam data_ram_RNIIKVU_7_.lut_mask=16'he2e2;
defparam data_ram_RNIIKVU_7_.sum_lutc_input="datac";
// @12:77
  cycloneii_lcell_comb data_ram_RNIA49S_6_ (
	.combout(data_ram_latmux_8_x),
	.dataa(data_ram[6]),
	.datab(state_ret_2),
	.datac(data_ram_i_42_iv_0_m2_x[6]),
	.datad(VCC)
);
defparam data_ram_RNIA49S_6_.lut_mask=16'he2e2;
defparam data_ram_RNIA49S_6_.sum_lutc_input="datac";
// @12:77
  cycloneii_lcell_comb data_ram_RNIB87V_5_ (
	.combout(data_ram_latmux_9_x),
	.dataa(data_ram[5]),
	.datab(state_ret_2),
	.datac(data_ram_i_36_iv_0_m2_x[5]),
	.datad(VCC)
);
defparam data_ram_RNIB87V_5_.lut_mask=16'he2e2;
defparam data_ram_RNIB87V_5_.sum_lutc_input="datac";
// @12:77
  cycloneii_lcell_comb data_ram_RNI3OGS_4_ (
	.combout(data_ram_latmux_10_x),
	.dataa(data_ram[4]),
	.datab(state_ret_2),
	.datac(data_ram_i_30_iv_0_m2_x[4]),
	.datad(VCC)
);
defparam data_ram_RNI3OGS_4_.lut_mask=16'he2e2;
defparam data_ram_RNI3OGS_4_.sum_lutc_input="datac";
// @12:77
  cycloneii_lcell_comb data_ram_RNI4SEV_3_ (
	.combout(data_ram_latmux_11_x),
	.dataa(data_ram[3]),
	.datab(state_ret_2),
	.datac(data_ram_i_24_iv_0_m2_x[3]),
	.datad(VCC)
);
defparam data_ram_RNI4SEV_3_.lut_mask=16'he2e2;
defparam data_ram_RNI4SEV_3_.sum_lutc_input="datac";
// @12:77
  cycloneii_lcell_comb data_ram_RNI50D21_2_ (
	.combout(data_ram_latmux_12_x),
	.dataa(data_ram[2]),
	.datab(state_ret_2),
	.datac(data_ram_i_18_iv_0_m2_x[2]),
	.datad(VCC)
);
defparam data_ram_RNI50D21_2_.lut_mask=16'he2e2;
defparam data_ram_RNI50D21_2_.sum_lutc_input="datac";
// @12:77
  cycloneii_lcell_comb data_ram_RNITFMV_1_ (
	.combout(data_ram_latmux_13_x),
	.dataa(data_ram[1]),
	.datab(state_ret_2),
	.datac(data_ram_i_12_iv_0_m2_x[1]),
	.datad(VCC)
);
defparam data_ram_RNITFMV_1_.lut_mask=16'he2e2;
defparam data_ram_RNITFMV_1_.sum_lutc_input="datac";
// @12:77
  cycloneii_lcell_comb data_ram_RNIEN6T_0_ (
	.combout(data_ram_latmux_14_x),
	.dataa(data_ram[0]),
	.datab(state_ret_2),
	.datac(data_ram_i_6_iv_0_m2_x[0]),
	.datad(VCC)
);
defparam data_ram_RNIEN6T_0_.lut_mask=16'he2e2;
defparam data_ram_RNIEN6T_0_.sum_lutc_input="datac";
// @13:50
  cycloneii_lcell_comb state_ret_5_RNICO2I (
	.combout(idle_cycleslde_x),
	.dataa(reset_c),
	.datab(state_ret_5),
	.datac(vram_start),
	.datad(VCC)
);
defparam state_ret_5_RNICO2I.lut_mask=16'hefef;
defparam state_ret_5_RNICO2I.sum_lutc_input="datac";
// @12:87
  cycloneii_lcell_comb C1_0_data_ram_i_36_iv_0_m2_x_5_ (
	.combout(data_ram_i_36_iv_0_m2_x[5]),
	.dataa(vdout_c_5),
	.datab(cache_reg_5[0]),
	.datac(cache_reg_5[1]),
	.datad(VCC)
);
defparam C1_0_data_ram_i_36_iv_0_m2_x_5_.lut_mask=16'h7272;
defparam C1_0_data_ram_i_36_iv_0_m2_x_5_.sum_lutc_input="datac";
// @12:87
  cycloneii_lcell_comb C1_0_data_ram_i_30_iv_0_m2_x_4_ (
	.combout(data_ram_i_30_iv_0_m2_x[4]),
	.dataa(vdout_c_4),
	.datab(cache_reg_4[0]),
	.datac(cache_reg_4[1]),
	.datad(VCC)
);
defparam C1_0_data_ram_i_30_iv_0_m2_x_4_.lut_mask=16'h7272;
defparam C1_0_data_ram_i_30_iv_0_m2_x_4_.sum_lutc_input="datac";
// @12:87
  cycloneii_lcell_comb C1_0_data_ram_i_24_iv_0_m2_x_3_ (
	.combout(data_ram_i_24_iv_0_m2_x[3]),
	.dataa(vdout_c_3),
	.datab(cache_reg_3[0]),
	.datac(cache_reg_3[1]),
	.datad(VCC)
);
defparam C1_0_data_ram_i_24_iv_0_m2_x_3_.lut_mask=16'h7272;
defparam C1_0_data_ram_i_24_iv_0_m2_x_3_.sum_lutc_input="datac";
// @12:87
  cycloneii_lcell_comb C1_0_data_ram_i_18_iv_0_m2_x_2_ (
	.combout(data_ram_i_18_iv_0_m2_x[2]),
	.dataa(vdout_c_2),
	.datab(cache_reg_2[0]),
	.datac(cache_reg_2[1]),
	.datad(VCC)
);
defparam C1_0_data_ram_i_18_iv_0_m2_x_2_.lut_mask=16'h7272;
defparam C1_0_data_ram_i_18_iv_0_m2_x_2_.sum_lutc_input="datac";
// @12:87
  cycloneii_lcell_comb C1_0_data_ram_i_12_iv_0_m2_x_1_ (
	.combout(data_ram_i_12_iv_0_m2_x[1]),
	.dataa(vdout_c_1),
	.datab(cache_reg_1[0]),
	.datac(cache_reg_1[1]),
	.datad(VCC)
);
defparam C1_0_data_ram_i_12_iv_0_m2_x_1_.lut_mask=16'h7272;
defparam C1_0_data_ram_i_12_iv_0_m2_x_1_.sum_lutc_input="datac";
// @12:87
  cycloneii_lcell_comb C1_0_data_ram_i_6_iv_0_m2_x_0_ (
	.combout(data_ram_i_6_iv_0_m2_x[0]),
	.dataa(vdout_c_0),
	.datab(cache_reg_0[0]),
	.datac(cache_reg_0[1]),
	.datad(VCC)
);
defparam C1_0_data_ram_i_6_iv_0_m2_x_0_.lut_mask=16'h7272;
defparam C1_0_data_ram_i_6_iv_0_m2_x_0_.sum_lutc_input="datac";
// @12:87
  cycloneii_lcell_comb C1_0_data_ram_i_78_iv_0_m2_x_12_ (
	.combout(data_ram_i_78_iv_0_m2_x[12]),
	.dataa(vdout_c_12),
	.datab(cache_reg_12[0]),
	.datac(cache_reg_12[1]),
	.datad(VCC)
);
defparam C1_0_data_ram_i_78_iv_0_m2_x_12_.lut_mask=16'h7272;
defparam C1_0_data_ram_i_78_iv_0_m2_x_12_.sum_lutc_input="datac";
// @12:87
  cycloneii_lcell_comb C1_0_data_ram_i_72_iv_0_m2_x_11_ (
	.combout(data_ram_i_72_iv_0_m2_x[11]),
	.dataa(vdout_c_11),
	.datab(cache_reg_11[0]),
	.datac(cache_reg_11[1]),
	.datad(VCC)
);
defparam C1_0_data_ram_i_72_iv_0_m2_x_11_.lut_mask=16'h7272;
defparam C1_0_data_ram_i_72_iv_0_m2_x_11_.sum_lutc_input="datac";
// @12:87
  cycloneii_lcell_comb C1_0_data_ram_i_66_iv_0_m2_x_10_ (
	.combout(data_ram_i_66_iv_0_m2_x[10]),
	.dataa(vdout_c_10),
	.datab(cache_reg_10[0]),
	.datac(cache_reg_10[1]),
	.datad(VCC)
);
defparam C1_0_data_ram_i_66_iv_0_m2_x_10_.lut_mask=16'h7272;
defparam C1_0_data_ram_i_66_iv_0_m2_x_10_.sum_lutc_input="datac";
// @12:87
  cycloneii_lcell_comb C1_0_data_ram_i_60_iv_0_m2_x_9_ (
	.combout(data_ram_i_60_iv_0_m2_x[9]),
	.dataa(vdout_c_9),
	.datab(cache_reg_9[0]),
	.datac(cache_reg_9[1]),
	.datad(VCC)
);
defparam C1_0_data_ram_i_60_iv_0_m2_x_9_.lut_mask=16'h7272;
defparam C1_0_data_ram_i_60_iv_0_m2_x_9_.sum_lutc_input="datac";
// @12:87
  cycloneii_lcell_comb C1_0_data_ram_i_54_iv_0_m2_x_8_ (
	.combout(data_ram_i_54_iv_0_m2_x[8]),
	.dataa(vdout_c_8),
	.datab(cache_reg_8[0]),
	.datac(cache_reg_8[1]),
	.datad(VCC)
);
defparam C1_0_data_ram_i_54_iv_0_m2_x_8_.lut_mask=16'h7272;
defparam C1_0_data_ram_i_54_iv_0_m2_x_8_.sum_lutc_input="datac";
// @12:87
  cycloneii_lcell_comb C1_0_data_ram_i_48_iv_0_m2_x_7_ (
	.combout(data_ram_i_48_iv_0_m2_x[7]),
	.dataa(vdout_c_7),
	.datab(cache_reg_7[0]),
	.datac(cache_reg_7[1]),
	.datad(VCC)
);
defparam C1_0_data_ram_i_48_iv_0_m2_x_7_.lut_mask=16'h7272;
defparam C1_0_data_ram_i_48_iv_0_m2_x_7_.sum_lutc_input="datac";
// @12:87
  cycloneii_lcell_comb C1_0_data_ram_i_42_iv_0_m2_x_6_ (
	.combout(data_ram_i_42_iv_0_m2_x[6]),
	.dataa(vdout_c_6),
	.datab(cache_reg_6[0]),
	.datac(cache_reg_6[1]),
	.datad(VCC)
);
defparam C1_0_data_ram_i_42_iv_0_m2_x_6_.lut_mask=16'h7272;
defparam C1_0_data_ram_i_42_iv_0_m2_x_6_.sum_lutc_input="datac";
// @12:87
  cycloneii_lcell_comb C1_data_ram_i_96_iv_0_m2_x_15_ (
	.combout(data_ram_i_96_iv_0_m2_x[15]),
	.dataa(vdout_c_15),
	.datab(cache_reg_15[0]),
	.datac(cache_reg_15[1]),
	.datad(VCC)
);
defparam C1_data_ram_i_96_iv_0_m2_x_15_.lut_mask=16'h7272;
defparam C1_data_ram_i_96_iv_0_m2_x_15_.sum_lutc_input="datac";
// @12:87
  cycloneii_lcell_comb C1_0_data_ram_i_90_iv_0_m2_x_14_ (
	.combout(data_ram_i_90_iv_0_m2_x[14]),
	.dataa(vdout_c_14),
	.datab(cache_reg_14[0]),
	.datac(cache_reg_14[1]),
	.datad(VCC)
);
defparam C1_0_data_ram_i_90_iv_0_m2_x_14_.lut_mask=16'h7272;
defparam C1_0_data_ram_i_90_iv_0_m2_x_14_.sum_lutc_input="datac";
// @12:87
  cycloneii_lcell_comb C1_0_data_ram_i_84_iv_0_m2_x_13_ (
	.combout(data_ram_i_84_iv_0_m2_x[13]),
	.dataa(vdout_c_13),
	.datab(cache_reg_13[0]),
	.datac(cache_reg_13[1]),
	.datad(VCC)
);
defparam C1_0_data_ram_i_84_iv_0_m2_x_13_.lut_mask=16'h7272;
defparam C1_0_data_ram_i_84_iv_0_m2_x_13_.sum_lutc_input="datac";
// @12:52
  cycloneii_lcell_comb addr_ram_x_5_ (
	.combout(addr_ram_x_5),
	.dataa(addr_ram_sync_i[5]),
	.datab(state_ret_1),
	.datac(vraddr_5),
	.datad(VCC)
);
defparam addr_ram_x_5_.lut_mask=16'hb8b8;
defparam addr_ram_x_5_.sum_lutc_input="datac";
// @12:52
  cycloneii_lcell_comb addr_ram_x_6_ (
	.combout(addr_ram_x_6),
	.dataa(addr_ram_sync_i[6]),
	.datab(state_ret_1),
	.datac(vraddr_6),
	.datad(VCC)
);
defparam addr_ram_x_6_.lut_mask=16'hb8b8;
defparam addr_ram_x_6_.sum_lutc_input="datac";
// @12:52
  cycloneii_lcell_comb addr_ram_x_7_ (
	.combout(addr_ram_x_7),
	.dataa(addr_ram_sync_i[7]),
	.datab(state_ret_1),
	.datac(vraddr_7),
	.datad(VCC)
);
defparam addr_ram_x_7_.lut_mask=16'hb8b8;
defparam addr_ram_x_7_.sum_lutc_input="datac";
// @12:52
  cycloneii_lcell_comb addr_ram_x_0_ (
	.combout(addr_ram_x_0),
	.dataa(addr_ram_sync_i[0]),
	.datab(state_ret_1),
	.datac(vraddr_0),
	.datad(VCC)
);
defparam addr_ram_x_0_.lut_mask=16'hb8b8;
defparam addr_ram_x_0_.sum_lutc_input="datac";
// @12:52
  cycloneii_lcell_comb addr_ram_x_1_ (
	.combout(addr_ram_x_1),
	.dataa(addr_ram_sync_i[1]),
	.datab(state_ret_1),
	.datac(vraddr_1),
	.datad(VCC)
);
defparam addr_ram_x_1_.lut_mask=16'hb8b8;
defparam addr_ram_x_1_.sum_lutc_input="datac";
// @12:52
  cycloneii_lcell_comb addr_ram_x_2_ (
	.combout(addr_ram_x_2),
	.dataa(addr_ram_sync_i[2]),
	.datab(state_ret_1),
	.datac(vraddr_2),
	.datad(VCC)
);
defparam addr_ram_x_2_.lut_mask=16'hb8b8;
defparam addr_ram_x_2_.sum_lutc_input="datac";
// @12:52
  cycloneii_lcell_comb addr_ram_x_3_ (
	.combout(addr_ram_x_3),
	.dataa(addr_ram_sync_i[3]),
	.datab(state_ret_1),
	.datac(vraddr_3),
	.datad(VCC)
);
defparam addr_ram_x_3_.lut_mask=16'hb8b8;
defparam addr_ram_x_3_.sum_lutc_input="datac";
// @12:52
  cycloneii_lcell_comb addr_ram_x_4_ (
	.combout(addr_ram_x_4),
	.dataa(addr_ram_sync_i[4]),
	.datab(state_ret_1),
	.datac(vraddr_4),
	.datad(VCC)
);
defparam addr_ram_x_4_.lut_mask=16'hb8b8;
defparam addr_ram_x_4_.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_Y_n5_0_568_x4 (
	.combout(Y_n5_0_568_x4),
	.dataa(Y_3),
	.datab(Y_0_4),
	.datac(Y_0_5),
	.datad(Y_c2)
);
defparam RCB_FSM_clrxy_reg_Y_n5_0_568_x4.lut_mask=16'h78f0;
defparam RCB_FSM_clrxy_reg_Y_n5_0_568_x4.sum_lutc_input="datac";
// @9:88
  cycloneii_lcell_comb output_value_0_ (
	.combout(output_value_0),
	.dataa(Y_1_0),
	.datab(Y_2_0),
	.datac(VCC),
	.datad(VCC),
	.cin(lt5_cout_0)
);
defparam output_value_0_.lut_mask=16'hcaca;
defparam output_value_0_.sum_lutc_input="cin";
// @9:96
  cycloneii_lcell_comb output_value_2_0_ (
	.combout(output_value_2_0),
	.dataa(Y_1_0),
	.datab(Y_2_0),
	.datac(VCC),
	.datad(VCC),
	.cin(lt5_cout_2)
);
defparam output_value_2_0_.lut_mask=16'hcaca;
defparam output_value_2_0_.sum_lutc_input="cin";
//@12:31
  assign  state_ret_1_i = ~ state_ret_1;
assign statekeepgen[2] = clk_c;
endmodule /* ram_fsm */

// VQM4.1+ 
module rcb (
  nstate_0_0,
  X_3_5,
  X_3_4,
  X_3_3,
  X_3_2,
  X_3_1,
  X_3_0,
  Y_3_5,
  Y_3_4,
  Y_3_3,
  Y_3_2,
  Y_3_1,
  Y_2_0,
  Q_0_0,
  Q_0,
  Q_4_0,
  Q_3_0,
  X_4_0,
  X_4_1,
  rcb_cmd_1,
  rcb_cmd_0,
  db_fsm_state_i_0_0,
  pre_rdout_par_3_en_0_a4_0,
  vdout_c_5,
  vdout_c_4,
  vdout_c_3,
  vdout_c_2,
  vdout_c_1,
  vdout_c_0,
  vdout_c_12,
  vdout_c_11,
  vdout_c_10,
  vdout_c_9,
  vdout_c_8,
  vdout_c_7,
  vdout_c_6,
  vdout_c_15,
  vdout_c_14,
  vdout_c_13,
  addr_ram_x_5,
  addr_ram_x_6,
  addr_ram_x_7,
  addr_ram_x_0,
  addr_ram_x_1,
  addr_ram_x_2,
  addr_ram_x_3,
  addr_ram_x_4,
  rcb_cmd_1z,
  vram_start,
  vram_write,
  un6_state_i,
  clk_c,
  rcb_finish_i,
  reset_c,
  G_779,
  state_ret_5,
  db_fsm_state_ret,
  rcb_cmd_rst,
  rcb_cmd_rst_0,
  m3,
  Y_1_sqmuxa,
  dbb_delaycmd,
  dav_c,
  G_760,
  G_766,
  pre_rdout_par_2_1_0_0__g0_e,
  G_771,
  G_775,
  state_srsts_0_1__g0,
  state_srsts_0_0__g0,
  state_ret_2,
  G_784,
  state_s0_i_o3_0,
  data_ram_latmux_x,
  data_ram_latmux_0_x,
  data_ram_latmux_1_x,
  data_ram_latmux_2_x,
  data_ram_latmux_3_x,
  data_ram_latmux_4_x,
  data_ram_latmux_5_x,
  data_ram_latmux_6_x,
  data_ram_latmux_7_x,
  data_ram_latmux_8_x,
  data_ram_latmux_9_x,
  data_ram_latmux_10_x,
  data_ram_latmux_11_x,
  data_ram_latmux_12_x,
  data_ram_latmux_13_x,
  data_ram_latmux_14_x
)
;
output nstate_0_0 ;
input X_3_5 ;
input X_3_4 ;
input X_3_3 ;
input X_3_2 ;
input X_3_1 ;
input X_3_0 ;
input Y_3_5 ;
input Y_3_4 ;
input Y_3_3 ;
input Y_3_2 ;
input Y_3_1 ;
input Y_2_0 ;
input Q_0_0 ;
input Q_0 ;
input Q_4_0 ;
input Q_3_0 ;
output X_4_0 ;
output X_4_1 ;
input rcb_cmd_1 ;
input rcb_cmd_0 ;
input db_fsm_state_i_0_0 ;
output pre_rdout_par_3_en_0_a4_0 ;
input vdout_c_5 ;
input vdout_c_4 ;
input vdout_c_3 ;
input vdout_c_2 ;
input vdout_c_1 ;
input vdout_c_0 ;
input vdout_c_12 ;
input vdout_c_11 ;
input vdout_c_10 ;
input vdout_c_9 ;
input vdout_c_8 ;
input vdout_c_7 ;
input vdout_c_6 ;
input vdout_c_15 ;
input vdout_c_14 ;
input vdout_c_13 ;
output addr_ram_x_5 ;
output addr_ram_x_6 ;
output addr_ram_x_7 ;
output addr_ram_x_0 ;
output addr_ram_x_1 ;
output addr_ram_x_2 ;
output addr_ram_x_3 ;
output addr_ram_x_4 ;
input rcb_cmd_1z ;
output vram_start ;
output vram_write ;
output un6_state_i ;
input clk_c ;
output rcb_finish_i ;
input reset_c ;
input G_779 ;
output state_ret_5 ;
input db_fsm_state_ret ;
input rcb_cmd_rst ;
input rcb_cmd_rst_0 ;
output m3 ;
output Y_1_sqmuxa ;
output dbb_delaycmd ;
input dav_c ;
input G_760 ;
input G_766 ;
output pre_rdout_par_2_1_0_0__g0_e ;
input G_771 ;
input G_775 ;
output state_srsts_0_1__g0 ;
output state_srsts_0_0__g0 ;
output state_ret_2 ;
input G_784 ;
output state_s0_i_o3_0 ;
output data_ram_latmux_x ;
output data_ram_latmux_0_x ;
output data_ram_latmux_1_x ;
output data_ram_latmux_2_x ;
output data_ram_latmux_3_x ;
output data_ram_latmux_4_x ;
output data_ram_latmux_5_x ;
output data_ram_latmux_6_x ;
output data_ram_latmux_7_x ;
output data_ram_latmux_8_x ;
output data_ram_latmux_9_x ;
output data_ram_latmux_10_x ;
output data_ram_latmux_11_x ;
output data_ram_latmux_12_x ;
output data_ram_latmux_13_x ;
output data_ram_latmux_14_x ;
wire nstate_0_0 ;
wire X_3_5 ;
wire X_3_4 ;
wire X_3_3 ;
wire X_3_2 ;
wire X_3_1 ;
wire X_3_0 ;
wire Y_3_5 ;
wire Y_3_4 ;
wire Y_3_3 ;
wire Y_3_2 ;
wire Y_3_1 ;
wire Y_2_0 ;
wire Q_0_0 ;
wire Q_0 ;
wire Q_4_0 ;
wire Q_3_0 ;
wire X_4_0 ;
wire X_4_1 ;
wire rcb_cmd_1 ;
wire rcb_cmd_0 ;
wire db_fsm_state_i_0_0 ;
wire pre_rdout_par_3_en_0_a4_0 ;
wire vdout_c_5 ;
wire vdout_c_4 ;
wire vdout_c_3 ;
wire vdout_c_2 ;
wire vdout_c_1 ;
wire vdout_c_0 ;
wire vdout_c_12 ;
wire vdout_c_11 ;
wire vdout_c_10 ;
wire vdout_c_9 ;
wire vdout_c_8 ;
wire vdout_c_7 ;
wire vdout_c_6 ;
wire vdout_c_15 ;
wire vdout_c_14 ;
wire vdout_c_13 ;
wire addr_ram_x_5 ;
wire addr_ram_x_6 ;
wire addr_ram_x_7 ;
wire addr_ram_x_0 ;
wire addr_ram_x_1 ;
wire addr_ram_x_2 ;
wire addr_ram_x_3 ;
wire addr_ram_x_4 ;
wire rcb_cmd_1z ;
wire vram_start ;
wire vram_write ;
wire un6_state_i ;
wire clk_c ;
wire rcb_finish_i ;
wire reset_c ;
wire G_779 ;
wire state_ret_5 ;
wire db_fsm_state_ret ;
wire rcb_cmd_rst ;
wire rcb_cmd_rst_0 ;
wire m3 ;
wire Y_1_sqmuxa ;
wire dbb_delaycmd ;
wire dav_c ;
wire G_760 ;
wire G_766 ;
wire pre_rdout_par_2_1_0_0__g0_e ;
wire G_771 ;
wire G_775 ;
wire state_srsts_0_1__g0 ;
wire state_srsts_0_0__g0 ;
wire state_ret_2 ;
wire G_784 ;
wire state_s0_i_o3_0 ;
wire data_ram_latmux_x ;
wire data_ram_latmux_0_x ;
wire data_ram_latmux_1_x ;
wire data_ram_latmux_2_x ;
wire data_ram_latmux_3_x ;
wire data_ram_latmux_4_x ;
wire data_ram_latmux_5_x ;
wire data_ram_latmux_6_x ;
wire data_ram_latmux_7_x ;
wire data_ram_latmux_8_x ;
wire data_ram_latmux_9_x ;
wire data_ram_latmux_10_x ;
wire data_ram_latmux_11_x ;
wire data_ram_latmux_12_x ;
wire data_ram_latmux_13_x ;
wire data_ram_latmux_14_x ;
wire [5:0] Y;
wire [5:0] output_value;
wire [5:0] X;
wire [5:0] output_value_1;
wire [5:0] Y_0;
wire [5:0] output_value_2;
wire [5:0] X_0;
wire [5:0] output_value_3;
wire [31:0] idle_cycles;
wire [5:0] X_1;
wire [0:0] X_RNO;
wire [5:0] Y_1;
wire [7:0] vraddr;
wire [7:0] word_reg_delayed;
wire [5:0] X_2;
wire [5:1] Y_2;
wire [5:0] Y_4;
wire [5:2] X_4;
wire [1:0] cache_store_reg_15;
wire [1:0] pre_rdout_par_15;
wire [1:0] cache_store_reg_14;
wire [1:0] pre_rdout_par_14;
wire [1:0] cache_store_reg_13;
wire [1:0] pre_rdout_par_13;
wire [1:0] cache_store_reg_12;
wire [1:0] pre_rdout_par_12;
wire [1:0] cache_store_reg_11;
wire [1:0] pre_rdout_par_11;
wire [1:0] cache_store_reg_10;
wire [1:0] pre_rdout_par_10;
wire [1:0] cache_store_reg_9;
wire [1:0] pre_rdout_par_9;
wire [1:0] cache_store_reg_8;
wire [1:0] pre_rdout_par_8;
wire [1:0] cache_store_reg_7;
wire [1:0] pre_rdout_par_7;
wire [1:0] cache_store_reg_6;
wire [1:0] pre_rdout_par_6;
wire [1:0] cache_store_reg_5;
wire [1:0] pre_rdout_par_5;
wire [1:0] cache_store_reg_4;
wire [1:0] pre_rdout_par_4;
wire [1:0] cache_store_reg_3;
wire [1:0] pre_rdout_par_3;
wire [1:0] cache_store_reg_2;
wire [1:0] pre_rdout_par_2;
wire [1:0] cache_store_reg_1;
wire [1:0] pre_rdout_par_1;
wire [1:0] cache_store_reg_0;
wire [1:0] pre_rdout_par_0;
wire [0:0] Y_3;
wire [1:0] state_0;
wire [1:0] pixopin;
wire [0:0] un2_vram_delay_6;
wire busy ;
wire un2_vram_delay_3_x ;
wire vram_write_2 ;
wire delaycmd_1_sqmuxa_4 ;
wire idle_cycles_c0_combout ;
wire un1_rcb_state5_combout ;
wire idle_cycleslde_x ;
wire idle_cycles_c1_combout ;
wire idle_cycles_c2_combout ;
wire idle_cycles_c3_combout ;
wire idle_cycles_c4_combout ;
wire idle_cycles_c5_combout ;
wire idle_cycles_c6_combout ;
wire idle_cycles_c7_combout ;
wire idle_cycles_c8_combout ;
wire idle_cycles_c9_combout ;
wire idle_cycles_c10_combout ;
wire idle_cycles_c11_combout ;
wire idle_cycles_c12_combout ;
wire idle_cycles_c13_combout ;
wire idle_cycles_c14_combout ;
wire idle_cycles_c15_combout ;
wire idle_cycles_c16_combout ;
wire idle_cycles_c17_combout ;
wire idle_cycles_c18_combout ;
wire idle_cycles_c19_combout ;
wire idle_cycles_c20_combout ;
wire idle_cycles_c21_combout ;
wire idle_cycles_c22_combout ;
wire idle_cycles_c23_combout ;
wire idle_cycles_c24_combout ;
wire idle_cycles_c25_combout ;
wire idle_cycles_c26_combout ;
wire idle_cycles_c27_combout ;
wire idle_cycles_c28_combout ;
wire idle_cycles_c29_combout ;
wire idle_cycles_c30_combout ;
wire idle_cycles_c31_combout ;
wire X_n5_0_740_i_x4 ;
wire X_e0_0_N_8_i_0_596_i_o4 ;
wire un2_vram_delay_10_i ;
wire X_n4_0_710_i_x4 ;
wire X_n3_0_680_i_x4 ;
wire X_n2_0_650_i_x4 ;
wire X_n1_0_621_i_x4 ;
wire Y_n5_0_568_x4 ;
wire X_0_sqmuxa_1 ;
wire Y_n4_0_542_x4 ;
wire Y_n3_0_516_x4 ;
wire Y_n2_0_490_x4 ;
wire Y_n1_0_464_m2 ;
wire cache_store_reg_0_0_0_0__g2_i ;
wire rcb_finish_i_2_0_g4_x ;
wire rcb_finish_i_2_0_g0_i_0 ;
wire Y_e0_0_g2 ;
wire Y_e0_0_g1 ;
wire nstate_2_0_0__g3 ;
wire nstate_2_0_0__g0_0 ;
wire idle_cycles_c0_cout ;
wire VCC ;
wire idle_cycles_c1_cout ;
wire idle_cycles_c2_cout ;
wire idle_cycles_c3_cout ;
wire idle_cycles_c4_cout ;
wire idle_cycles_c5_cout ;
wire idle_cycles_c6_cout ;
wire idle_cycles_c7_cout ;
wire idle_cycles_c8_cout ;
wire idle_cycles_c9_cout ;
wire idle_cycles_c10_cout ;
wire idle_cycles_c11_cout ;
wire idle_cycles_c12_cout ;
wire idle_cycles_c13_cout ;
wire idle_cycles_c14_cout ;
wire idle_cycles_c15_cout ;
wire idle_cycles_c16_cout ;
wire idle_cycles_c17_cout ;
wire idle_cycles_c18_cout ;
wire idle_cycles_c19_cout ;
wire idle_cycles_c20_cout ;
wire idle_cycles_c21_cout ;
wire idle_cycles_c22_cout ;
wire idle_cycles_c23_cout ;
wire idle_cycles_c24_cout ;
wire idle_cycles_c25_cout ;
wire idle_cycles_c26_cout ;
wire idle_cycles_c27_cout ;
wire idle_cycles_c28_cout ;
wire idle_cycles_c29_cout ;
wire idle_cycles_c30_cout ;
wire lt_0 ;
wire lt_1 ;
wire lt_2 ;
wire lt_3 ;
wire lt_4 ;
wire lt5 ;
wire lt5_cout ;
wire lt_0_0 ;
wire lt_1_0 ;
wire lt_2_0 ;
wire lt_3_0 ;
wire lt_4_0 ;
wire lt5_0 ;
wire lt5_cout_0 ;
wire lt_0_1 ;
wire lt_1_1 ;
wire lt_2_1 ;
wire lt_3_1 ;
wire lt_4_1 ;
wire lt5_1 ;
wire lt5_cout_1 ;
wire lt_0_2 ;
wire lt_1_2 ;
wire lt_2_2 ;
wire lt_3_2 ;
wire lt_4_2 ;
wire lt5_2 ;
wire lt5_cout_2 ;
wire un39_vram_delay_3 ;
wire un39_vram_delay_2 ;
wire un39_vram_delay_1 ;
wire un39_vram_delay_4 ;
wire un39_vram_delay_5 ;
wire un1_vram_delaylto30_3 ;
wire un1_vram_delaylto30_7 ;
wire rcb_finish_i_0_sqmuxa_s_0 ;
wire m1_e ;
wire pw_d1_1_tz ;
wire X_c2 ;
wire pw_0_sqmuxa ;
wire rcb_finish_i_2_0_g4_1 ;
wire un42_vram_delay_NE_3 ;
wire un42_vram_delay_NE_4 ;
wire un42_vram_delay_NE_5 ;
wire un1_vram_delaylto30_13 ;
wire un1_vram_delaylto30_14 ;
wire un1_vram_delaylto30_16 ;
wire un1_vram_delaylto30_18 ;
wire un1_vram_delaylto30_19 ;
wire Y_1_sqmuxa_24_2 ;
wire un1_vram_delaylto3 ;
wire un42_vram_delay_NE_6 ;
wire un42_vram_delay_NE_7 ;
wire un1_vram_delaylto30_20 ;
wire un1_vram_delaylto30_21 ;
wire Y_1_sqmuxa_24_3 ;
wire pw_d1 ;
wire Y_e0_0_g4 ;
wire un42_vram_delay_NE ;
wire un1_vram_delaylto30_25 ;
wire un2_vram_write_2 ;
wire un1_vram_delaylto31 ;
wire done_i ;
wire N_3454 ;
wire is_same_28 ;
wire is_same_29 ;
wire GND ;
wire nstate_0_0_i ;
wire X_e0_0_N_8_i_0_596_i_o4_i ;
wire un1_rcb_state5_combout_i ;
//@0:1
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @12:317
  lpm_latch vram_start_Z (
	.q(vram_start),
	.data(vram_write),
	.gate(un6_state_i),
   /* default port values */ 
   .aclr(1'b0),
   .aset(1'b0),
   .aconst(1'b0)
);
defparam vram_start_Z.lpm_width =  1;
defparam vram_start_Z.lpm_type =  "LPM_LATCH";
// @12:317
  lpm_latch busy_Z (
	.q(busy),
	.data(vram_write),
	.gate(un6_state_i),
	.aclr(un2_vram_delay_3_x),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam busy_Z.lpm_width =  1;
defparam busy_Z.lpm_type =  "LPM_LATCH";
// @12:291
  lpm_latch vram_write_Z (
	.q(vram_write),
	.data(vram_write_2),
	.gate(un6_state_i),
   /* default port values */ 
   .aclr(1'b0),
   .aset(1'b0),
   .aconst(1'b0)
);
defparam vram_write_Z.lpm_width =  1;
defparam vram_write_Z.lpm_type =  "LPM_LATCH";
// @12:317
  lpm_latch xy_min_Y_0_ (
	.q(Y[0]),
	.data(output_value[0]),
	.gate(delaycmd_1_sqmuxa_4),
   /* default port values */ 
   .aclr(1'b0),
   .aset(1'b0),
   .aconst(1'b0)
);
defparam xy_min_Y_0_.lpm_width =  1;
defparam xy_min_Y_0_.lpm_type =  "LPM_LATCH";
// @12:317
  lpm_latch xy_min_Y_1_ (
	.q(Y[1]),
	.data(output_value[1]),
	.gate(delaycmd_1_sqmuxa_4),
   /* default port values */ 
   .aclr(1'b0),
   .aset(1'b0),
   .aconst(1'b0)
);
defparam xy_min_Y_1_.lpm_width =  1;
defparam xy_min_Y_1_.lpm_type =  "LPM_LATCH";
// @12:317
  lpm_latch xy_min_Y_2_ (
	.q(Y[2]),
	.data(output_value[2]),
	.gate(delaycmd_1_sqmuxa_4),
   /* default port values */ 
   .aclr(1'b0),
   .aset(1'b0),
   .aconst(1'b0)
);
defparam xy_min_Y_2_.lpm_width =  1;
defparam xy_min_Y_2_.lpm_type =  "LPM_LATCH";
// @12:317
  lpm_latch xy_min_Y_3_ (
	.q(Y[3]),
	.data(output_value[3]),
	.gate(delaycmd_1_sqmuxa_4),
   /* default port values */ 
   .aclr(1'b0),
   .aset(1'b0),
   .aconst(1'b0)
);
defparam xy_min_Y_3_.lpm_width =  1;
defparam xy_min_Y_3_.lpm_type =  "LPM_LATCH";
// @12:317
  lpm_latch xy_min_Y_4_ (
	.q(Y[4]),
	.data(output_value[4]),
	.gate(delaycmd_1_sqmuxa_4),
   /* default port values */ 
   .aclr(1'b0),
   .aset(1'b0),
   .aconst(1'b0)
);
defparam xy_min_Y_4_.lpm_width =  1;
defparam xy_min_Y_4_.lpm_type =  "LPM_LATCH";
// @12:317
  lpm_latch xy_min_Y_5_ (
	.q(Y[5]),
	.data(output_value[5]),
	.gate(delaycmd_1_sqmuxa_4),
   /* default port values */ 
   .aclr(1'b0),
   .aset(1'b0),
   .aconst(1'b0)
);
defparam xy_min_Y_5_.lpm_width =  1;
defparam xy_min_Y_5_.lpm_type =  "LPM_LATCH";
// @12:317
  lpm_latch xy_min_X_0_ (
	.q(X[0]),
	.data(output_value_1[0]),
	.gate(delaycmd_1_sqmuxa_4),
   /* default port values */ 
   .aclr(1'b0),
   .aset(1'b0),
   .aconst(1'b0)
);
defparam xy_min_X_0_.lpm_width =  1;
defparam xy_min_X_0_.lpm_type =  "LPM_LATCH";
// @12:317
  lpm_latch xy_min_X_1_ (
	.q(X[1]),
	.data(output_value_1[1]),
	.gate(delaycmd_1_sqmuxa_4),
   /* default port values */ 
   .aclr(1'b0),
   .aset(1'b0),
   .aconst(1'b0)
);
defparam xy_min_X_1_.lpm_width =  1;
defparam xy_min_X_1_.lpm_type =  "LPM_LATCH";
// @12:317
  lpm_latch xy_min_X_2_ (
	.q(X[2]),
	.data(output_value_1[2]),
	.gate(delaycmd_1_sqmuxa_4),
   /* default port values */ 
   .aclr(1'b0),
   .aset(1'b0),
   .aconst(1'b0)
);
defparam xy_min_X_2_.lpm_width =  1;
defparam xy_min_X_2_.lpm_type =  "LPM_LATCH";
// @12:317
  lpm_latch xy_min_X_3_ (
	.q(X[3]),
	.data(output_value_1[3]),
	.gate(delaycmd_1_sqmuxa_4),
   /* default port values */ 
   .aclr(1'b0),
   .aset(1'b0),
   .aconst(1'b0)
);
defparam xy_min_X_3_.lpm_width =  1;
defparam xy_min_X_3_.lpm_type =  "LPM_LATCH";
// @12:317
  lpm_latch xy_min_X_4_ (
	.q(X[4]),
	.data(output_value_1[4]),
	.gate(delaycmd_1_sqmuxa_4),
   /* default port values */ 
   .aclr(1'b0),
   .aset(1'b0),
   .aconst(1'b0)
);
defparam xy_min_X_4_.lpm_width =  1;
defparam xy_min_X_4_.lpm_type =  "LPM_LATCH";
// @12:317
  lpm_latch xy_min_X_5_ (
	.q(X[5]),
	.data(output_value_1[5]),
	.gate(delaycmd_1_sqmuxa_4),
   /* default port values */ 
   .aclr(1'b0),
   .aset(1'b0),
   .aconst(1'b0)
);
defparam xy_min_X_5_.lpm_width =  1;
defparam xy_min_X_5_.lpm_type =  "LPM_LATCH";
// @12:317
  lpm_latch xy_max_Y_0_ (
	.q(Y_0[0]),
	.data(output_value_2[0]),
	.gate(delaycmd_1_sqmuxa_4),
   /* default port values */ 
   .aclr(1'b0),
   .aset(1'b0),
   .aconst(1'b0)
);
defparam xy_max_Y_0_.lpm_width =  1;
defparam xy_max_Y_0_.lpm_type =  "LPM_LATCH";
// @12:317
  lpm_latch xy_max_Y_1_ (
	.q(Y_0[1]),
	.data(output_value_2[1]),
	.gate(delaycmd_1_sqmuxa_4),
   /* default port values */ 
   .aclr(1'b0),
   .aset(1'b0),
   .aconst(1'b0)
);
defparam xy_max_Y_1_.lpm_width =  1;
defparam xy_max_Y_1_.lpm_type =  "LPM_LATCH";
// @12:317
  lpm_latch xy_max_Y_2_ (
	.q(Y_0[2]),
	.data(output_value_2[2]),
	.gate(delaycmd_1_sqmuxa_4),
   /* default port values */ 
   .aclr(1'b0),
   .aset(1'b0),
   .aconst(1'b0)
);
defparam xy_max_Y_2_.lpm_width =  1;
defparam xy_max_Y_2_.lpm_type =  "LPM_LATCH";
// @12:317
  lpm_latch xy_max_Y_3_ (
	.q(Y_0[3]),
	.data(output_value_2[3]),
	.gate(delaycmd_1_sqmuxa_4),
   /* default port values */ 
   .aclr(1'b0),
   .aset(1'b0),
   .aconst(1'b0)
);
defparam xy_max_Y_3_.lpm_width =  1;
defparam xy_max_Y_3_.lpm_type =  "LPM_LATCH";
// @12:317
  lpm_latch xy_max_Y_4_ (
	.q(Y_0[4]),
	.data(output_value_2[4]),
	.gate(delaycmd_1_sqmuxa_4),
   /* default port values */ 
   .aclr(1'b0),
   .aset(1'b0),
   .aconst(1'b0)
);
defparam xy_max_Y_4_.lpm_width =  1;
defparam xy_max_Y_4_.lpm_type =  "LPM_LATCH";
// @12:317
  lpm_latch xy_max_Y_5_ (
	.q(Y_0[5]),
	.data(output_value_2[5]),
	.gate(delaycmd_1_sqmuxa_4),
   /* default port values */ 
   .aclr(1'b0),
   .aset(1'b0),
   .aconst(1'b0)
);
defparam xy_max_Y_5_.lpm_width =  1;
defparam xy_max_Y_5_.lpm_type =  "LPM_LATCH";
// @12:317
  lpm_latch xy_max_X_0_ (
	.q(X_0[0]),
	.data(output_value_3[0]),
	.gate(delaycmd_1_sqmuxa_4),
   /* default port values */ 
   .aclr(1'b0),
   .aset(1'b0),
   .aconst(1'b0)
);
defparam xy_max_X_0_.lpm_width =  1;
defparam xy_max_X_0_.lpm_type =  "LPM_LATCH";
// @12:317
  lpm_latch xy_max_X_1_ (
	.q(X_0[1]),
	.data(output_value_3[1]),
	.gate(delaycmd_1_sqmuxa_4),
   /* default port values */ 
   .aclr(1'b0),
   .aset(1'b0),
   .aconst(1'b0)
);
defparam xy_max_X_1_.lpm_width =  1;
defparam xy_max_X_1_.lpm_type =  "LPM_LATCH";
// @12:317
  lpm_latch xy_max_X_2_ (
	.q(X_0[2]),
	.data(output_value_3[2]),
	.gate(delaycmd_1_sqmuxa_4),
   /* default port values */ 
   .aclr(1'b0),
   .aset(1'b0),
   .aconst(1'b0)
);
defparam xy_max_X_2_.lpm_width =  1;
defparam xy_max_X_2_.lpm_type =  "LPM_LATCH";
// @12:317
  lpm_latch xy_max_X_3_ (
	.q(X_0[3]),
	.data(output_value_3[3]),
	.gate(delaycmd_1_sqmuxa_4),
   /* default port values */ 
   .aclr(1'b0),
   .aset(1'b0),
   .aconst(1'b0)
);
defparam xy_max_X_3_.lpm_width =  1;
defparam xy_max_X_3_.lpm_type =  "LPM_LATCH";
// @12:317
  lpm_latch xy_max_X_4_ (
	.q(X_0[4]),
	.data(output_value_3[4]),
	.gate(delaycmd_1_sqmuxa_4),
   /* default port values */ 
   .aclr(1'b0),
   .aset(1'b0),
   .aconst(1'b0)
);
defparam xy_max_X_4_.lpm_width =  1;
defparam xy_max_X_4_.lpm_type =  "LPM_LATCH";
// @12:317
  lpm_latch xy_max_X_5_ (
	.q(X_0[5]),
	.data(output_value_3[5]),
	.gate(delaycmd_1_sqmuxa_4),
   /* default port values */ 
   .aclr(1'b0),
   .aset(1'b0),
   .aconst(1'b0)
);
defparam xy_max_X_5_.lpm_width =  1;
defparam xy_max_X_5_.lpm_type =  "LPM_LATCH";
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_0_ (
	.regout(idle_cycles[0]),
	.datain(idle_cycles_c0_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_1_ (
	.regout(idle_cycles[1]),
	.datain(idle_cycles_c1_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_2_ (
	.regout(idle_cycles[2]),
	.datain(idle_cycles_c2_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_3_ (
	.regout(idle_cycles[3]),
	.datain(idle_cycles_c3_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_4_ (
	.regout(idle_cycles[4]),
	.datain(idle_cycles_c4_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_5_ (
	.regout(idle_cycles[5]),
	.datain(idle_cycles_c5_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_6_ (
	.regout(idle_cycles[6]),
	.datain(idle_cycles_c6_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_7_ (
	.regout(idle_cycles[7]),
	.datain(idle_cycles_c7_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_8_ (
	.regout(idle_cycles[8]),
	.datain(idle_cycles_c8_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_9_ (
	.regout(idle_cycles[9]),
	.datain(idle_cycles_c9_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_10_ (
	.regout(idle_cycles[10]),
	.datain(idle_cycles_c10_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_11_ (
	.regout(idle_cycles[11]),
	.datain(idle_cycles_c11_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_12_ (
	.regout(idle_cycles[12]),
	.datain(idle_cycles_c12_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_13_ (
	.regout(idle_cycles[13]),
	.datain(idle_cycles_c13_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_14_ (
	.regout(idle_cycles[14]),
	.datain(idle_cycles_c14_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_15_ (
	.regout(idle_cycles[15]),
	.datain(idle_cycles_c15_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_16_ (
	.regout(idle_cycles[16]),
	.datain(idle_cycles_c16_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_17_ (
	.regout(idle_cycles[17]),
	.datain(idle_cycles_c17_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_18_ (
	.regout(idle_cycles[18]),
	.datain(idle_cycles_c18_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_19_ (
	.regout(idle_cycles[19]),
	.datain(idle_cycles_c19_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_20_ (
	.regout(idle_cycles[20]),
	.datain(idle_cycles_c20_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_21_ (
	.regout(idle_cycles[21]),
	.datain(idle_cycles_c21_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_22_ (
	.regout(idle_cycles[22]),
	.datain(idle_cycles_c22_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_23_ (
	.regout(idle_cycles[23]),
	.datain(idle_cycles_c23_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_24_ (
	.regout(idle_cycles[24]),
	.datain(idle_cycles_c24_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_25_ (
	.regout(idle_cycles[25]),
	.datain(idle_cycles_c25_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_26_ (
	.regout(idle_cycles[26]),
	.datain(idle_cycles_c26_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_27_ (
	.regout(idle_cycles[27]),
	.datain(idle_cycles_c27_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_28_ (
	.regout(idle_cycles[28]),
	.datain(idle_cycles_c28_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_29_ (
	.regout(idle_cycles[29]),
	.datain(idle_cycles_c29_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_30_ (
	.regout(idle_cycles[30]),
	.datain(idle_cycles_c30_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:189
  cycloneii_lcell_ff RCB_FSM_idle_cycles_31_ (
	.regout(idle_cycles[31]),
	.datain(idle_cycles_c31_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state5_combout_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:183
  cycloneii_lcell_ff RCB_FSM_clrxy_reg_X_5_ (
	.regout(X_1[5]),
	.datain(X_n5_0_740_i_x4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(X_e0_0_N_8_i_0_596_i_o4),
	.sdata(X[5]),
	.ena(un2_vram_delay_10_i)
);
// @12:183
  cycloneii_lcell_ff RCB_FSM_clrxy_reg_X_4_ (
	.regout(X_1[4]),
	.datain(X_n4_0_710_i_x4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(X_e0_0_N_8_i_0_596_i_o4),
	.sdata(X[4]),
	.ena(un2_vram_delay_10_i)
);
// @12:183
  cycloneii_lcell_ff RCB_FSM_clrxy_reg_X_3_ (
	.regout(X_1[3]),
	.datain(X_n3_0_680_i_x4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(X_e0_0_N_8_i_0_596_i_o4),
	.sdata(X[3]),
	.ena(un2_vram_delay_10_i)
);
// @12:183
  cycloneii_lcell_ff RCB_FSM_clrxy_reg_X_2_ (
	.regout(X_1[2]),
	.datain(X_n2_0_650_i_x4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(X_e0_0_N_8_i_0_596_i_o4),
	.sdata(X[2]),
	.ena(un2_vram_delay_10_i)
);
// @12:183
  cycloneii_lcell_ff RCB_FSM_clrxy_reg_X_1_ (
	.regout(X_1[1]),
	.datain(X_n1_0_621_i_x4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(X_e0_0_N_8_i_0_596_i_o4),
	.sdata(X[1]),
	.ena(un2_vram_delay_10_i)
);
// @12:183
  cycloneii_lcell_ff RCB_FSM_clrxy_reg_X_0_ (
	.regout(X_1[0]),
	.datain(X[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(X_e0_0_N_8_i_0_596_i_o4_i),
	.sdata(X_RNO[0]),
	.ena(un2_vram_delay_10_i)
);
// @12:183
  cycloneii_lcell_ff RCB_FSM_clrxy_reg_Y_5_ (
	.regout(Y_1[5]),
	.datain(Y_n5_0_568_x4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(nstate_0_0_i),
	.sdata(Y[5]),
	.ena(X_0_sqmuxa_1)
);
// @12:183
  cycloneii_lcell_ff RCB_FSM_clrxy_reg_Y_4_ (
	.regout(Y_1[4]),
	.datain(Y_n4_0_542_x4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(nstate_0_0_i),
	.sdata(Y[4]),
	.ena(X_0_sqmuxa_1)
);
// @12:183
  cycloneii_lcell_ff RCB_FSM_clrxy_reg_Y_3_ (
	.regout(Y_1[3]),
	.datain(Y_n3_0_516_x4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(nstate_0_0_i),
	.sdata(Y[3]),
	.ena(X_0_sqmuxa_1)
);
// @12:183
  cycloneii_lcell_ff RCB_FSM_clrxy_reg_Y_2_ (
	.regout(Y_1[2]),
	.datain(Y_n2_0_490_x4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(nstate_0_0_i),
	.sdata(Y[2]),
	.ena(X_0_sqmuxa_1)
);
// @12:183
  cycloneii_lcell_ff RCB_FSM_clrxy_reg_Y_1_ (
	.regout(Y_1[1]),
	.datain(Y_n1_0_464_m2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(X_0_sqmuxa_1)
);
// @12:184
  cycloneii_lcell_ff RCB_FSM_vraddr_7_ (
	.regout(vraddr[7]),
	.datain(word_reg_delayed[7]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:184
  cycloneii_lcell_ff RCB_FSM_vraddr_6_ (
	.regout(vraddr[6]),
	.datain(word_reg_delayed[6]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:184
  cycloneii_lcell_ff RCB_FSM_vraddr_5_ (
	.regout(vraddr[5]),
	.datain(word_reg_delayed[5]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:184
  cycloneii_lcell_ff RCB_FSM_vraddr_4_ (
	.regout(vraddr[4]),
	.datain(word_reg_delayed[4]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:184
  cycloneii_lcell_ff RCB_FSM_vraddr_3_ (
	.regout(vraddr[3]),
	.datain(word_reg_delayed[3]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:184
  cycloneii_lcell_ff RCB_FSM_vraddr_2_ (
	.regout(vraddr[2]),
	.datain(word_reg_delayed[2]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:184
  cycloneii_lcell_ff RCB_FSM_vraddr_1_ (
	.regout(vraddr[1]),
	.datain(word_reg_delayed[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:184
  cycloneii_lcell_ff RCB_FSM_vraddr_0_ (
	.regout(vraddr[0]),
	.datain(word_reg_delayed[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:211
  cycloneii_lcell_ff RCB_FSM_xy_prev_X_5_ (
	.regout(X_2[5]),
	.datain(X_3_5),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:211
  cycloneii_lcell_ff RCB_FSM_xy_prev_X_4_ (
	.regout(X_2[4]),
	.datain(X_3_4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:211
  cycloneii_lcell_ff RCB_FSM_xy_prev_X_3_ (
	.regout(X_2[3]),
	.datain(X_3_3),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:211
  cycloneii_lcell_ff RCB_FSM_xy_prev_X_2_ (
	.regout(X_2[2]),
	.datain(X_3_2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:211
  cycloneii_lcell_ff RCB_FSM_xy_prev_X_1_ (
	.regout(X_2[1]),
	.datain(X_3_1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:211
  cycloneii_lcell_ff RCB_FSM_xy_prev_X_0_ (
	.regout(X_2[0]),
	.datain(X_3_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:211
  cycloneii_lcell_ff RCB_FSM_xy_prev_Y_5_ (
	.regout(Y_2[5]),
	.datain(Y_3_5),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:211
  cycloneii_lcell_ff RCB_FSM_xy_prev_Y_4_ (
	.regout(Y_2[4]),
	.datain(Y_3_4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:211
  cycloneii_lcell_ff RCB_FSM_xy_prev_Y_3_ (
	.regout(Y_2[3]),
	.datain(Y_3_3),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:211
  cycloneii_lcell_ff RCB_FSM_xy_prev_Y_2_ (
	.regout(Y_2[2]),
	.datain(Y_3_2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:211
  cycloneii_lcell_ff RCB_FSM_xy_prev_Y_1_ (
	.regout(Y_2[1]),
	.datain(Y_3_1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:211
  cycloneii_lcell_ff RCB_FSM_xy_prev_Y_0_ (
	.regout(Y_1[0]),
	.datain(Y_2_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:184
  cycloneii_lcell_ff RCB_FSM_word_reg_delayed_7_ (
	.regout(word_reg_delayed[7]),
	.datain(Y_4[5]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:184
  cycloneii_lcell_ff RCB_FSM_word_reg_delayed_6_ (
	.regout(word_reg_delayed[6]),
	.datain(Y_4[4]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:184
  cycloneii_lcell_ff RCB_FSM_word_reg_delayed_5_ (
	.regout(word_reg_delayed[5]),
	.datain(Y_4[3]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:184
  cycloneii_lcell_ff RCB_FSM_word_reg_delayed_4_ (
	.regout(word_reg_delayed[4]),
	.datain(Y_4[2]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:184
  cycloneii_lcell_ff RCB_FSM_word_reg_delayed_3_ (
	.regout(word_reg_delayed[3]),
	.datain(X_4[5]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:184
  cycloneii_lcell_ff RCB_FSM_word_reg_delayed_2_ (
	.regout(word_reg_delayed[2]),
	.datain(X_4[4]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:184
  cycloneii_lcell_ff RCB_FSM_word_reg_delayed_1_ (
	.regout(word_reg_delayed[1]),
	.datain(X_4[3]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:184
  cycloneii_lcell_ff RCB_FSM_word_reg_delayed_0_ (
	.regout(word_reg_delayed[0]),
	.datain(X_4[2]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_15_1_ (
	.regout(cache_store_reg_15[1]),
	.datain(pre_rdout_par_15[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_15_0_ (
	.regout(cache_store_reg_15[0]),
	.datain(pre_rdout_par_15[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_14_1_ (
	.regout(cache_store_reg_14[1]),
	.datain(pre_rdout_par_14[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_14_0_ (
	.regout(cache_store_reg_14[0]),
	.datain(pre_rdout_par_14[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_13_1_ (
	.regout(cache_store_reg_13[1]),
	.datain(pre_rdout_par_13[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_13_0_ (
	.regout(cache_store_reg_13[0]),
	.datain(pre_rdout_par_13[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_12_1_ (
	.regout(cache_store_reg_12[1]),
	.datain(pre_rdout_par_12[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_12_0_ (
	.regout(cache_store_reg_12[0]),
	.datain(pre_rdout_par_12[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_11_1_ (
	.regout(cache_store_reg_11[1]),
	.datain(pre_rdout_par_11[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_11_0_ (
	.regout(cache_store_reg_11[0]),
	.datain(pre_rdout_par_11[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_10_1_ (
	.regout(cache_store_reg_10[1]),
	.datain(pre_rdout_par_10[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_10_0_ (
	.regout(cache_store_reg_10[0]),
	.datain(pre_rdout_par_10[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_9_1_ (
	.regout(cache_store_reg_9[1]),
	.datain(pre_rdout_par_9[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_9_0_ (
	.regout(cache_store_reg_9[0]),
	.datain(pre_rdout_par_9[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_8_1_ (
	.regout(cache_store_reg_8[1]),
	.datain(pre_rdout_par_8[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_8_0_ (
	.regout(cache_store_reg_8[0]),
	.datain(pre_rdout_par_8[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_7_1_ (
	.regout(cache_store_reg_7[1]),
	.datain(pre_rdout_par_7[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_7_0_ (
	.regout(cache_store_reg_7[0]),
	.datain(pre_rdout_par_7[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_6_1_ (
	.regout(cache_store_reg_6[1]),
	.datain(pre_rdout_par_6[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_6_0_ (
	.regout(cache_store_reg_6[0]),
	.datain(pre_rdout_par_6[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_5_1_ (
	.regout(cache_store_reg_5[1]),
	.datain(pre_rdout_par_5[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_5_0_ (
	.regout(cache_store_reg_5[0]),
	.datain(pre_rdout_par_5[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_4_1_ (
	.regout(cache_store_reg_4[1]),
	.datain(pre_rdout_par_4[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_4_0_ (
	.regout(cache_store_reg_4[0]),
	.datain(pre_rdout_par_4[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_3_1_ (
	.regout(cache_store_reg_3[1]),
	.datain(pre_rdout_par_3[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_3_0_ (
	.regout(cache_store_reg_3[0]),
	.datain(pre_rdout_par_3[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_2_1_ (
	.regout(cache_store_reg_2[1]),
	.datain(pre_rdout_par_2[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_2_0_ (
	.regout(cache_store_reg_2[0]),
	.datain(pre_rdout_par_2[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_1_1_ (
	.regout(cache_store_reg_1[1]),
	.datain(pre_rdout_par_1[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_1_0_ (
	.regout(cache_store_reg_1[0]),
	.datain(pre_rdout_par_1[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_0_1_ (
	.regout(cache_store_reg_0[1]),
	.datain(pre_rdout_par_0[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:187
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_0_0_ (
	.regout(cache_store_reg_0[0]),
	.datain(pre_rdout_par_0[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cache_store_reg_0_0_0_0__g2_i)
);
// @12:186
  cycloneii_lcell_ff RCB_FSM_rcb_finish_i (
	.regout(rcb_finish_i),
	.datain(rcb_finish_i_2_0_g4_x),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(rcb_finish_i_2_0_g0_i_0)
);
// @12:183
  cycloneii_lcell_ff RCB_FSM_clrxy_reg_Y_0_ (
	.regout(Y_3[0]),
	.datain(Y_e0_0_g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(nstate_0_0_i),
	.sdata(Y_e0_0_g1),
	.ena(G_779)
);
// @12:390
  cycloneii_lcell_ff nstate_0_0_ (
	.regout(nstate_0_0),
	.datain(nstate_2_0_0__g3),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(nstate_2_0_0__g0_0)
);
  assign  X_RNO[0] = ~ X_1[0];
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c0 (
	.combout(idle_cycles_c0_combout),
	.cout(idle_cycles_c0_cout),
	.dataa(idle_cycles[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam RCB_FSM_idle_cycles_c0.lut_mask=16'h6688;
defparam RCB_FSM_idle_cycles_c0.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c1 (
	.combout(idle_cycles_c1_combout),
	.cout(idle_cycles_c1_cout),
	.dataa(idle_cycles[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c0_cout)
);
defparam RCB_FSM_idle_cycles_c1.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c1.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c2 (
	.combout(idle_cycles_c2_combout),
	.cout(idle_cycles_c2_cout),
	.dataa(idle_cycles[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c1_cout)
);
defparam RCB_FSM_idle_cycles_c2.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c2.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c3 (
	.combout(idle_cycles_c3_combout),
	.cout(idle_cycles_c3_cout),
	.dataa(idle_cycles[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c2_cout)
);
defparam RCB_FSM_idle_cycles_c3.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c3.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c4 (
	.combout(idle_cycles_c4_combout),
	.cout(idle_cycles_c4_cout),
	.dataa(idle_cycles[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c3_cout)
);
defparam RCB_FSM_idle_cycles_c4.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c4.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c5 (
	.combout(idle_cycles_c5_combout),
	.cout(idle_cycles_c5_cout),
	.dataa(idle_cycles[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c4_cout)
);
defparam RCB_FSM_idle_cycles_c5.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c5.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c6 (
	.combout(idle_cycles_c6_combout),
	.cout(idle_cycles_c6_cout),
	.dataa(idle_cycles[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c5_cout)
);
defparam RCB_FSM_idle_cycles_c6.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c6.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c7 (
	.combout(idle_cycles_c7_combout),
	.cout(idle_cycles_c7_cout),
	.dataa(idle_cycles[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c6_cout)
);
defparam RCB_FSM_idle_cycles_c7.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c7.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c8 (
	.combout(idle_cycles_c8_combout),
	.cout(idle_cycles_c8_cout),
	.dataa(idle_cycles[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c7_cout)
);
defparam RCB_FSM_idle_cycles_c8.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c8.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c9 (
	.combout(idle_cycles_c9_combout),
	.cout(idle_cycles_c9_cout),
	.dataa(idle_cycles[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c8_cout)
);
defparam RCB_FSM_idle_cycles_c9.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c9.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c10 (
	.combout(idle_cycles_c10_combout),
	.cout(idle_cycles_c10_cout),
	.dataa(idle_cycles[10]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c9_cout)
);
defparam RCB_FSM_idle_cycles_c10.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c10.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c11 (
	.combout(idle_cycles_c11_combout),
	.cout(idle_cycles_c11_cout),
	.dataa(idle_cycles[11]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c10_cout)
);
defparam RCB_FSM_idle_cycles_c11.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c11.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c12 (
	.combout(idle_cycles_c12_combout),
	.cout(idle_cycles_c12_cout),
	.dataa(idle_cycles[12]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c11_cout)
);
defparam RCB_FSM_idle_cycles_c12.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c12.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c13 (
	.combout(idle_cycles_c13_combout),
	.cout(idle_cycles_c13_cout),
	.dataa(idle_cycles[13]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c12_cout)
);
defparam RCB_FSM_idle_cycles_c13.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c13.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c14 (
	.combout(idle_cycles_c14_combout),
	.cout(idle_cycles_c14_cout),
	.dataa(idle_cycles[14]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c13_cout)
);
defparam RCB_FSM_idle_cycles_c14.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c14.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c15 (
	.combout(idle_cycles_c15_combout),
	.cout(idle_cycles_c15_cout),
	.dataa(idle_cycles[15]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c14_cout)
);
defparam RCB_FSM_idle_cycles_c15.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c15.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c16 (
	.combout(idle_cycles_c16_combout),
	.cout(idle_cycles_c16_cout),
	.dataa(idle_cycles[16]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c15_cout)
);
defparam RCB_FSM_idle_cycles_c16.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c16.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c17 (
	.combout(idle_cycles_c17_combout),
	.cout(idle_cycles_c17_cout),
	.dataa(idle_cycles[17]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c16_cout)
);
defparam RCB_FSM_idle_cycles_c17.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c17.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c18 (
	.combout(idle_cycles_c18_combout),
	.cout(idle_cycles_c18_cout),
	.dataa(idle_cycles[18]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c17_cout)
);
defparam RCB_FSM_idle_cycles_c18.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c18.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c19 (
	.combout(idle_cycles_c19_combout),
	.cout(idle_cycles_c19_cout),
	.dataa(idle_cycles[19]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c18_cout)
);
defparam RCB_FSM_idle_cycles_c19.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c19.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c20 (
	.combout(idle_cycles_c20_combout),
	.cout(idle_cycles_c20_cout),
	.dataa(idle_cycles[20]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c19_cout)
);
defparam RCB_FSM_idle_cycles_c20.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c20.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c21 (
	.combout(idle_cycles_c21_combout),
	.cout(idle_cycles_c21_cout),
	.dataa(idle_cycles[21]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c20_cout)
);
defparam RCB_FSM_idle_cycles_c21.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c21.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c22 (
	.combout(idle_cycles_c22_combout),
	.cout(idle_cycles_c22_cout),
	.dataa(idle_cycles[22]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c21_cout)
);
defparam RCB_FSM_idle_cycles_c22.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c22.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c23 (
	.combout(idle_cycles_c23_combout),
	.cout(idle_cycles_c23_cout),
	.dataa(idle_cycles[23]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c22_cout)
);
defparam RCB_FSM_idle_cycles_c23.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c23.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c24 (
	.combout(idle_cycles_c24_combout),
	.cout(idle_cycles_c24_cout),
	.dataa(idle_cycles[24]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c23_cout)
);
defparam RCB_FSM_idle_cycles_c24.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c24.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c25 (
	.combout(idle_cycles_c25_combout),
	.cout(idle_cycles_c25_cout),
	.dataa(idle_cycles[25]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c24_cout)
);
defparam RCB_FSM_idle_cycles_c25.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c25.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c26 (
	.combout(idle_cycles_c26_combout),
	.cout(idle_cycles_c26_cout),
	.dataa(idle_cycles[26]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c25_cout)
);
defparam RCB_FSM_idle_cycles_c26.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c26.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c27 (
	.combout(idle_cycles_c27_combout),
	.cout(idle_cycles_c27_cout),
	.dataa(idle_cycles[27]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c26_cout)
);
defparam RCB_FSM_idle_cycles_c27.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c27.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c28 (
	.combout(idle_cycles_c28_combout),
	.cout(idle_cycles_c28_cout),
	.dataa(idle_cycles[28]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c27_cout)
);
defparam RCB_FSM_idle_cycles_c28.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c28.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c29 (
	.combout(idle_cycles_c29_combout),
	.cout(idle_cycles_c29_cout),
	.dataa(idle_cycles[29]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c28_cout)
);
defparam RCB_FSM_idle_cycles_c29.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c29.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c30 (
	.combout(idle_cycles_c30_combout),
	.cout(idle_cycles_c30_cout),
	.dataa(idle_cycles[30]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c29_cout)
);
defparam RCB_FSM_idle_cycles_c30.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c30.sum_lutc_input="cin";
// @12:189
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c31 (
	.combout(idle_cycles_c31_combout),
	.dataa(idle_cycles[31]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c30_cout)
);
defparam RCB_FSM_idle_cycles_c31.lut_mask=16'h5a5a;
defparam RCB_FSM_idle_cycles_c31.sum_lutc_input="cin";
// @9:67
  cycloneii_lcell_comb RCB_LOG_min_slv_min_un6_output_value_lt0 (
	.cout(lt_0),
	.dataa(X_2[0]),
	.datab(X_3_0),
	.datac(VCC),
	.datad(VCC)
);
defparam RCB_LOG_min_slv_min_un6_output_value_lt0.lut_mask=16'h0044;
defparam RCB_LOG_min_slv_min_un6_output_value_lt0.sum_lutc_input="cin";
// @9:67
  cycloneii_lcell_comb RCB_LOG_min_slv_min_un6_output_value_lt1 (
	.cout(lt_1),
	.dataa(X_2[1]),
	.datab(X_3_1),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_0)
);
defparam RCB_LOG_min_slv_min_un6_output_value_lt1.lut_mask=16'h00d4;
defparam RCB_LOG_min_slv_min_un6_output_value_lt1.sum_lutc_input="cin";
// @9:67
  cycloneii_lcell_comb RCB_LOG_min_slv_min_un6_output_value_lt2 (
	.cout(lt_2),
	.dataa(X_2[2]),
	.datab(X_3_2),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_1)
);
defparam RCB_LOG_min_slv_min_un6_output_value_lt2.lut_mask=16'h00d4;
defparam RCB_LOG_min_slv_min_un6_output_value_lt2.sum_lutc_input="cin";
// @9:67
  cycloneii_lcell_comb RCB_LOG_min_slv_min_un6_output_value_lt3 (
	.cout(lt_3),
	.dataa(X_2[3]),
	.datab(X_3_3),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_2)
);
defparam RCB_LOG_min_slv_min_un6_output_value_lt3.lut_mask=16'h00d4;
defparam RCB_LOG_min_slv_min_un6_output_value_lt3.sum_lutc_input="cin";
// @9:67
  cycloneii_lcell_comb RCB_LOG_min_slv_min_un6_output_value_lt4 (
	.cout(lt_4),
	.dataa(X_2[4]),
	.datab(X_3_4),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_3)
);
defparam RCB_LOG_min_slv_min_un6_output_value_lt4.lut_mask=16'h00d4;
defparam RCB_LOG_min_slv_min_un6_output_value_lt4.sum_lutc_input="cin";
// @9:67
  cycloneii_lcell_comb RCB_LOG_min_slv_min_un6_output_value_lt5 (
	.combout(lt5),
	.cout(lt5_cout),
	.dataa(X_2[5]),
	.datab(X_3_5),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4)
);
defparam RCB_LOG_min_slv_min_un6_output_value_lt5.lut_mask=16'hd4d4;
defparam RCB_LOG_min_slv_min_un6_output_value_lt5.sum_lutc_input="cin";
// @9:67
  cycloneii_lcell_comb RCB_LOG_min_slv_min_un23_output_value_lt0 (
	.cout(lt_0_0),
	.dataa(Y_1[0]),
	.datab(Y_2_0),
	.datac(VCC),
	.datad(VCC)
);
defparam RCB_LOG_min_slv_min_un23_output_value_lt0.lut_mask=16'h0044;
defparam RCB_LOG_min_slv_min_un23_output_value_lt0.sum_lutc_input="cin";
// @9:67
  cycloneii_lcell_comb RCB_LOG_min_slv_min_un23_output_value_lt1 (
	.cout(lt_1_0),
	.dataa(Y_2[1]),
	.datab(Y_3_1),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_0_0)
);
defparam RCB_LOG_min_slv_min_un23_output_value_lt1.lut_mask=16'h00d4;
defparam RCB_LOG_min_slv_min_un23_output_value_lt1.sum_lutc_input="cin";
// @9:67
  cycloneii_lcell_comb RCB_LOG_min_slv_min_un23_output_value_lt2 (
	.cout(lt_2_0),
	.dataa(Y_2[2]),
	.datab(Y_3_2),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_1_0)
);
defparam RCB_LOG_min_slv_min_un23_output_value_lt2.lut_mask=16'h00d4;
defparam RCB_LOG_min_slv_min_un23_output_value_lt2.sum_lutc_input="cin";
// @9:67
  cycloneii_lcell_comb RCB_LOG_min_slv_min_un23_output_value_lt3 (
	.cout(lt_3_0),
	.dataa(Y_2[3]),
	.datab(Y_3_3),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_2_0)
);
defparam RCB_LOG_min_slv_min_un23_output_value_lt3.lut_mask=16'h00d4;
defparam RCB_LOG_min_slv_min_un23_output_value_lt3.sum_lutc_input="cin";
// @9:67
  cycloneii_lcell_comb RCB_LOG_min_slv_min_un23_output_value_lt4 (
	.cout(lt_4_0),
	.dataa(Y_2[4]),
	.datab(Y_3_4),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_3_0)
);
defparam RCB_LOG_min_slv_min_un23_output_value_lt4.lut_mask=16'h00d4;
defparam RCB_LOG_min_slv_min_un23_output_value_lt4.sum_lutc_input="cin";
// @9:67
  cycloneii_lcell_comb RCB_LOG_min_slv_min_un23_output_value_lt5 (
	.combout(lt5_0),
	.cout(lt5_cout_0),
	.dataa(Y_2[5]),
	.datab(Y_3_5),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4_0)
);
defparam RCB_LOG_min_slv_min_un23_output_value_lt5.lut_mask=16'hd4d4;
defparam RCB_LOG_min_slv_min_un23_output_value_lt5.sum_lutc_input="cin";
// @9:77
  cycloneii_lcell_comb RCB_LOG_max_slv_max_un6_output_value_lt0 (
	.cout(lt_0_1),
	.dataa(X_3_0),
	.datab(X_2[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam RCB_LOG_max_slv_max_un6_output_value_lt0.lut_mask=16'h0044;
defparam RCB_LOG_max_slv_max_un6_output_value_lt0.sum_lutc_input="cin";
// @9:77
  cycloneii_lcell_comb RCB_LOG_max_slv_max_un6_output_value_lt1 (
	.cout(lt_1_1),
	.dataa(X_3_1),
	.datab(X_2[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_0_1)
);
defparam RCB_LOG_max_slv_max_un6_output_value_lt1.lut_mask=16'h00d4;
defparam RCB_LOG_max_slv_max_un6_output_value_lt1.sum_lutc_input="cin";
// @9:77
  cycloneii_lcell_comb RCB_LOG_max_slv_max_un6_output_value_lt2 (
	.cout(lt_2_1),
	.dataa(X_3_2),
	.datab(X_2[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_1_1)
);
defparam RCB_LOG_max_slv_max_un6_output_value_lt2.lut_mask=16'h00d4;
defparam RCB_LOG_max_slv_max_un6_output_value_lt2.sum_lutc_input="cin";
// @9:77
  cycloneii_lcell_comb RCB_LOG_max_slv_max_un6_output_value_lt3 (
	.cout(lt_3_1),
	.dataa(X_3_3),
	.datab(X_2[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_2_1)
);
defparam RCB_LOG_max_slv_max_un6_output_value_lt3.lut_mask=16'h00d4;
defparam RCB_LOG_max_slv_max_un6_output_value_lt3.sum_lutc_input="cin";
// @9:77
  cycloneii_lcell_comb RCB_LOG_max_slv_max_un6_output_value_lt4 (
	.cout(lt_4_1),
	.dataa(X_3_4),
	.datab(X_2[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_3_1)
);
defparam RCB_LOG_max_slv_max_un6_output_value_lt4.lut_mask=16'h00d4;
defparam RCB_LOG_max_slv_max_un6_output_value_lt4.sum_lutc_input="cin";
// @9:77
  cycloneii_lcell_comb RCB_LOG_max_slv_max_un6_output_value_lt5 (
	.combout(lt5_1),
	.cout(lt5_cout_1),
	.dataa(X_3_5),
	.datab(X_2[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4_1)
);
defparam RCB_LOG_max_slv_max_un6_output_value_lt5.lut_mask=16'hd4d4;
defparam RCB_LOG_max_slv_max_un6_output_value_lt5.sum_lutc_input="cin";
// @9:77
  cycloneii_lcell_comb RCB_LOG_max_slv_max_un23_output_value_lt0 (
	.cout(lt_0_2),
	.dataa(Y_2_0),
	.datab(Y_1[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam RCB_LOG_max_slv_max_un23_output_value_lt0.lut_mask=16'h0044;
defparam RCB_LOG_max_slv_max_un23_output_value_lt0.sum_lutc_input="cin";
// @9:77
  cycloneii_lcell_comb RCB_LOG_max_slv_max_un23_output_value_lt1 (
	.cout(lt_1_2),
	.dataa(Y_3_1),
	.datab(Y_2[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_0_2)
);
defparam RCB_LOG_max_slv_max_un23_output_value_lt1.lut_mask=16'h00d4;
defparam RCB_LOG_max_slv_max_un23_output_value_lt1.sum_lutc_input="cin";
// @9:77
  cycloneii_lcell_comb RCB_LOG_max_slv_max_un23_output_value_lt2 (
	.cout(lt_2_2),
	.dataa(Y_3_2),
	.datab(Y_2[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_1_2)
);
defparam RCB_LOG_max_slv_max_un23_output_value_lt2.lut_mask=16'h00d4;
defparam RCB_LOG_max_slv_max_un23_output_value_lt2.sum_lutc_input="cin";
// @9:77
  cycloneii_lcell_comb RCB_LOG_max_slv_max_un23_output_value_lt3 (
	.cout(lt_3_2),
	.dataa(Y_3_3),
	.datab(Y_2[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_2_2)
);
defparam RCB_LOG_max_slv_max_un23_output_value_lt3.lut_mask=16'h00d4;
defparam RCB_LOG_max_slv_max_un23_output_value_lt3.sum_lutc_input="cin";
// @9:77
  cycloneii_lcell_comb RCB_LOG_max_slv_max_un23_output_value_lt4 (
	.cout(lt_4_2),
	.dataa(Y_3_4),
	.datab(Y_2[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_3_2)
);
defparam RCB_LOG_max_slv_max_un23_output_value_lt4.lut_mask=16'h00d4;
defparam RCB_LOG_max_slv_max_un23_output_value_lt4.sum_lutc_input="cin";
// @9:77
  cycloneii_lcell_comb RCB_LOG_max_slv_max_un23_output_value_lt5 (
	.combout(lt5_2),
	.cout(lt5_cout_2),
	.dataa(Y_3_5),
	.datab(Y_2[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4_2)
);
defparam RCB_LOG_max_slv_max_un23_output_value_lt5.lut_mask=16'hd4d4;
defparam RCB_LOG_max_slv_max_un23_output_value_lt5.sum_lutc_input="cin";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_X_RNO_1_ (
	.combout(X_n1_0_621_i_x4),
	.dataa(X_1[1]),
	.datab(X_1[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_X_RNO_1_.lut_mask=16'h6666;
defparam RCB_FSM_clrxy_reg_X_RNO_1_.sum_lutc_input="datac";
// @12:429
  cycloneii_lcell_comb RCB_FSM_un39_vram_delay_3 (
	.combout(un39_vram_delay_3),
	.dataa(X_0[3]),
	.datab(X_1[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam RCB_FSM_un39_vram_delay_3.lut_mask=16'h6666;
defparam RCB_FSM_un39_vram_delay_3.sum_lutc_input="datac";
// @12:429
  cycloneii_lcell_comb RCB_FSM_un39_vram_delay_2 (
	.combout(un39_vram_delay_2),
	.dataa(X_0[2]),
	.datab(X_1[2]),
	.datac(VCC),
	.datad(VCC)
);
defparam RCB_FSM_un39_vram_delay_2.lut_mask=16'h6666;
defparam RCB_FSM_un39_vram_delay_2.sum_lutc_input="datac";
// @12:429
  cycloneii_lcell_comb RCB_FSM_un39_vram_delay_1 (
	.combout(un39_vram_delay_1),
	.dataa(X_0[1]),
	.datab(X_1[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam RCB_FSM_un39_vram_delay_1.lut_mask=16'h6666;
defparam RCB_FSM_un39_vram_delay_1.sum_lutc_input="datac";
// @12:429
  cycloneii_lcell_comb RCB_FSM_un39_vram_delay_4 (
	.combout(un39_vram_delay_4),
	.dataa(X_0[4]),
	.datab(X_1[4]),
	.datac(VCC),
	.datad(VCC)
);
defparam RCB_FSM_un39_vram_delay_4.lut_mask=16'h6666;
defparam RCB_FSM_un39_vram_delay_4.sum_lutc_input="datac";
// @12:429
  cycloneii_lcell_comb RCB_FSM_un39_vram_delay_5 (
	.combout(un39_vram_delay_5),
	.dataa(X_0[5]),
	.datab(X_1[5]),
	.datac(VCC),
	.datad(VCC)
);
defparam RCB_FSM_un39_vram_delay_5.lut_mask=16'h6666;
defparam RCB_FSM_un39_vram_delay_5.sum_lutc_input="datac";
// @12:293
  cycloneii_lcell_comb VRAM_un1_vram_delaylto30_3 (
	.combout(un1_vram_delaylto30_3),
	.dataa(idle_cycles[28]),
	.datab(idle_cycles[23]),
	.datac(VCC),
	.datad(VCC)
);
defparam VRAM_un1_vram_delaylto30_3.lut_mask=16'heeee;
defparam VRAM_un1_vram_delaylto30_3.sum_lutc_input="datac";
// @12:293
  cycloneii_lcell_comb VRAM_un1_vram_delaylto30_7 (
	.combout(un1_vram_delaylto30_7),
	.dataa(idle_cycles[9]),
	.datab(idle_cycles[8]),
	.datac(VCC),
	.datad(VCC)
);
defparam VRAM_un1_vram_delaylto30_7.lut_mask=16'heeee;
defparam VRAM_un1_vram_delaylto30_7.sum_lutc_input="datac";
// @12:415
  cycloneii_lcell_comb rcb_finish_i_0_sqmuxa_s_0_cZ (
	.combout(rcb_finish_i_0_sqmuxa_s_0),
	.dataa(Q_0_0),
	.datab(Q_0),
	.datac(nstate_0_0),
	.datad(VCC)
);
defparam rcb_finish_i_0_sqmuxa_s_0_cZ.lut_mask=16'h0404;
defparam rcb_finish_i_0_sqmuxa_s_0_cZ.sum_lutc_input="datac";
// @12:317
  cycloneii_lcell_comb delaycmd_m1_e (
	.combout(m1_e),
	.dataa(Q_0_0),
	.datab(Q_0),
	.datac(Q_4_0),
	.datad(Q_3_0)
);
defparam delaycmd_m1_e.lut_mask=16'h0400;
defparam delaycmd_m1_e.sum_lutc_input="datac";
// @12:317
  cycloneii_lcell_comb pw_d1_1_tz_cZ (
	.combout(pw_d1_1_tz),
	.dataa(Q_0_0),
	.datab(Q_0),
	.datac(Q_4_0),
	.datad(Q_3_0)
);
defparam pw_d1_1_tz_cZ.lut_mask=16'h4044;
defparam pw_d1_1_tz_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_X_RNO_2_ (
	.combout(X_n2_0_650_i_x4),
	.dataa(X_1[0]),
	.datab(X_1[1]),
	.datac(X_1[2]),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_X_RNO_2_.lut_mask=16'h7878;
defparam RCB_FSM_clrxy_reg_X_RNO_2_.sum_lutc_input="datac";
// @12:183
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_X_RNIQGT9_2_ (
	.combout(X_c2),
	.dataa(X_1[0]),
	.datab(X_1[1]),
	.datac(X_1[2]),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_X_RNIQGT9_2_.lut_mask=16'h8080;
defparam RCB_FSM_clrxy_reg_X_RNIQGT9_2_.sum_lutc_input="datac";
// @12:320
  cycloneii_lcell_comb pw_0_sqmuxa_cZ (
	.combout(pw_0_sqmuxa),
	.dataa(state_ret_5),
	.datab(vram_write),
	.datac(vram_start),
	.datad(VCC)
);
defparam pw_0_sqmuxa_cZ.lut_mask=16'h7373;
defparam pw_0_sqmuxa_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_rcb_finish_i_RNO_1 (
	.combout(rcb_finish_i_2_0_g4_1),
	.dataa(busy),
	.datab(state_0[1]),
	.datac(state_0[0]),
	.datad(VCC)
);
defparam RCB_FSM_rcb_finish_i_RNO_1.lut_mask=16'h4040;
defparam RCB_FSM_rcb_finish_i_RNO_1.sum_lutc_input="datac";
// @12:431
  cycloneii_lcell_comb RCB_FSM_un42_vram_delay_NE_3 (
	.combout(un42_vram_delay_NE_3),
	.dataa(Y_0[1]),
	.datab(Y_0[0]),
	.datac(Y_1[1]),
	.datad(Y_3[0])
);
defparam RCB_FSM_un42_vram_delay_NE_3.lut_mask=16'h7bde;
defparam RCB_FSM_un42_vram_delay_NE_3.sum_lutc_input="datac";
// @12:431
  cycloneii_lcell_comb RCB_FSM_un42_vram_delay_NE_4 (
	.combout(un42_vram_delay_NE_4),
	.dataa(Y_0[5]),
	.datab(Y_0[4]),
	.datac(Y_1[5]),
	.datad(Y_1[4])
);
defparam RCB_FSM_un42_vram_delay_NE_4.lut_mask=16'h7bde;
defparam RCB_FSM_un42_vram_delay_NE_4.sum_lutc_input="datac";
// @12:431
  cycloneii_lcell_comb RCB_FSM_un42_vram_delay_NE_5 (
	.combout(un42_vram_delay_NE_5),
	.dataa(Y_0[3]),
	.datab(Y_0[2]),
	.datac(Y_1[3]),
	.datad(Y_1[2])
);
defparam RCB_FSM_un42_vram_delay_NE_5.lut_mask=16'h7bde;
defparam RCB_FSM_un42_vram_delay_NE_5.sum_lutc_input="datac";
// @12:293
  cycloneii_lcell_comb VRAM_un1_vram_delaylto30_13 (
	.combout(un1_vram_delaylto30_13),
	.dataa(idle_cycles[25]),
	.datab(idle_cycles[26]),
	.datac(idle_cycles[24]),
	.datad(VCC)
);
defparam VRAM_un1_vram_delaylto30_13.lut_mask=16'hfefe;
defparam VRAM_un1_vram_delaylto30_13.sum_lutc_input="datac";
// @12:293
  cycloneii_lcell_comb VRAM_un1_vram_delaylto30_14 (
	.combout(un1_vram_delaylto30_14),
	.dataa(idle_cycles[21]),
	.datab(idle_cycles[22]),
	.datac(idle_cycles[20]),
	.datad(idle_cycles[27])
);
defparam VRAM_un1_vram_delaylto30_14.lut_mask=16'hfffe;
defparam VRAM_un1_vram_delaylto30_14.sum_lutc_input="datac";
// @12:293
  cycloneii_lcell_comb VRAM_un1_vram_delaylto30_16 (
	.combout(un1_vram_delaylto30_16),
	.dataa(idle_cycles[6]),
	.datab(idle_cycles[7]),
	.datac(idle_cycles[4]),
	.datad(idle_cycles[5])
);
defparam VRAM_un1_vram_delaylto30_16.lut_mask=16'hfffe;
defparam VRAM_un1_vram_delaylto30_16.sum_lutc_input="datac";
// @12:293
  cycloneii_lcell_comb VRAM_un1_vram_delaylto30_18 (
	.combout(un1_vram_delaylto30_18),
	.dataa(idle_cycles[14]),
	.datab(idle_cycles[15]),
	.datac(idle_cycles[12]),
	.datad(idle_cycles[13])
);
defparam VRAM_un1_vram_delaylto30_18.lut_mask=16'hfffe;
defparam VRAM_un1_vram_delaylto30_18.sum_lutc_input="datac";
// @12:293
  cycloneii_lcell_comb VRAM_un1_vram_delaylto30_19 (
	.combout(un1_vram_delaylto30_19),
	.dataa(idle_cycles[18]),
	.datab(idle_cycles[19]),
	.datac(idle_cycles[16]),
	.datad(idle_cycles[17])
);
defparam VRAM_un1_vram_delaylto30_19.lut_mask=16'hfffe;
defparam VRAM_un1_vram_delaylto30_19.sum_lutc_input="datac";
  cycloneii_lcell_comb xy_max_X_RNIG1ES_0_ (
	.combout(Y_1_sqmuxa_24_2),
	.dataa(X_0[1]),
	.datab(X_0[0]),
	.datac(X_1[1]),
	.datad(X_1[0])
);
defparam xy_max_X_RNIG1ES_0_.lut_mask=16'h8421;
defparam xy_max_X_RNIG1ES_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_rcb_finish_i_RNO_0 (
	.combout(rcb_finish_i_2_0_g0_i_0),
	.dataa(reset_c),
	.datab(nstate_0_0),
	.datac(m1_e),
	.datad(un6_state_i)
);
defparam RCB_FSM_rcb_finish_i_RNO_0.lut_mask=16'habaa;
defparam RCB_FSM_rcb_finish_i_RNO_0.sum_lutc_input="datac";
// @12:451
  cycloneii_lcell_comb un1_rcb_state5 (
	.combout(un1_rcb_state5_combout),
	.dataa(reset_c),
	.datab(Q_0_0),
	.datac(Q_0),
	.datad(un6_state_i)
);
defparam un1_rcb_state5.lut_mask=16'h4555;
defparam un1_rcb_state5.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_X_RNO_3_ (
	.combout(X_n3_0_680_i_x4),
	.dataa(X_1[3]),
	.datab(X_c2),
	.datac(VCC),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_X_RNO_3_.lut_mask=16'h6666;
defparam RCB_FSM_clrxy_reg_X_RNO_3_.sum_lutc_input="datac";
// @12:293
  cycloneii_lcell_comb VRAM_un1_vram_delaylto3 (
	.combout(un1_vram_delaylto3),
	.dataa(idle_cycles[0]),
	.datab(idle_cycles[1]),
	.datac(idle_cycles[2]),
	.datad(idle_cycles[3])
);
defparam VRAM_un1_vram_delaylto3.lut_mask=16'hf800;
defparam VRAM_un1_vram_delaylto3.sum_lutc_input="datac";
// @12:431
  cycloneii_lcell_comb RCB_FSM_un42_vram_delay_NE_6 (
	.combout(un42_vram_delay_NE_6),
	.dataa(un39_vram_delay_2),
	.datab(un39_vram_delay_3),
	.datac(un39_vram_delay_4),
	.datad(un39_vram_delay_5)
);
defparam RCB_FSM_un42_vram_delay_NE_6.lut_mask=16'hfffe;
defparam RCB_FSM_un42_vram_delay_NE_6.sum_lutc_input="datac";
// @12:431
  cycloneii_lcell_comb RCB_FSM_un42_vram_delay_NE_7 (
	.combout(un42_vram_delay_NE_7),
	.dataa(X_0[0]),
	.datab(X_1[0]),
	.datac(un39_vram_delay_1),
	.datad(un42_vram_delay_NE_3)
);
defparam RCB_FSM_un42_vram_delay_NE_7.lut_mask=16'hfff6;
defparam RCB_FSM_un42_vram_delay_NE_7.sum_lutc_input="datac";
// @12:293
  cycloneii_lcell_comb VRAM_un1_vram_delaylto30_20 (
	.combout(un1_vram_delaylto30_20),
	.dataa(idle_cycles[29]),
	.datab(idle_cycles[30]),
	.datac(un1_vram_delaylto30_3),
	.datad(un1_vram_delaylto30_14)
);
defparam VRAM_un1_vram_delaylto30_20.lut_mask=16'hfffe;
defparam VRAM_un1_vram_delaylto30_20.sum_lutc_input="datac";
// @12:293
  cycloneii_lcell_comb VRAM_un1_vram_delaylto30_21 (
	.combout(un1_vram_delaylto30_21),
	.dataa(idle_cycles[10]),
	.datab(idle_cycles[11]),
	.datac(un1_vram_delaylto30_7),
	.datad(un1_vram_delaylto30_16)
);
defparam VRAM_un1_vram_delaylto30_21.lut_mask=16'hfffe;
defparam VRAM_un1_vram_delaylto30_21.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_un39_vram_delay_2_RNIIO4P (
	.combout(Y_1_sqmuxa_24_3),
	.dataa(un39_vram_delay_2),
	.datab(un39_vram_delay_3),
	.datac(un39_vram_delay_4),
	.datad(un39_vram_delay_5)
);
defparam RCB_FSM_un39_vram_delay_2_RNIIO4P.lut_mask=16'h0001;
defparam RCB_FSM_un39_vram_delay_2_RNIIO4P.sum_lutc_input="datac";
  cycloneii_lcell_comb nstate_0_RNO_0_ (
	.combout(nstate_2_0_0__g3),
	.dataa(rcb_cmd_1z),
	.datab(rcb_finish_i_0_sqmuxa_s_0),
	.datac(un6_state_i),
	.datad(VCC)
);
defparam nstate_0_RNO_0_.lut_mask=16'h8080;
defparam nstate_0_RNO_0_.sum_lutc_input="datac";
// @9:88
  cycloneii_lcell_comb output_value_1_3_ (
	.combout(output_value_1[3]),
	.dataa(X_2[3]),
	.datab(X_3_3),
	.datac(lt5),
	.datad(VCC)
);
defparam output_value_1_3_.lut_mask=16'hacac;
defparam output_value_1_3_.sum_lutc_input="datac";
// @9:88
  cycloneii_lcell_comb output_value_1_2_ (
	.combout(output_value_1[2]),
	.dataa(X_2[2]),
	.datab(X_3_2),
	.datac(lt5),
	.datad(VCC)
);
defparam output_value_1_2_.lut_mask=16'hacac;
defparam output_value_1_2_.sum_lutc_input="datac";
// @9:88
  cycloneii_lcell_comb output_value_1_1_ (
	.combout(output_value_1[1]),
	.dataa(X_2[1]),
	.datab(X_3_1),
	.datac(lt5),
	.datad(VCC)
);
defparam output_value_1_1_.lut_mask=16'hacac;
defparam output_value_1_1_.sum_lutc_input="datac";
// @9:96
  cycloneii_lcell_comb output_value_3_3_ (
	.combout(output_value_3[3]),
	.dataa(X_2[3]),
	.datab(X_3_3),
	.datac(lt5_1),
	.datad(VCC)
);
defparam output_value_3_3_.lut_mask=16'hacac;
defparam output_value_3_3_.sum_lutc_input="datac";
// @9:96
  cycloneii_lcell_comb output_value_3_2_ (
	.combout(output_value_3[2]),
	.dataa(X_2[2]),
	.datab(X_3_2),
	.datac(lt5_1),
	.datad(VCC)
);
defparam output_value_3_2_.lut_mask=16'hacac;
defparam output_value_3_2_.sum_lutc_input="datac";
// @9:96
  cycloneii_lcell_comb output_value_3_1_ (
	.combout(output_value_3[1]),
	.dataa(X_2[1]),
	.datab(X_3_1),
	.datac(lt5_1),
	.datad(VCC)
);
defparam output_value_3_1_.lut_mask=16'hacac;
defparam output_value_3_1_.sum_lutc_input="datac";
// @9:96
  cycloneii_lcell_comb output_value_3_5_ (
	.combout(output_value_3[5]),
	.dataa(X_2[5]),
	.datab(X_3_5),
	.datac(lt5_1),
	.datad(VCC)
);
defparam output_value_3_5_.lut_mask=16'hacac;
defparam output_value_3_5_.sum_lutc_input="datac";
// @9:88
  cycloneii_lcell_comb output_value_1_5_ (
	.combout(output_value_1[5]),
	.dataa(X_2[5]),
	.datab(X_3_5),
	.datac(lt5),
	.datad(VCC)
);
defparam output_value_1_5_.lut_mask=16'hacac;
defparam output_value_1_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_X_RNO_4_ (
	.combout(X_n4_0_710_i_x4),
	.dataa(X_1[3]),
	.datab(X_1[4]),
	.datac(X_c2),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_X_RNO_4_.lut_mask=16'h6c6c;
defparam RCB_FSM_clrxy_reg_X_RNO_4_.sum_lutc_input="datac";
// @9:96
  cycloneii_lcell_comb output_value_3_4_ (
	.combout(output_value_3[4]),
	.dataa(X_2[4]),
	.datab(X_3_4),
	.datac(lt5_1),
	.datad(VCC)
);
defparam output_value_3_4_.lut_mask=16'hacac;
defparam output_value_3_4_.sum_lutc_input="datac";
// @9:88
  cycloneii_lcell_comb output_value_1_4_ (
	.combout(output_value_1[4]),
	.dataa(X_2[4]),
	.datab(X_3_4),
	.datac(lt5),
	.datad(VCC)
);
defparam output_value_1_4_.lut_mask=16'hacac;
defparam output_value_1_4_.sum_lutc_input="datac";
// @12:258
  cycloneii_lcell_comb splitxy_X_0_ (
	.combout(X_4_0),
	.dataa(nstate_0_0),
	.datab(X_1[0]),
	.datac(X_3_0),
	.datad(VCC)
);
defparam splitxy_X_0_.lut_mask=16'hd8d8;
defparam splitxy_X_0_.sum_lutc_input="datac";
// @12:258
  cycloneii_lcell_comb splitxy_X_1_ (
	.combout(X_4_1),
	.dataa(nstate_0_0),
	.datab(X_1[1]),
	.datac(X_3_1),
	.datad(VCC)
);
defparam splitxy_X_1_.lut_mask=16'hd8d8;
defparam splitxy_X_1_.sum_lutc_input="datac";
// @12:390
  cycloneii_lcell_comb delaycmd_1_sqmuxa_4_cZ (
	.combout(delaycmd_1_sqmuxa_4),
	.dataa(vram_write),
	.datab(rcb_cmd_1z),
	.datac(rcb_finish_i_0_sqmuxa_s_0),
	.datad(un6_state_i)
);
defparam delaycmd_1_sqmuxa_4_cZ.lut_mask=16'h4000;
defparam delaycmd_1_sqmuxa_4_cZ.sum_lutc_input="datac";
// @12:317
  cycloneii_lcell_comb pw_d1_cZ (
	.combout(pw_d1),
	.dataa(nstate_0_0),
	.datab(vram_write),
	.datac(pw_d1_1_tz),
	.datad(un6_state_i)
);
defparam pw_d1_cZ.lut_mask=16'h3200;
defparam pw_d1_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb xy_min_Y_RNIEI921_0_ (
	.combout(Y_e0_0_g4),
	.dataa(Y[0]),
	.datab(Y_3[0]),
	.datac(rcb_cmd_1z),
	.datad(rcb_finish_i_0_sqmuxa_s_0)
);
defparam xy_min_Y_RNIEI921_0_.lut_mask=16'h5ccc;
defparam xy_min_Y_RNIEI921_0_.sum_lutc_input="datac";
// @12:317
  cycloneii_lcell_comb pixopin_1_ (
	.combout(pixopin[1]),
	.dataa(rcb_cmd_1),
	.datab(db_fsm_state_ret),
	.datac(rcb_cmd_rst),
	.datad(pw_d1)
);
defparam pixopin_1_.lut_mask=16'he200;
defparam pixopin_1_.sum_lutc_input="datac";
// @12:317
  cycloneii_lcell_comb pixopin_0_ (
	.combout(pixopin[0]),
	.dataa(rcb_cmd_0),
	.datab(db_fsm_state_ret),
	.datac(rcb_cmd_rst_0),
	.datad(pw_d1)
);
defparam pixopin_0_.lut_mask=16'he200;
defparam pixopin_0_.sum_lutc_input="datac";
// @12:431
  cycloneii_lcell_comb RCB_FSM_un42_vram_delay_NE (
	.combout(un42_vram_delay_NE),
	.dataa(un42_vram_delay_NE_4),
	.datab(un42_vram_delay_NE_5),
	.datac(un42_vram_delay_NE_6),
	.datad(un42_vram_delay_NE_7)
);
defparam RCB_FSM_un42_vram_delay_NE.lut_mask=16'hfffe;
defparam RCB_FSM_un42_vram_delay_NE.sum_lutc_input="datac";
// @12:293
  cycloneii_lcell_comb VRAM_un1_vram_delaylto30_25 (
	.combout(un1_vram_delaylto30_25),
	.dataa(un1_vram_delaylto30_18),
	.datab(un1_vram_delaylto30_19),
	.datac(un1_vram_delaylto3),
	.datad(un1_vram_delaylto30_21)
);
defparam VRAM_un1_vram_delaylto30_25.lut_mask=16'hfffe;
defparam VRAM_un1_vram_delaylto30_25.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_Y_RNIVQTM1_0_ (
	.combout(Y_e0_0_g2),
	.dataa(state_ret_5),
	.datab(Y_3[0]),
	.datac(vram_start),
	.datad(Y_e0_0_g4)
);
defparam RCB_FSM_clrxy_reg_Y_RNIVQTM1_0_.lut_mask=16'h40ef;
defparam RCB_FSM_clrxy_reg_Y_RNIVQTM1_0_.sum_lutc_input="datac";
// @12:317
  cycloneii_lcell_comb delaycmd_m3 (
	.combout(m3),
	.dataa(nstate_0_0),
	.datab(m1_e),
	.datac(un42_vram_delay_NE),
	.datad(VCC)
);
defparam delaycmd_m3.lut_mask=16'he4e4;
defparam delaycmd_m3.sum_lutc_input="datac";
// @12:426
  cycloneii_lcell_comb un2_vram_write_2_cZ (
	.combout(un2_vram_write_2),
	.dataa(vram_write),
	.datab(un42_vram_delay_NE),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_vram_write_2_cZ.lut_mask=16'hbbbb;
defparam un2_vram_write_2_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_Y_RNO_0_ (
	.combout(Y_e0_0_g1),
	.dataa(Y_3[0]),
	.datab(m1_e),
	.datac(Y_e0_0_g2),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_Y_RNO_0_.lut_mask=16'he2e2;
defparam RCB_FSM_clrxy_reg_Y_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_un42_vram_delay_NE_RNISHTU1 (
	.combout(X_e0_0_N_8_i_0_596_i_o4),
	.dataa(nstate_0_0),
	.datab(Y_1_sqmuxa_24_2),
	.datac(Y_1_sqmuxa_24_3),
	.datad(un42_vram_delay_NE)
);
defparam RCB_FSM_un42_vram_delay_NE_RNISHTU1.lut_mask=16'hd555;
defparam RCB_FSM_un42_vram_delay_NE_RNISHTU1.sum_lutc_input="datac";
// @12:205
  cycloneii_lcell_comb clrxy_reg_Y_1_sqmuxa (
	.combout(Y_1_sqmuxa),
	.dataa(vram_write),
	.datab(Y_1_sqmuxa_24_2),
	.datac(Y_1_sqmuxa_24_3),
	.datad(un42_vram_delay_NE)
);
defparam clrxy_reg_Y_1_sqmuxa.lut_mask=16'h4000;
defparam clrxy_reg_Y_1_sqmuxa.sum_lutc_input="datac";
// @12:293
  cycloneii_lcell_comb VRAM_un1_vram_delaylto31 (
	.combout(un1_vram_delaylto31),
	.dataa(idle_cycles[31]),
	.datab(un1_vram_delaylto30_13),
	.datac(un1_vram_delaylto30_20),
	.datad(un1_vram_delaylto30_25)
);
defparam VRAM_un1_vram_delaylto31.lut_mask=16'h5554;
defparam VRAM_un1_vram_delaylto31.sum_lutc_input="datac";
// @12:248
  cycloneii_lcell_comb dbb_delaycmd_cZ (
	.combout(dbb_delaycmd),
	.dataa(state_ret_5),
	.datab(vram_write),
	.datac(vram_start),
	.datad(m3)
);
defparam dbb_delaycmd_cZ.lut_mask=16'hffdc;
defparam dbb_delaycmd_cZ.sum_lutc_input="datac";
// @12:401
  cycloneii_lcell_comb un2_vram_delay_10 (
	.combout(un2_vram_delay_10_i),
	.dataa(nstate_0_0),
	.datab(m1_e),
	.datac(un6_state_i),
	.datad(un2_vram_write_2)
);
defparam un2_vram_delay_10.lut_mask=16'h40e0;
defparam un2_vram_delay_10.sum_lutc_input="datac";
  cycloneii_lcell_comb nstate_0_RNO_0_0_ (
	.combout(nstate_2_0_0__g0_0),
	.dataa(reset_c),
	.datab(state_ret_5),
	.datac(vram_start),
	.datad(un2_vram_delay_6[0])
);
defparam nstate_0_RNO_0_0_.lut_mask=16'haaef;
defparam nstate_0_RNO_0_0_.sum_lutc_input="datac";
// @12:205
  cycloneii_lcell_comb clrxy_reg_X_0_sqmuxa_1 (
	.combout(X_0_sqmuxa_1),
	.dataa(nstate_0_0),
	.datab(m1_e),
	.datac(un6_state_i),
	.datad(Y_1_sqmuxa)
);
defparam clrxy_reg_X_0_sqmuxa_1.lut_mask=16'he040;
defparam clrxy_reg_X_0_sqmuxa_1.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_rcb_finish_i_RNO (
	.combout(rcb_finish_i_2_0_g4_x),
	.dataa(dav_c),
	.datab(db_fsm_state_i_0_0),
	.datac(rcb_finish_i_2_0_g4_1),
	.datad(VCC)
);
defparam RCB_FSM_rcb_finish_i_RNO.lut_mask=16'h1010;
defparam RCB_FSM_rcb_finish_i_RNO.sum_lutc_input="datac";
// @12:317
  cycloneii_lcell_comb un2_vram_delay_3_x_cZ (
	.combout(un2_vram_delay_3_x),
	.dataa(done_i),
	.datab(state_ret_5),
	.datac(vram_start),
	.datad(VCC)
);
defparam un2_vram_delay_3_x_cZ.lut_mask=16'h2020;
defparam un2_vram_delay_3_x_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_X_RNO_5_ (
	.combout(X_n5_0_740_i_x4),
	.dataa(X_1[3]),
	.datab(X_1[4]),
	.datac(X_1[5]),
	.datad(X_c2)
);
defparam RCB_FSM_clrxy_reg_X_RNO_5_.lut_mask=16'h78f0;
defparam RCB_FSM_clrxy_reg_X_RNO_5_.sum_lutc_input="datac";
// @9:88
  cycloneii_lcell_comb output_value_1_0_ (
	.combout(output_value_1[0]),
	.dataa(X_3_0),
	.datab(X_2[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt5_cout)
);
defparam output_value_1_0_.lut_mask=16'hcaca;
defparam output_value_1_0_.sum_lutc_input="cin";
// @9:96
  cycloneii_lcell_comb output_value_3_0_ (
	.combout(output_value_3[0]),
	.dataa(X_3_0),
	.datab(X_2[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt5_cout_1)
);
defparam output_value_3_0_.lut_mask=16'hcaca;
defparam output_value_3_0_.sum_lutc_input="cin";
// @12:219
  pix_word_cache E1 (
	.pre_rdout_par_15_1(pre_rdout_par_15[1]),
	.pre_rdout_par_15_0(pre_rdout_par_15[0]),
	.pre_rdout_par_14_1(pre_rdout_par_14[1]),
	.pre_rdout_par_14_0(pre_rdout_par_14[0]),
	.pre_rdout_par_13_1(pre_rdout_par_13[1]),
	.pre_rdout_par_13_0(pre_rdout_par_13[0]),
	.pre_rdout_par_12_1(pre_rdout_par_12[1]),
	.pre_rdout_par_12_0(pre_rdout_par_12[0]),
	.pre_rdout_par_11_1(pre_rdout_par_11[1]),
	.pre_rdout_par_11_0(pre_rdout_par_11[0]),
	.pre_rdout_par_10_1(pre_rdout_par_10[1]),
	.pre_rdout_par_10_0(pre_rdout_par_10[0]),
	.pre_rdout_par_9_1(pre_rdout_par_9[1]),
	.pre_rdout_par_9_0(pre_rdout_par_9[0]),
	.pre_rdout_par_8_1(pre_rdout_par_8[1]),
	.pre_rdout_par_8_0(pre_rdout_par_8[0]),
	.pre_rdout_par_7_1(pre_rdout_par_7[1]),
	.pre_rdout_par_7_0(pre_rdout_par_7[0]),
	.pre_rdout_par_6_1(pre_rdout_par_6[1]),
	.pre_rdout_par_6_0(pre_rdout_par_6[0]),
	.pre_rdout_par_5_1(pre_rdout_par_5[1]),
	.pre_rdout_par_5_0(pre_rdout_par_5[0]),
	.pre_rdout_par_4_1(pre_rdout_par_4[1]),
	.pre_rdout_par_4_0(pre_rdout_par_4[0]),
	.pre_rdout_par_0_0(pre_rdout_par_0[0]),
	.pre_rdout_par_0_1(pre_rdout_par_0[1]),
	.pre_rdout_par_1_0(pre_rdout_par_1[0]),
	.pre_rdout_par_1_1(pre_rdout_par_1[1]),
	.pre_rdout_par_2_0(pre_rdout_par_2[0]),
	.pre_rdout_par_2_1(pre_rdout_par_2[1]),
	.pre_rdout_par_3_0(pre_rdout_par_3[0]),
	.pre_rdout_par_3_1(pre_rdout_par_3[1]),
	.pre_rdout_par_3_en_0_a4_0(pre_rdout_par_3_en_0_a4_0),
	.nstate_0_0(nstate_0_0),
	.Y_0_0(Y_3_1),
	.Y_1_0(Y_4[1]),
	.Y_1(Y_1[1]),
	.Y_0(Y_4[0]),
	.X_0(X_4_0),
	.X_1(X_4_1),
	.pixopin_1(pixopin[1]),
	.pixopin_0(pixopin[0]),
	.clk_c(clk_c),
	.reset_c(reset_c),
	.pw_0_sqmuxa(pw_0_sqmuxa),
	.G_760(G_760),
	.G_766(G_766),
	.pre_rdout_par_2_1_0_0__g0_e(pre_rdout_par_2_1_0_0__g0_e),
	.G_771(G_771),
	.G_775(G_775),
	.state_ret_5(state_ret_5),
	.vram_write(vram_write),
	.vram_start(vram_start),
	.is_same_28(is_same_28),
	.is_same_29(is_same_29),
	.pw_d1(pw_d1)
);
// @12:231
  ram_fsm E2 (
	.cache_store_reg_0_1(cache_store_reg_0[1]),
	.cache_store_reg_0_0(cache_store_reg_0[0]),
	.cache_store_reg_1_1(cache_store_reg_1[1]),
	.cache_store_reg_1_0(cache_store_reg_1[0]),
	.cache_store_reg_2_1(cache_store_reg_2[1]),
	.cache_store_reg_2_0(cache_store_reg_2[0]),
	.cache_store_reg_3_1(cache_store_reg_3[1]),
	.cache_store_reg_3_0(cache_store_reg_3[0]),
	.cache_store_reg_4_1(cache_store_reg_4[1]),
	.cache_store_reg_4_0(cache_store_reg_4[0]),
	.cache_store_reg_5_1(cache_store_reg_5[1]),
	.cache_store_reg_5_0(cache_store_reg_5[0]),
	.cache_store_reg_6_1(cache_store_reg_6[1]),
	.cache_store_reg_6_0(cache_store_reg_6[0]),
	.cache_store_reg_7_1(cache_store_reg_7[1]),
	.cache_store_reg_7_0(cache_store_reg_7[0]),
	.cache_store_reg_8_1(cache_store_reg_8[1]),
	.cache_store_reg_8_0(cache_store_reg_8[0]),
	.cache_store_reg_9_1(cache_store_reg_9[1]),
	.cache_store_reg_9_0(cache_store_reg_9[0]),
	.cache_store_reg_10_1(cache_store_reg_10[1]),
	.cache_store_reg_10_0(cache_store_reg_10[0]),
	.cache_store_reg_11_1(cache_store_reg_11[1]),
	.cache_store_reg_11_0(cache_store_reg_11[0]),
	.cache_store_reg_12_1(cache_store_reg_12[1]),
	.cache_store_reg_12_0(cache_store_reg_12[0]),
	.cache_store_reg_13_1(cache_store_reg_13[1]),
	.cache_store_reg_13_0(cache_store_reg_13[0]),
	.cache_store_reg_14_1(cache_store_reg_14[1]),
	.cache_store_reg_14_0(cache_store_reg_14[0]),
	.cache_store_reg_15_1(cache_store_reg_15[1]),
	.cache_store_reg_15_0(cache_store_reg_15[0]),
	.vraddr_7(vraddr[7]),
	.vraddr_6(vraddr[6]),
	.vraddr_5(vraddr[5]),
	.vraddr_4(vraddr[4]),
	.vraddr_3(vraddr[3]),
	.vraddr_2(vraddr[2]),
	.vraddr_1(vraddr[1]),
	.vraddr_0(vraddr[0]),
	.state_0_1(state_0[1]),
	.state_0_0(state_0[0]),
	.nstate_0_0(nstate_0_0),
	.Y_0(Y_3[0]),
	.Y_1(Y_1[1]),
	.Y_2(Y_1[2]),
	.Y_3(Y_1[3]),
	.Y_5(Y_4[5]),
	.Y_4(Y_4[4]),
	.Y_0_1(Y[1]),
	.Y_0_5(Y_1[5]),
	.Y_0_4(Y_1[4]),
	.Y_0_2(Y_4[2]),
	.Y_0_3(Y_4[3]),
	.Y_0_0(Y_4[0]),
	.Y_1_5(Y_3_5),
	.Y_1_4(Y_3_4),
	.Y_1_2(Y_3_2),
	.Y_1_3(Y_3_3),
	.Y_1_1(Y_4[1]),
	.Y_1_0(Y_2_0),
	.Y_3_0(Y_2[1]),
	.X_3(X_4[5]),
	.X_1(X_4[3]),
	.X_0(X_4[2]),
	.X_2(X_4[4]),
	.X_0_3(X_1[5]),
	.X_0_1(X_1[3]),
	.X_0_0(X_1[2]),
	.X_0_2(X_1[4]),
	.X_1_3(X_3_5),
	.X_1_1(X_3_3),
	.X_1_0(X_3_2),
	.X_1_2(X_3_4),
	.db_fsm_state_i_0_0(db_fsm_state_i_0_0),
	.un2_vram_delay_6_0(un2_vram_delay_6[0]),
	.word_reg_delayed_7(word_reg_delayed[7]),
	.word_reg_delayed_5(word_reg_delayed[5]),
	.word_reg_delayed_3(word_reg_delayed[3]),
	.word_reg_delayed_2(word_reg_delayed[2]),
	.word_reg_delayed_1(word_reg_delayed[1]),
	.word_reg_delayed_4(word_reg_delayed[4]),
	.word_reg_delayed_0(word_reg_delayed[0]),
	.word_reg_delayed_6(word_reg_delayed[6]),
	.vdout_c_5(vdout_c_5),
	.vdout_c_4(vdout_c_4),
	.vdout_c_3(vdout_c_3),
	.vdout_c_2(vdout_c_2),
	.vdout_c_1(vdout_c_1),
	.vdout_c_0(vdout_c_0),
	.vdout_c_12(vdout_c_12),
	.vdout_c_11(vdout_c_11),
	.vdout_c_10(vdout_c_10),
	.vdout_c_9(vdout_c_9),
	.vdout_c_8(vdout_c_8),
	.vdout_c_7(vdout_c_7),
	.vdout_c_6(vdout_c_6),
	.vdout_c_15(vdout_c_15),
	.vdout_c_14(vdout_c_14),
	.vdout_c_13(vdout_c_13),
	.addr_ram_x_5(addr_ram_x_5),
	.addr_ram_x_6(addr_ram_x_6),
	.addr_ram_x_7(addr_ram_x_7),
	.addr_ram_x_0(addr_ram_x_0),
	.addr_ram_x_1(addr_ram_x_1),
	.addr_ram_x_2(addr_ram_x_2),
	.addr_ram_x_3(addr_ram_x_3),
	.addr_ram_x_4(addr_ram_x_4),
	.output_value_2(output_value[2]),
	.output_value_1(output_value[1]),
	.output_value_4(output_value[4]),
	.output_value_3(output_value[3]),
	.output_value_5(output_value[5]),
	.output_value_0(output_value[0]),
	.Y_2_1(Y_3_1),
	.Y_2_2(Y_2[2]),
	.Y_2_5(Y_2[5]),
	.Y_2_4(Y_2[4]),
	.Y_2_3(Y_2[3]),
	.Y_2_0(Y_1[0]),
	.output_value_2_5(output_value_2[5]),
	.output_value_2_2(output_value_2[2]),
	.output_value_2_1(output_value_2[1]),
	.output_value_2_4(output_value_2[4]),
	.output_value_2_3(output_value_2[3]),
	.output_value_2_0(output_value_2[0]),
	.clk_c(clk_c),
	.done_i(done_i),
	.state_srsts_0_1__g0(state_srsts_0_1__g0),
	.state_srsts_0_0__g0(state_srsts_0_0__g0),
	.state_ret_2(state_ret_2),
	.state_ret_5(state_ret_5),
	.G_784(G_784),
	.un6_state_i(un6_state_i),
	.vram_start(vram_start),
	.state_s0_i_o3_0(state_s0_i_o3_0),
	.Y_n2_0_490_x4(Y_n2_0_490_x4),
	.Y_n1_0_464_m2(Y_n1_0_464_m2),
	.cache_store_reg_0_0_0_0__g2_i(cache_store_reg_0_0_0_0__g2_i),
	.reset_c(reset_c),
	.Y_n3_0_516_x4(Y_n3_0_516_x4),
	.lt5(lt5_0),
	.lt5_0(lt5_2),
	.Y_n4_0_542_x4(Y_n4_0_542_x4),
	.dav_c(dav_c),
	.vram_write(vram_write),
	.m1_e(m1_e),
	.un42_vram_delay_NE(un42_vram_delay_NE),
	.vram_write_2(vram_write_2),
	.is_same_28(is_same_28),
	.is_same_29(is_same_29),
	.un1_vram_delaylto31(un1_vram_delaylto31),
	.data_ram_latmux_x(data_ram_latmux_x),
	.data_ram_latmux_0_x(data_ram_latmux_0_x),
	.data_ram_latmux_1_x(data_ram_latmux_1_x),
	.data_ram_latmux_2_x(data_ram_latmux_2_x),
	.data_ram_latmux_3_x(data_ram_latmux_3_x),
	.data_ram_latmux_4_x(data_ram_latmux_4_x),
	.data_ram_latmux_5_x(data_ram_latmux_5_x),
	.data_ram_latmux_6_x(data_ram_latmux_6_x),
	.data_ram_latmux_7_x(data_ram_latmux_7_x),
	.data_ram_latmux_8_x(data_ram_latmux_8_x),
	.data_ram_latmux_9_x(data_ram_latmux_9_x),
	.data_ram_latmux_10_x(data_ram_latmux_10_x),
	.data_ram_latmux_11_x(data_ram_latmux_11_x),
	.data_ram_latmux_12_x(data_ram_latmux_12_x),
	.data_ram_latmux_13_x(data_ram_latmux_13_x),
	.data_ram_latmux_14_x(data_ram_latmux_14_x),
	.idle_cycleslde_x(idle_cycleslde_x),
	.Y_n5_0_568_x4(Y_n5_0_568_x4),
	.lt5_cout_0(lt5_cout_0),
	.lt5_cout_2(lt5_cout_2)
);
  assign  nstate_0_0_i = ~ nstate_0_0;
  assign  X_e0_0_N_8_i_0_596_i_o4_i = ~ X_e0_0_N_8_i_0_596_i_o4;
  assign  un1_rcb_state5_combout_i = ~ un1_rcb_state5_combout;
endmodule /* rcb */

// VQM4.1+ 
module vdp (
  clk,
  reset,
  hdb,
  dav,
  hdb_busy,
  vdin,
  vdout,
  vaddr,
  vwrite,
  finish
)
;
input clk ;
input reset ;
input [15:0] hdb ;
input dav ;
output hdb_busy ;
output [15:0] vdin ;
input [15:0] vdout ;
output [7:0] vaddr ;
output vwrite ;
output finish ;
wire clk ;
wire reset ;
wire dav ;
wire hdb_busy ;
wire vwrite ;
wire finish ;
wire [5:0] DB1_dbb_bus_X;
wire [5:0] DB1_dbb_bus_Y;
wire [0:0] RCB1_nstate_0;
wire [0:0] Q_4;
wire [0:0] Q_3;
wire [0:0] Q_0;
wire [0:0] Q;
wire [8:8] DB1_db_fsm_state_i_0;
wire [7:0] RCB1_E2_addr_ram_x;
wire [15:0] hdb_c;
wire [15:0] vdout_c;
wire [1:0] DB1_dbb_bus_rcb_cmd;
wire [1:0] RCB1_splitxy_X;
wire [0:0] RCB1_E1_N1_pre_rdout_par_3_en_0_a4;
wire DB1_dbb_bus_rcb_cmd_scalar ;
wire RCB1_RCB_FSM_rcb_finish_i ;
wire VCC ;
wire GND ;
wire RCB1_vram_start ;
wire RCB1_vram_write ;
wire RCB1_E2_state_srsts_0_0__g0 ;
wire RCB1_E2_state_srsts_0_1__g0 ;
wire RCB1_E2_state_s0_i_o3_0 ;
wire RCB1_E2_state_ret_2 ;
wire RCB1_E2_state_ret_5 ;
wire DB1_DAB_DRAW1_G_760 ;
wire DB1_DAB_DRAW1_G_766 ;
wire DB1_G_771 ;
wire DB1_G_775 ;
wire DB1_G_779 ;
wire DB1_hdb_busy_23 ;
wire RCB1_E2_data_ram_latmux_14_x ;
wire RCB1_E2_data_ram_latmux_13_x ;
wire RCB1_E2_data_ram_latmux_12_x ;
wire RCB1_E2_data_ram_latmux_11_x ;
wire RCB1_E2_data_ram_latmux_10_x ;
wire RCB1_E2_data_ram_latmux_9_x ;
wire RCB1_E2_data_ram_latmux_8_x ;
wire RCB1_E2_data_ram_latmux_7_x ;
wire RCB1_E2_data_ram_latmux_6_x ;
wire RCB1_E2_data_ram_latmux_5_x ;
wire RCB1_E2_data_ram_latmux_4_x ;
wire RCB1_E2_data_ram_latmux_3_x ;
wire RCB1_E2_data_ram_latmux_2_x ;
wire RCB1_E2_data_ram_latmux_1_x ;
wire RCB1_E2_data_ram_latmux_0_x ;
wire RCB1_E2_data_ram_latmux_x ;
wire DB1_finish_x ;
wire clk_c ;
wire reset_c ;
wire dav_c ;
wire RCB1_E2_C1_un6_state_i ;
wire DB1_db_fsm_state_ret ;
wire RCB1_dbb_delaycmd ;
wire RCB1_clrxy_reg_Y_1_sqmuxa ;
wire RCB1_delaycmd_m3 ;
wire DB1_dbb_bus_rcb_cmd_rst_0 ;
wire DB1_dbb_bus_rcb_cmd_rst ;
wire DB1_DAB_DRAW1_G_784 ;
wire RCB1_E1_N1_pre_rdout_par_2_1_0_0__g0_e ;
//@0:1
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @13:22
  cycloneii_io vdout_in_15_ (
	.padio(vdout[15]),
	.combout(vdout_c[15]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_15_.operation_mode = "input";
// @13:22
  cycloneii_io vdout_in_14_ (
	.padio(vdout[14]),
	.combout(vdout_c[14]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_14_.operation_mode = "input";
// @13:22
  cycloneii_io vdout_in_13_ (
	.padio(vdout[13]),
	.combout(vdout_c[13]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_13_.operation_mode = "input";
// @13:22
  cycloneii_io vdout_in_12_ (
	.padio(vdout[12]),
	.combout(vdout_c[12]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_12_.operation_mode = "input";
// @13:22
  cycloneii_io vdout_in_11_ (
	.padio(vdout[11]),
	.combout(vdout_c[11]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_11_.operation_mode = "input";
// @13:22
  cycloneii_io vdout_in_10_ (
	.padio(vdout[10]),
	.combout(vdout_c[10]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_10_.operation_mode = "input";
// @13:22
  cycloneii_io vdout_in_9_ (
	.padio(vdout[9]),
	.combout(vdout_c[9]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_9_.operation_mode = "input";
// @13:22
  cycloneii_io vdout_in_8_ (
	.padio(vdout[8]),
	.combout(vdout_c[8]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_8_.operation_mode = "input";
// @13:22
  cycloneii_io vdout_in_7_ (
	.padio(vdout[7]),
	.combout(vdout_c[7]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_7_.operation_mode = "input";
// @13:22
  cycloneii_io vdout_in_6_ (
	.padio(vdout[6]),
	.combout(vdout_c[6]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_6_.operation_mode = "input";
// @13:22
  cycloneii_io vdout_in_5_ (
	.padio(vdout[5]),
	.combout(vdout_c[5]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_5_.operation_mode = "input";
// @13:22
  cycloneii_io vdout_in_4_ (
	.padio(vdout[4]),
	.combout(vdout_c[4]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_4_.operation_mode = "input";
// @13:22
  cycloneii_io vdout_in_3_ (
	.padio(vdout[3]),
	.combout(vdout_c[3]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_3_.operation_mode = "input";
// @13:22
  cycloneii_io vdout_in_2_ (
	.padio(vdout[2]),
	.combout(vdout_c[2]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_2_.operation_mode = "input";
// @13:22
  cycloneii_io vdout_in_1_ (
	.padio(vdout[1]),
	.combout(vdout_c[1]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_1_.operation_mode = "input";
// @13:22
  cycloneii_io vdout_in_0_ (
	.padio(vdout[0]),
	.combout(vdout_c[0]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_0_.operation_mode = "input";
// @13:17
  cycloneii_io dav_in (
	.padio(dav),
	.combout(dav_c),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dav_in.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_15_ (
	.padio(hdb[15]),
	.combout(hdb_c[15]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_15_.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_14_ (
	.padio(hdb[14]),
	.combout(hdb_c[14]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_14_.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_13_ (
	.padio(hdb[13]),
	.combout(hdb_c[13]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_13_.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_12_ (
	.padio(hdb[12]),
	.combout(hdb_c[12]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_12_.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_11_ (
	.padio(hdb[11]),
	.combout(hdb_c[11]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_11_.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_10_ (
	.padio(hdb[10]),
	.combout(hdb_c[10]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_10_.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_9_ (
	.padio(hdb[9]),
	.combout(hdb_c[9]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_9_.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_8_ (
	.padio(hdb[8]),
	.combout(hdb_c[8]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_8_.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_7_ (
	.padio(hdb[7]),
	.combout(hdb_c[7]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_7_.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_6_ (
	.padio(hdb[6]),
	.combout(hdb_c[6]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_6_.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_5_ (
	.padio(hdb[5]),
	.combout(hdb_c[5]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_5_.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_4_ (
	.padio(hdb[4]),
	.combout(hdb_c[4]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_4_.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_3_ (
	.padio(hdb[3]),
	.combout(hdb_c[3]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_3_.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_2_ (
	.padio(hdb[2]),
	.combout(hdb_c[2]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_2_.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_1_ (
	.padio(hdb[1]),
	.combout(hdb_c[1]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_1_.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_0_ (
	.padio(hdb[0]),
	.combout(hdb_c[0]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_0_.operation_mode = "input";
// @13:14
  cycloneii_io reset_in (
	.padio(reset),
	.combout(reset_c),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam reset_in.operation_mode = "input";
// @13:13
  cycloneii_io clk_in (
	.padio(clk),
	.combout(clk_c),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam clk_in.operation_mode = "input";
// @13:27
  cycloneii_io finish_out (
	.padio(finish),
	.datain(DB1_finish_x),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam finish_out.operation_mode = "output";
// @13:24
  cycloneii_io vwrite_out (
	.padio(vwrite),
	.datain(RCB1_E2_state_s0_i_o3_0),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vwrite_out.operation_mode = "output";
// @13:23
  cycloneii_io vaddr_out_7_ (
	.padio(vaddr[7]),
	.datain(RCB1_E2_addr_ram_x[7]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vaddr_out_7_.operation_mode = "output";
// @13:23
  cycloneii_io vaddr_out_6_ (
	.padio(vaddr[6]),
	.datain(RCB1_E2_addr_ram_x[6]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vaddr_out_6_.operation_mode = "output";
// @13:23
  cycloneii_io vaddr_out_5_ (
	.padio(vaddr[5]),
	.datain(RCB1_E2_addr_ram_x[5]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vaddr_out_5_.operation_mode = "output";
// @13:23
  cycloneii_io vaddr_out_4_ (
	.padio(vaddr[4]),
	.datain(RCB1_E2_addr_ram_x[4]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vaddr_out_4_.operation_mode = "output";
// @13:23
  cycloneii_io vaddr_out_3_ (
	.padio(vaddr[3]),
	.datain(RCB1_E2_addr_ram_x[3]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vaddr_out_3_.operation_mode = "output";
// @13:23
  cycloneii_io vaddr_out_2_ (
	.padio(vaddr[2]),
	.datain(RCB1_E2_addr_ram_x[2]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vaddr_out_2_.operation_mode = "output";
// @13:23
  cycloneii_io vaddr_out_1_ (
	.padio(vaddr[1]),
	.datain(RCB1_E2_addr_ram_x[1]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vaddr_out_1_.operation_mode = "output";
// @13:23
  cycloneii_io vaddr_out_0_ (
	.padio(vaddr[0]),
	.datain(RCB1_E2_addr_ram_x[0]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vaddr_out_0_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_15_ (
	.padio(vdin[15]),
	.datain(RCB1_E2_data_ram_latmux_x),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_15_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_14_ (
	.padio(vdin[14]),
	.datain(RCB1_E2_data_ram_latmux_0_x),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_14_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_13_ (
	.padio(vdin[13]),
	.datain(RCB1_E2_data_ram_latmux_1_x),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_13_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_12_ (
	.padio(vdin[12]),
	.datain(RCB1_E2_data_ram_latmux_2_x),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_12_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_11_ (
	.padio(vdin[11]),
	.datain(RCB1_E2_data_ram_latmux_3_x),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_11_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_10_ (
	.padio(vdin[10]),
	.datain(RCB1_E2_data_ram_latmux_4_x),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_10_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_9_ (
	.padio(vdin[9]),
	.datain(RCB1_E2_data_ram_latmux_5_x),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_9_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_8_ (
	.padio(vdin[8]),
	.datain(RCB1_E2_data_ram_latmux_6_x),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_8_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_7_ (
	.padio(vdin[7]),
	.datain(RCB1_E2_data_ram_latmux_7_x),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_7_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_6_ (
	.padio(vdin[6]),
	.datain(RCB1_E2_data_ram_latmux_8_x),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_6_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_5_ (
	.padio(vdin[5]),
	.datain(RCB1_E2_data_ram_latmux_9_x),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_5_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_4_ (
	.padio(vdin[4]),
	.datain(RCB1_E2_data_ram_latmux_10_x),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_4_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_3_ (
	.padio(vdin[3]),
	.datain(RCB1_E2_data_ram_latmux_11_x),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_3_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_2_ (
	.padio(vdin[2]),
	.datain(RCB1_E2_data_ram_latmux_12_x),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_2_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_1_ (
	.padio(vdin[1]),
	.datain(RCB1_E2_data_ram_latmux_13_x),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_1_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_0_ (
	.padio(vdin[0]),
	.datain(RCB1_E2_data_ram_latmux_14_x),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_0_.operation_mode = "output";
// @13:18
  cycloneii_io hdb_busy_out (
	.padio(hdb_busy),
	.datain(DB1_hdb_busy_23),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_busy_out.operation_mode = "output";
// @13:38
  db DB1 (
	.Q_4_0(Q_4[0]),
	.Q_3_0(Q_3[0]),
	.Q_0_0(Q_0[0]),
	.Q_0(Q[0]),
	.db_fsm_state_i_0_0(DB1_db_fsm_state_i_0[8]),
	.rcb_cmd_0(DB1_dbb_bus_rcb_cmd[0]),
	.rcb_cmd_1(DB1_dbb_bus_rcb_cmd[1]),
	.Y_2(DB1_dbb_bus_Y[2]),
	.Y_3(DB1_dbb_bus_Y[3]),
	.Y_4(DB1_dbb_bus_Y[4]),
	.Y_0(DB1_dbb_bus_Y[0]),
	.Y_1(DB1_dbb_bus_Y[1]),
	.Y_5(DB1_dbb_bus_Y[5]),
	.X_2(DB1_dbb_bus_X[2]),
	.X_3(DB1_dbb_bus_X[3]),
	.X_4(DB1_dbb_bus_X[4]),
	.X_0(DB1_dbb_bus_X[0]),
	.X_1(DB1_dbb_bus_X[1]),
	.X_5(DB1_dbb_bus_X[5]),
	.X_0_0(RCB1_splitxy_X[0]),
	.X_0_1(RCB1_splitxy_X[1]),
	.pre_rdout_par_3_en_0_a4_0(RCB1_E1_N1_pre_rdout_par_3_en_0_a4[0]),
	.nstate_0_0(RCB1_nstate_0[0]),
	.hdb_c_13(hdb_c[13]),
	.hdb_c_12(hdb_c[12]),
	.hdb_c_11(hdb_c[11]),
	.hdb_c_10(hdb_c[10]),
	.hdb_c_9(hdb_c[9]),
	.hdb_c_8(hdb_c[8]),
	.hdb_c_7(hdb_c[7]),
	.hdb_c_6(hdb_c[6]),
	.hdb_c_5(hdb_c[5]),
	.hdb_c_4(hdb_c[4]),
	.hdb_c_3(hdb_c[3]),
	.hdb_c_2(hdb_c[2]),
	.hdb_c_1(hdb_c[1]),
	.hdb_c_0(hdb_c[0]),
	.hdb_c_15(hdb_c[15]),
	.hdb_c_14(hdb_c[14]),
	.rcb_cmd_1z(DB1_dbb_bus_rcb_cmd_scalar),
	.clk_c(clk_c),
	.hdb_busy_23(DB1_hdb_busy_23),
	.db_fsm_state_ret(DB1_db_fsm_state_ret),
	.rcb_cmd_rst_0(DB1_dbb_bus_rcb_cmd_rst_0),
	.rcb_cmd_rst(DB1_dbb_bus_rcb_cmd_rst),
	.reset_c(reset_c),
	.G_771(DB1_G_771),
	.pre_rdout_par_2_1_0_0__g0_e(RCB1_E1_N1_pre_rdout_par_2_1_0_0__g0_e),
	.G_775(DB1_G_775),
	.vram_write(RCB1_vram_write),
	.un6_state_i(RCB1_E2_C1_un6_state_i),
	.m3(RCB1_delaycmd_m3),
	.G_779(DB1_G_779),
	.Y_1_sqmuxa(RCB1_clrxy_reg_Y_1_sqmuxa),
	.dbb_delaycmd(RCB1_dbb_delaycmd),
	.dav_c(dav_c),
	.finish_x(DB1_finish_x),
	.rcb_finish_i(RCB1_RCB_FSM_rcb_finish_i),
	.state_ret_5(RCB1_E2_state_ret_5),
	.vram_start(RCB1_vram_start),
	.G_784(DB1_DAB_DRAW1_G_784),
	.state_ret_2(RCB1_E2_state_ret_2),
	.state_srsts_0_0__g0(RCB1_E2_state_srsts_0_0__g0),
	.state_srsts_0_1__g0(RCB1_E2_state_srsts_0_1__g0),
	.G_766(DB1_DAB_DRAW1_G_766),
	.G_760(DB1_DAB_DRAW1_G_760)
);
// @13:50
  rcb RCB1 (
	.nstate_0_0(RCB1_nstate_0[0]),
	.X_3_5(DB1_dbb_bus_X[5]),
	.X_3_4(DB1_dbb_bus_X[4]),
	.X_3_3(DB1_dbb_bus_X[3]),
	.X_3_2(DB1_dbb_bus_X[2]),
	.X_3_1(DB1_dbb_bus_X[1]),
	.X_3_0(DB1_dbb_bus_X[0]),
	.Y_3_5(DB1_dbb_bus_Y[5]),
	.Y_3_4(DB1_dbb_bus_Y[4]),
	.Y_3_3(DB1_dbb_bus_Y[3]),
	.Y_3_2(DB1_dbb_bus_Y[2]),
	.Y_3_1(DB1_dbb_bus_Y[1]),
	.Y_2_0(DB1_dbb_bus_Y[0]),
	.Q_0_0(Q_0[0]),
	.Q_0(Q[0]),
	.Q_4_0(Q_4[0]),
	.Q_3_0(Q_3[0]),
	.X_4_0(RCB1_splitxy_X[0]),
	.X_4_1(RCB1_splitxy_X[1]),
	.rcb_cmd_1(DB1_dbb_bus_rcb_cmd[1]),
	.rcb_cmd_0(DB1_dbb_bus_rcb_cmd[0]),
	.db_fsm_state_i_0_0(DB1_db_fsm_state_i_0[8]),
	.pre_rdout_par_3_en_0_a4_0(RCB1_E1_N1_pre_rdout_par_3_en_0_a4[0]),
	.vdout_c_5(vdout_c[5]),
	.vdout_c_4(vdout_c[4]),
	.vdout_c_3(vdout_c[3]),
	.vdout_c_2(vdout_c[2]),
	.vdout_c_1(vdout_c[1]),
	.vdout_c_0(vdout_c[0]),
	.vdout_c_12(vdout_c[12]),
	.vdout_c_11(vdout_c[11]),
	.vdout_c_10(vdout_c[10]),
	.vdout_c_9(vdout_c[9]),
	.vdout_c_8(vdout_c[8]),
	.vdout_c_7(vdout_c[7]),
	.vdout_c_6(vdout_c[6]),
	.vdout_c_15(vdout_c[15]),
	.vdout_c_14(vdout_c[14]),
	.vdout_c_13(vdout_c[13]),
	.addr_ram_x_5(RCB1_E2_addr_ram_x[5]),
	.addr_ram_x_6(RCB1_E2_addr_ram_x[6]),
	.addr_ram_x_7(RCB1_E2_addr_ram_x[7]),
	.addr_ram_x_0(RCB1_E2_addr_ram_x[0]),
	.addr_ram_x_1(RCB1_E2_addr_ram_x[1]),
	.addr_ram_x_2(RCB1_E2_addr_ram_x[2]),
	.addr_ram_x_3(RCB1_E2_addr_ram_x[3]),
	.addr_ram_x_4(RCB1_E2_addr_ram_x[4]),
	.rcb_cmd_1z(DB1_dbb_bus_rcb_cmd_scalar),
	.vram_start(RCB1_vram_start),
	.vram_write(RCB1_vram_write),
	.un6_state_i(RCB1_E2_C1_un6_state_i),
	.clk_c(clk_c),
	.rcb_finish_i(RCB1_RCB_FSM_rcb_finish_i),
	.reset_c(reset_c),
	.G_779(DB1_G_779),
	.state_ret_5(RCB1_E2_state_ret_5),
	.db_fsm_state_ret(DB1_db_fsm_state_ret),
	.rcb_cmd_rst(DB1_dbb_bus_rcb_cmd_rst),
	.rcb_cmd_rst_0(DB1_dbb_bus_rcb_cmd_rst_0),
	.m3(RCB1_delaycmd_m3),
	.Y_1_sqmuxa(RCB1_clrxy_reg_Y_1_sqmuxa),
	.dbb_delaycmd(RCB1_dbb_delaycmd),
	.dav_c(dav_c),
	.G_760(DB1_DAB_DRAW1_G_760),
	.G_766(DB1_DAB_DRAW1_G_766),
	.pre_rdout_par_2_1_0_0__g0_e(RCB1_E1_N1_pre_rdout_par_2_1_0_0__g0_e),
	.G_771(DB1_G_771),
	.G_775(DB1_G_775),
	.state_srsts_0_1__g0(RCB1_E2_state_srsts_0_1__g0),
	.state_srsts_0_0__g0(RCB1_E2_state_srsts_0_0__g0),
	.state_ret_2(RCB1_E2_state_ret_2),
	.G_784(DB1_DAB_DRAW1_G_784),
	.state_s0_i_o3_0(RCB1_E2_state_s0_i_o3_0),
	.data_ram_latmux_x(RCB1_E2_data_ram_latmux_x),
	.data_ram_latmux_0_x(RCB1_E2_data_ram_latmux_0_x),
	.data_ram_latmux_1_x(RCB1_E2_data_ram_latmux_1_x),
	.data_ram_latmux_2_x(RCB1_E2_data_ram_latmux_2_x),
	.data_ram_latmux_3_x(RCB1_E2_data_ram_latmux_3_x),
	.data_ram_latmux_4_x(RCB1_E2_data_ram_latmux_4_x),
	.data_ram_latmux_5_x(RCB1_E2_data_ram_latmux_5_x),
	.data_ram_latmux_6_x(RCB1_E2_data_ram_latmux_6_x),
	.data_ram_latmux_7_x(RCB1_E2_data_ram_latmux_7_x),
	.data_ram_latmux_8_x(RCB1_E2_data_ram_latmux_8_x),
	.data_ram_latmux_9_x(RCB1_E2_data_ram_latmux_9_x),
	.data_ram_latmux_10_x(RCB1_E2_data_ram_latmux_10_x),
	.data_ram_latmux_11_x(RCB1_E2_data_ram_latmux_11_x),
	.data_ram_latmux_12_x(RCB1_E2_data_ram_latmux_12_x),
	.data_ram_latmux_13_x(RCB1_E2_data_ram_latmux_13_x),
	.data_ram_latmux_14_x(RCB1_E2_data_ram_latmux_14_x)
);
endmodule /* vdp */

