// Seed: 1320626470
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_12 = 32'd27,
    parameter id_20 = 32'd12
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    _id_20,
    id_21
);
  output tri id_21;
  inout wire _id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  inout logic [7:0] id_13;
  inout wire _id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_13[id_20] = !1;
  logic ["" : id_20] id_22;
  ;
  module_0 modCall_1 (
      id_22,
      id_10,
      id_22,
      id_4,
      id_4,
      id_22,
      id_6,
      id_9,
      id_22,
      id_9,
      id_16,
      id_5,
      id_11,
      id_2,
      id_18
  );
  assign id_20 = id_13;
  assign id_21 = -1 ==? -1;
  wire [1 : id_12] id_23 = id_6;
  logic id_24;
  ;
endmodule
