<html><body><samp><pre>
<!@TC:1574377172>
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\lscc\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: MARCIN-VAIO

# Thu Nov 21 23:59:32 2019

#Implementation: tester_module

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1574377173> | Running in 64-bit mode 
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1574377173> | Running in 64-bit mode 
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v" (library work)
@I::"E:\GIT\my_projects\FPGA\Verilog\tester_module\SPI_cont.v" (library work)
@I::"E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v" (library work)
@I::"E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_rx.v" (library work)
@I::"E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_tx.v" (library work)
@I::"E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_asy.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module tester_module
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_rx.v:19:7:19:18:@N:CG364:@XP_MSG">dev_uart_rx.v(19)</a><!@TM:1574377173> | Synthesizing module dev_uart_rx in library work.
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_rx.v:42:0:42:6:@W:CL265:@XP_MSG">dev_uart_rx.v(42)</a><!@TM:1574377173> | Removing unused bit 0 of rxreg[9:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_tx.v:20:7:20:18:@N:CG364:@XP_MSG">dev_uart_tx.v(20)</a><!@TM:1574377173> | Synthesizing module dev_uart_tx in library work.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_tx.v:41:0:41:6:@W:CL190:@XP_MSG">dev_uart_tx.v(41)</a><!@TM:1574377173> | Optimizing register bit txreg[9] to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_tx.v:41:0:41:6:@W:CL260:@XP_MSG">dev_uart_tx.v(41)</a><!@TM:1574377173> | Pruning register bit 9 of txreg[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_asy.v:17:7:17:19:@N:CG364:@XP_MSG">dev_uart_asy.v(17)</a><!@TM:1574377173> | Synthesizing module dev_uart_asy in library work.

	CLK_MHZ=32'b00000000000000000000000000110010
	DIV_C=32'b00000000000000000000000000110110
	BITS_TOTAL=32'b00000000000000000000000000000110
   Generated name = dev_uart_asy_50s_54s_6s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\SPI_cont.v:4:7:4:15:@N:CG364:@XP_MSG">SPI_cont.v(4)</a><!@TM:1574377173> | Synthesizing module SPI_cont in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v:4:7:4:18:@N:CG364:@XP_MSG">card_driver.v(4)</a><!@TM:1574377173> | Synthesizing module card_driver in library work.

	DIVIDER=32'b00000000000000000000000011111111
	DIVIDER_WIDTH=32'b00000000000000000000000000001001
   Generated name = card_driver_255s_9s
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v:10:12:10:18:@W:CG133:@XP_MSG">card_driver.v(10)</a><!@TM:1574377173> | Object WR_ACK is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v:14:13:14:19:@W:CG360:@XP_MSG">card_driver.v(14)</a><!@TM:1574377173> | Removing wire WD_ACK, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v:18:15:18:21:@W:CG133:@XP_MSG">card_driver.v(18)</a><!@TM:1574377173> | Object RD_ACK is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v:1:7:1:20:@N:CG364:@XP_MSG">tester_module.v(1)</a><!@TM:1574377173> | Synthesizing module tester_module in library work.
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v:70:8:70:9:@W:CS263:@XP_MSG">tester_module.v(70)</a><!@TM:1574377173> | Port-width mismatch for port RX_ACK. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v:20:5:20:11:@W:CG360:@XP_MSG">tester_module.v(20)</a><!@TM:1574377173> | Removing wire WR_STB, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v:21:12:21:19:@W:CG360:@XP_MSG">tester_module.v(21)</a><!@TM:1574377173> | Removing wire WR_ADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v:24:5:24:11:@W:CG360:@XP_MSG">tester_module.v(24)</a><!@TM:1574377173> | Removing wire WD_STB, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v:25:11:25:18:@W:CG360:@XP_MSG">tester_module.v(25)</a><!@TM:1574377173> | Removing wire WD_DATA, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v:28:5:28:11:@W:CG360:@XP_MSG">tester_module.v(28)</a><!@TM:1574377173> | Removing wire RD_STB, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v:29:12:29:19:@W:CG360:@XP_MSG">tester_module.v(29)</a><!@TM:1574377173> | Removing wire RD_ADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v:38:12:38:18:@W:CG133:@XP_MSG">tester_module.v(38)</a><!@TM:1574377173> | Object RX_STB is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v:39:12:39:18:@W:CG133:@XP_MSG">tester_module.v(39)</a><!@TM:1574377173> | Object RX_DAT is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v:40:12:40:18:@W:CG360:@XP_MSG">tester_module.v(40)</a><!@TM:1574377173> | Removing wire RX_ACK, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v:42:12:42:18:@W:CG360:@XP_MSG">tester_module.v(42)</a><!@TM:1574377173> | Removing wire TX_STB, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v:43:12:43:18:@W:CG360:@XP_MSG">tester_module.v(43)</a><!@TM:1574377173> | Removing wire TX_DAT, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v:44:12:44:18:@W:CG133:@XP_MSG">tester_module.v(44)</a><!@TM:1574377173> | Object TX_ACK is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v:45:12:45:18:@W:CG133:@XP_MSG">tester_module.v(45)</a><!@TM:1574377173> | Object TX_RDY is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v:47:12:47:17:@W:CG360:@XP_MSG">tester_module.v(47)</a><!@TM:1574377173> | Removing wire r_stb, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v:48:12:48:17:@W:CG360:@XP_MSG">tester_module.v(48)</a><!@TM:1574377173> | Removing wire r_dat, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v:49:12:49:17:@W:CG360:@XP_MSG">tester_module.v(49)</a><!@TM:1574377173> | Removing wire r_ack, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v:20:5:20:11:@W:CL156:@XP_MSG">tester_module.v(20)</a><!@TM:1574377173> | *Input WR_STB to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v:21:12:21:19:@W:CL156:@XP_MSG">tester_module.v(21)</a><!@TM:1574377173> | *Input WR_ADDR[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v:24:5:24:11:@W:CL156:@XP_MSG">tester_module.v(24)</a><!@TM:1574377173> | *Input WD_STB to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v:25:11:25:18:@W:CL156:@XP_MSG">tester_module.v(25)</a><!@TM:1574377173> | *Input WD_DATA[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v:28:5:28:11:@W:CL156:@XP_MSG">tester_module.v(28)</a><!@TM:1574377173> | *Input RD_STB to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v:29:12:29:19:@W:CL156:@XP_MSG">tester_module.v(29)</a><!@TM:1574377173> | *Input RD_ADDR[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v:53:0:53:6:@N:CL201:@XP_MSG">card_driver.v(53)</a><!@TM:1574377173> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 85 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000011
   00000100
   00000101
   00000110
   00000111
   00001000
   00001001
   00001010
   00001011
   00001100
   00001101
   00001110
   00001111
   00010000
   00010001
   00010010
   00010011
   00010100
   00010101
   00010110
   00010111
   00011000
   00011001
   00011010
   00011011
   00011100
   00011101
   00011110
   00011111
   00100000
   00100001
   00100010
   00101000
   00101001
   00101010
   00101011
   00101100
   00101101
   00101110
   00101111
   00110000
   00110001
   00110010
   00110011
   00110100
   00110101
   00110110
   00110111
   00111000
   00111001
   00111010
   00111011
   00111100
   00111101
   00111110
   00111111
   01000000
   01000001
   01000010
   01000110
   01000111
   01001000
   01001001
   01001010
   01001011
   01001100
   01001101
   01001110
   01001111
   01010000
   01010001
   01010010
   01010011
   01010100
   01010101
   01010110
   01010111
   01011000
   10000001
   10000010
   10000011
   10000100
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v:10:12:10:18:@A:CL153:@XP_MSG">card_driver.v(10)</a><!@TM:1574377173> | *Unassigned bits of WR_ACK are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v:18:15:18:21:@A:CL153:@XP_MSG">card_driver.v(18)</a><!@TM:1574377173> | *Unassigned bits of RD_ACK are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v:14:13:14:19:@W:CL157:@XP_MSG">card_driver.v(14)</a><!@TM:1574377173> | *Output WD_ACK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v:8:12:8:18:@N:CL159:@XP_MSG">card_driver.v(8)</a><!@TM:1574377173> | Input WR_STB is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v:9:19:9:26:@N:CL159:@XP_MSG">card_driver.v(9)</a><!@TM:1574377173> | Input WR_ADDR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v:12:12:12:18:@N:CL159:@XP_MSG">card_driver.v(12)</a><!@TM:1574377173> | Input WD_STB is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v:13:18:13:25:@N:CL159:@XP_MSG">card_driver.v(13)</a><!@TM:1574377173> | Input WD_DATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v:16:12:16:18:@N:CL159:@XP_MSG">card_driver.v(16)</a><!@TM:1574377173> | Input RD_STB is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v:17:19:17:26:@N:CL159:@XP_MSG">card_driver.v(17)</a><!@TM:1574377173> | Input RD_ADDR is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_asy.v:142:0:142:6:@N:CL201:@XP_MSG">dev_uart_asy.v(142)</a><!@TM:1574377173> | Trying to extract state machine for register txstate.
Extracted state machine for register txstate
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_asy.v:103:0:103:6:@N:CL201:@XP_MSG">dev_uart_asy.v(103)</a><!@TM:1574377173> | Trying to extract state machine for register rxstate.
Extracted state machine for register rxstate
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_tx.v:41:0:41:6:@N:CL201:@XP_MSG">dev_uart_tx.v(41)</a><!@TM:1574377173> | Trying to extract state machine for register txstate.
Extracted state machine for register txstate
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_rx.v:42:0:42:6:@N:CL201:@XP_MSG">dev_uart_rx.v(42)</a><!@TM:1574377173> | Trying to extract state machine for register rxstate.
Extracted state machine for register rxstate
State machine has 13 reachable states with original encodings of:
   0000000
   0000001
   0000010
   0000011
   0000100
   0000101
   0000110
   0000111
   0001000
   0001001
   0001010
   0001011
   0001100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 21 23:59:33 2019

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1574377173> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 21 23:59:33 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 21 23:59:33 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1574377172>
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1574377174> | Running in 64-bit mode 
File E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module\synwork\tester_module_tester_module_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 21 23:59:34 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1574377172>
# Thu Nov 21 23:59:35 2019

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1574377175> | No constraint file specified. 
Linked File: <a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module\tester_module_tester_module_scck.rpt:@XP_FILE">tester_module_tester_module_scck.rpt</a>
Printing clock  summary report in "E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module\tester_module_tester_module_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1574377175> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1574377175> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\git\my_projects\fpga\verilog\tester_module\card_driver.v:14:13:14:19:@N:MO111:@XP_MSG">card_driver.v(14)</a><!@TM:1574377175> | Tristate driver WD_ACK (in view: work.card_driver_255s_9s(verilog)) on net WD_ACK (in view: work.card_driver_255s_9s(verilog)) has its enable tied to GND.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\git\my_projects\fpga\verilog\tester_module\dev_uart_tx.v:41:0:41:6:@N:BN362:@XP_MSG">dev_uart_tx.v(41)</a><!@TM:1574377175> | Removing sequential instance txrdy (in view: work.dev_uart_tx(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\git\my_projects\fpga\verilog\tester_module\dev_uart_asy.v:103:0:103:6:@N:BN362:@XP_MSG">dev_uart_asy.v(103)</a><!@TM:1574377175> | Removing sequential instance RX_STB (in view: work.dev_uart_asy_50s_54s_6s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\git\my_projects\fpga\verilog\tester_module\dev_uart_asy.v:103:0:103:6:@N:BN362:@XP_MSG">dev_uart_asy.v(103)</a><!@TM:1574377175> | Removing sequential instance RX_DAT[7:0] (in view: work.dev_uart_asy_50s_54s_6s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\git\my_projects\fpga\verilog\tester_module\dev_uart_rx.v:42:0:42:6:@N:BN362:@XP_MSG">dev_uart_rx.v(42)</a><!@TM:1574377175> | Removing sequential instance RxQ[7:0] (in view: work.dev_uart_rx(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\git\my_projects\fpga\verilog\tester_module\dev_uart_rx.v:42:0:42:6:@N:BN362:@XP_MSG">dev_uart_rx.v(42)</a><!@TM:1574377175> | Removing sequential instance rxreg[9:1] (in view: work.dev_uart_rx(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\git\my_projects\fpga\verilog\tester_module\dev_uart_asy.v:103:0:103:6:@N:BN362:@XP_MSG">dev_uart_asy.v(103)</a><!@TM:1574377175> | Removing sequential instance rxstate[2:0] (in view: work.dev_uart_asy_50s_54s_6s(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\git\my_projects\fpga\verilog\tester_module\dev_uart_asy.v:103:0:103:6:@N:BN362:@XP_MSG">dev_uart_asy.v(103)</a><!@TM:1574377175> | Removing sequential instance rxstb_and (in view: work.dev_uart_asy_50s_54s_6s(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="e:\git\my_projects\fpga\verilog\tester_module\dev_uart_asy.v:126:12:126:14:@N:BN115:@XP_MSG">dev_uart_asy.v(126)</a><!@TM:1574377175> | Removing instance rx (in view: work.dev_uart_asy_50s_54s_6s(verilog)) of type view:work.dev_uart_rx(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=10  set on top level netlist tester_module

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                     Requested     Requested     Clock        Clock                   Clock
Level     Clock                     Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------
0 -       tester_module|CLOCK50     1.0 MHz       1000.000      inferred     Inferred_clkgroup_0     193  
==========================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\git\my_projects\fpga\verilog\tester_module\dev_uart_tx.v:41:0:41:6:@W:MT529:@XP_MSG">dev_uart_tx.v(41)</a><!@TM:1574377175> | Found inferred clock tester_module|CLOCK50 which controls 193 sequential elements including uart.tx.txack. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)

Encoding state machine txstate[10:0] (in view: work.dev_uart_tx(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1000 -> 00100000000
   1001 -> 01000000000
   1010 -> 10000000000
Encoding state machine txstate[3:0] (in view: work.dev_uart_asy_50s_54s_6s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="e:\git\my_projects\fpga\verilog\tester_module\dev_uart_asy.v:142:0:142:6:@N:MO225:@XP_MSG">dev_uart_asy.v(142)</a><!@TM:1574377175> | There are no possible illegal states for state machine txstate[3:0] (in view: work.dev_uart_asy_50s_54s_6s(verilog)); safe FSM implementation is not required.
Encoding state machine state[84:0] (in view: work.card_driver_255s_9s(verilog))
original code -> new code
   00000000 -> 0000000
   00000001 -> 0000001
   00000010 -> 0000011
   00000011 -> 0000010
   00000100 -> 0000110
   00000101 -> 0000111
   00000110 -> 0000101
   00000111 -> 0000100
   00001000 -> 0001100
   00001001 -> 0001101
   00001010 -> 0001111
   00001011 -> 0001110
   00001100 -> 0001010
   00001101 -> 0001011
   00001110 -> 0001001
   00001111 -> 0001000
   00010000 -> 0011000
   00010001 -> 0011001
   00010010 -> 0011011
   00010011 -> 0011010
   00010100 -> 0011110
   00010101 -> 0011111
   00010110 -> 0011101
   00010111 -> 0011100
   00011000 -> 0010100
   00011001 -> 0010101
   00011010 -> 0010111
   00011011 -> 0010110
   00011100 -> 0010010
   00011101 -> 0010011
   00011110 -> 0010001
   00011111 -> 0010000
   00100000 -> 0110000
   00100001 -> 0110001
   00100010 -> 0110011
   00101000 -> 0110010
   00101001 -> 0110110
   00101010 -> 0110111
   00101011 -> 0110101
   00101100 -> 0110100
   00101101 -> 0111100
   00101110 -> 0111101
   00101111 -> 0111111
   00110000 -> 0111110
   00110001 -> 0111010
   00110010 -> 0111011
   00110011 -> 0111001
   00110100 -> 0111000
   00110101 -> 0101000
   00110110 -> 0101001
   00110111 -> 0101011
   00111000 -> 0101010
   00111001 -> 0101110
   00111010 -> 0101111
   00111011 -> 0101101
   00111100 -> 0101100
   00111101 -> 0100100
   00111110 -> 0100101
   00111111 -> 0100111
   01000000 -> 0100110
   01000001 -> 0100010
   01000010 -> 0100011
   01000110 -> 0100001
   01000111 -> 0100000
   01001000 -> 1100000
   01001001 -> 1100001
   01001010 -> 1100011
   01001011 -> 1100010
   01001100 -> 1100110
   01001101 -> 1100111
   01001110 -> 1100101
   01001111 -> 1100100
   01010000 -> 1101100
   01010001 -> 1101101
   01010010 -> 1101111
   01010011 -> 1101110
   01010100 -> 1101010
   01010101 -> 1101011
   01010110 -> 1101001
   01010111 -> 1101000
   01011000 -> 1111000
   10000001 -> 1111001
   10000010 -> 1111011
   10000011 -> 1111010
   10000100 -> 1111110

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 21 23:59:35 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1574377172>
# Thu Nov 21 23:59:36 2019

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1574377178> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1574377178> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\git\my_projects\fpga\verilog\tester_module\card_driver.v:14:13:14:19:@N:MO111:@XP_MSG">card_driver.v(14)</a><!@TM:1574377178> | Tristate driver WD_ACK (in view: work.card_driver_255s_9s(verilog)) on net WD_ACK (in view: work.card_driver_255s_9s(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

Encoding state machine txstate[3:0] (in view: work.dev_uart_asy_50s_54s_6s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="e:\git\my_projects\fpga\verilog\tester_module\dev_uart_asy.v:142:0:142:6:@N:MO225:@XP_MSG">dev_uart_asy.v(142)</a><!@TM:1574377178> | There are no possible illegal states for state machine txstate[3:0] (in view: work.dev_uart_asy_50s_54s_6s(verilog)); safe FSM implementation is not required.
Encoding state machine txstate[10:0] (in view: work.dev_uart_tx(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1000 -> 00100000000
   1001 -> 01000000000
   1010 -> 10000000000
Encoding state machine state[84:0] (in view: work.card_driver_255s_9s(verilog))
original code -> new code
   00000000 -> 0000000
   00000001 -> 0000001
   00000010 -> 0000011
   00000011 -> 0000010
   00000100 -> 0000110
   00000101 -> 0000111
   00000110 -> 0000101
   00000111 -> 0000100
   00001000 -> 0001100
   00001001 -> 0001101
   00001010 -> 0001111
   00001011 -> 0001110
   00001100 -> 0001010
   00001101 -> 0001011
   00001110 -> 0001001
   00001111 -> 0001000
   00010000 -> 0011000
   00010001 -> 0011001
   00010010 -> 0011011
   00010011 -> 0011010
   00010100 -> 0011110
   00010101 -> 0011111
   00010110 -> 0011101
   00010111 -> 0011100
   00011000 -> 0010100
   00011001 -> 0010101
   00011010 -> 0010111
   00011011 -> 0010110
   00011100 -> 0010010
   00011101 -> 0010011
   00011110 -> 0010001
   00011111 -> 0010000
   00100000 -> 0110000
   00100001 -> 0110001
   00100010 -> 0110011
   00101000 -> 0110010
   00101001 -> 0110110
   00101010 -> 0110111
   00101011 -> 0110101
   00101100 -> 0110100
   00101101 -> 0111100
   00101110 -> 0111101
   00101111 -> 0111111
   00110000 -> 0111110
   00110001 -> 0111010
   00110010 -> 0111011
   00110011 -> 0111001
   00110100 -> 0111000
   00110101 -> 0101000
   00110110 -> 0101001
   00110111 -> 0101011
   00111000 -> 0101010
   00111001 -> 0101110
   00111010 -> 0101111
   00111011 -> 0101101
   00111100 -> 0101100
   00111101 -> 0100100
   00111110 -> 0100101
   00111111 -> 0100111
   01000000 -> 0100110
   01000001 -> 0100010
   01000010 -> 0100011
   01000110 -> 0100001
   01000111 -> 0100000
   01001000 -> 1100000
   01001001 -> 1100001
   01001010 -> 1100011
   01001011 -> 1100010
   01001100 -> 1100110
   01001101 -> 1100111
   01001110 -> 1100101
   01001111 -> 1100100
   01010000 -> 1101100
   01010001 -> 1101101
   01010010 -> 1101111
   01010011 -> 1101110
   01010100 -> 1101010
   01010101 -> 1101011
   01010110 -> 1101001
   01010111 -> 1101000
   01011000 -> 1111000
   10000001 -> 1111001
   10000010 -> 1111011
   10000011 -> 1111010
   10000100 -> 1111110
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\git\my_projects\fpga\verilog\tester_module\spi_cont.v:38:0:38:6:@N:MO231:@XP_MSG">spi_cont.v(38)</a><!@TM:1574377178> | Found counter in view:work.SPI_cont(verilog) instance period[3:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 143MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 144MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 155MB peak: 157MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   497.92ns		 190 /       105

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 157MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1574377178> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 157MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 113 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|S:CLOCK50@|E:driver_CSio@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       CLOCK50             port                   113        driver_CSio    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 121MB peak: 157MB)

Writing Analyst data base E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module\synwork\tester_module_tester_module_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 157MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1574377178> | Writing EDF file: E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module\tester_module_tester_module.edi 
M-2017.03L-SP1-1
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1574377178> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 161MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 159MB peak: 161MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1574377178> | Found inferred clock tester_module|CLOCK50 with period 1000.00ns. Please declare a user-defined clock on object "p:CLOCK50"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Thu Nov 21 23:59:38 2019
#


Top view:               tester_module
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1574377178> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1574377178> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 497.347

                          Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock            Frequency     Frequency     Period        Period        Slack       Type         Group              
------------------------------------------------------------------------------------------------------------------------------
tester_module|CLOCK50     1.0 MHz       132.4 MHz     1000.000      7.553         497.347     inferred     Inferred_clkgroup_0
==============================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                        |    rise  to  rise     |    fall  to  fall   |    rise  to  fall     |    fall  to  rise   
------------------------------------------------------------------------------------------------------------------------------------------
Starting               Ending                 |  constraint  slack    |  constraint  slack  |  constraint  slack    |  constraint  slack  
------------------------------------------------------------------------------------------------------------------------------------------
tester_module|CLOCK50  tester_module|CLOCK50  |  1000.000    992.447  |  No paths    -      |  500.000     498.364  |  500.000     497.347
==========================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: tester_module|CLOCK50</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                    Starting                                                   Arrival            
Instance            Reference                 Type        Pin     Net          Time        Slack  
                    Clock                                                                         
--------------------------------------------------------------------------------------------------
uart.TX_ACK         tester_module|CLOCK50     FD1S3DX     Q       RES_ACK      1.108       497.347
driver.RES_STB      tester_module|CLOCK50     FD1P3DX     Q       RES_STB      1.108       498.364
uart.TX_RDY         tester_module|CLOCK50     FD1P3BX     Q       TX_RDY       0.972       498.500
driver.state[1]     tester_module|CLOCK50     FD1S3DX     Q       state[1]     1.333       992.447
driver.state[2]     tester_module|CLOCK50     FD1S3DX     Q       state[2]     1.309       992.472
driver.state[3]     tester_module|CLOCK50     FD1P3DX     Q       state[3]     1.326       992.926
driver.state[0]     tester_module|CLOCK50     FD1S3DX     Q       state[0]     1.312       993.125
driver.state[4]     tester_module|CLOCK50     FD1S3DX     Q       state[4]     1.317       993.576
driver.state[6]     tester_module|CLOCK50     FD1S3DX     Q       state[6]     1.314       993.635
driver.state[5]     tester_module|CLOCK50     FD1S3DX     Q       state[5]     1.299       993.706
==================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                       Starting                                                      Required            
Instance               Reference                 Type        Pin     Net             Time         Slack  
                       Clock                                                                             
---------------------------------------------------------------------------------------------------------
driver.state[2]        tester_module|CLOCK50     FD1S3DX     D       state_ns[2]     500.089      497.347
driver.RES_STB         tester_module|CLOCK50     FD1P3DX     D       N_862_i         500.089      498.364
uart.TX_ACK            tester_module|CLOCK50     FD1S3DX     D       TX_ACK_2        500.089      498.364
driver.state[1]        tester_module|CLOCK50     FD1S3DX     D       state_ns[1]     500.089      498.364
driver.RES_DATA[0]     tester_module|CLOCK50     FD1P3DX     SP      N_427_i         999.528      992.447
driver.RES_DATA[1]     tester_module|CLOCK50     FD1P3DX     SP      N_427_i         999.528      992.447
driver.RES_DATA[2]     tester_module|CLOCK50     FD1P3DX     SP      N_427_i         999.528      992.447
driver.RES_DATA[3]     tester_module|CLOCK50     FD1P3DX     SP      N_427_i         999.528      992.447
driver.RES_DATA[4]     tester_module|CLOCK50     FD1P3DX     SP      N_427_i         999.528      992.447
driver.RES_DATA[5]     tester_module|CLOCK50     FD1P3DX     SP      N_427_i         999.528      992.447
=========================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module\tester_module_tester_module.srr:srsfE:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module\tester_module_tester_module.srs:fp:38732:39587:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      500.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         500.089

    - Propagation time:                      2.741
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     497.347

    Number of logic level(s):                2
    Starting point:                          uart.TX_ACK / Q
    Ending point:                            driver.state[2] / D
    The start point is clocked by            tester_module|CLOCK50 [falling] on pin CK
    The end   point is clocked by            tester_module|CLOCK50 [rising] on pin CK

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
uart.TX_ACK                    FD1S3DX      Q        Out     1.108     1.108       -         
RES_ACK                        Net          -        -       -         -           3         
driver.state_ns_0_0_RNO[2]     ORCALUT4     A        In      0.000     1.108       -         
driver.state_ns_0_0_RNO[2]     ORCALUT4     Z        Out     1.017     2.125       -         
N_215                          Net          -        -       -         -           1         
driver.state_ns_0_0[2]         ORCALUT4     B        In      0.000     2.125       -         
driver.state_ns_0_0[2]         ORCALUT4     Z        Out     0.617     2.741       -         
state_ns[2]                    Net          -        -       -         -           1         
driver.state[2]                FD1S3DX      D        In      0.000     2.741       -         
=============================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 159MB peak: 161MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 159MB peak: 161MB)

---------------------------------------
<a name=resourceUsage17></a>Resource Usage Report</a>
Part: lcmxo2_4000hc-4

Register bits: 113 of 4320 (3%)
PIC Latch:       0
I/O cells:       8


Details:
CCU2D:          9
FD1P3BX:        9
FD1P3DX:        67
FD1S3BX:        8
FD1S3DX:        25
GSR:            1
IB:             3
IFS1P3DX:       1
INV:            7
OB:             5
OFS1P3BX:       3
ORCALUT4:       184
PUR:            1
VHI:            5
VLO:            5
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 32MB peak: 161MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Thu Nov 21 23:59:38 2019

###########################################################]

</pre></samp></body></html>
