<!DOCTYPE html>
<html class="writer-html5" lang="zh-CN" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>General old &mdash; Limber FPGA Platform 0.1 文档</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/theme_overrides.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js"></script>
        <script src="../../_static/doctools.js"></script>
        <script src="../../_static/sphinx_highlight.js"></script>
        <script src="../../_static/translations.js"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="索引" href="../../genindex.html" />
    <link rel="search" title="搜索" href="../../search.html" />
    <link rel="next" title="Generic" href="../generic/index.html" />
    <link rel="prev" title="Common cells" href="../common_cells/index.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search"  style="background: #116699" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Limber FPGA Platform
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="搜索文档" aria-label="搜索文档" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="导航菜单">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Limber Generic</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../common_cells/index.html">Common cells</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">General old</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#limber-gnrl-arbiter">limber_gnrl_arbiter</a></li>
<li class="toctree-l3"><a class="reference internal" href="#limber-gnrl-crc32">limber_gnrl_crc32</a></li>
<li class="toctree-l3"><a class="reference internal" href="#limber-gnrl-dff">limber_gnrl_dff</a></li>
<li class="toctree-l3"><a class="reference internal" href="#limber-gnrl-dffl">limber_gnrl_dffl</a></li>
<li class="toctree-l3"><a class="reference internal" href="#limber-gnrl-dfflr">limber_gnrl_dfflr</a></li>
<li class="toctree-l3"><a class="reference internal" href="#limber-gnrl-dffr">limber_gnrl_dffr</a></li>
<li class="toctree-l3"><a class="reference internal" href="#limber-gnrl-div">limber_gnrl_div</a></li>
<li class="toctree-l3"><a class="reference internal" href="#limber-gnrl-ffchain">limber_gnrl_ffchain</a></li>
<li class="toctree-l3"><a class="reference internal" href="#limber-gnrl-fifo-asyn">limber_gnrl_fifo_asyn</a></li>
<li class="toctree-l3"><a class="reference internal" href="#limber-gnrl-fifo-syn">limber_gnrl_fifo_syn</a></li>
<li class="toctree-l3"><a class="reference internal" href="#limber-gnrl-flop-sync">limber_gnrl_flop_sync</a></li>
<li class="toctree-l3"><a class="reference internal" href="#limber-gnrl-latch">limber_gnrl_latch</a></li>
<li class="toctree-l3"><a class="reference internal" href="#limber-gnrl-ramdp">limber_gnrl_ramdp</a></li>
<li class="toctree-l3"><a class="reference internal" href="#limber-gnrl-ramdp-nr">limber_gnrl_ramdp_nr</a></li>
<li class="toctree-l3"><a class="reference internal" href="#limber-gnrl-ramsp">limber_gnrl_ramsp</a></li>
<li class="toctree-l3"><a class="reference internal" href="#limber-gnrl-ramsp-nr">limber_gnrl_ramsp_nr</a></li>
<li class="toctree-l3"><a class="reference internal" href="#limber-gnrl-ramtdp">limber_gnrl_ramtdp</a></li>
<li class="toctree-l3"><a class="reference internal" href="#limber-gnrl-rand">limber_gnrl_rand</a></li>
<li class="toctree-l3"><a class="reference internal" href="#limber-gnrl-rising">limber_gnrl_rising</a></li>
<li class="toctree-l3"><a class="reference internal" href="#limber-gnrl-slice">limber_gnrl_slice</a></li>
<li class="toctree-l3"><a class="reference internal" href="#limber-gnrl-slot-timer">limber_gnrl_slot_timer</a></li>
<li class="toctree-l3"><a class="reference internal" href="#limber-sim-ram">limber_sim_ram</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../generic/index.html">Generic</a></li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="移动版导航菜单"  style="background: #116699" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Limber FPGA Platform</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="页面导航">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">Limber Generic</a></li>
      <li class="breadcrumb-item active">General old</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/generic/general_old/index.rst.txt" rel="nofollow"> 查看页面源码</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="general-old">
<h1>General old<a class="headerlink" href="#general-old" title="此标题的永久链接"></a></h1>
<p>general_old是以往Limber项目中使用的通用模块，设计时参考了蜂鸟e203的通用库，为兼容早期的工程特地保留，不再更新，请勿修改</p>
<p>目录：</p>
<ul class="simple">
<li><p><a class="reference internal" href="#limber-gnrl-arbiter">limber_gnrl_arbiter</a></p></li>
<li><p><a class="reference internal" href="#limber-gnrl-crc32">limber_gnrl_crc32</a></p></li>
<li><p><a class="reference internal" href="#limber-gnrl-dff">limber_gnrl_dff</a></p></li>
<li><p><a class="reference internal" href="#limber-gnrl-dffl">limber_gnrl_dffl</a></p></li>
<li><p><a class="reference internal" href="#limber-gnrl-dfflr">limber_gnrl_dfflr</a></p></li>
<li><p><a class="reference internal" href="#limber-gnrl-dffr">limber_gnrl_dffr</a></p></li>
<li><p><a class="reference internal" href="#limber-gnrl-div">limber_gnrl_div</a></p></li>
<li><p><a class="reference internal" href="#limber-gnrl-ffchain">limber_gnrl_ffchain</a></p></li>
<li><p><a class="reference internal" href="#limber-gnrl-fifo-asyn">limber_gnrl_fifo_asyn</a></p></li>
<li><p><a class="reference internal" href="#limber-gnrl-fifo-syn">limber_gnrl_fifo_syn</a></p></li>
<li><p><a class="reference internal" href="#limber-gnrl-flop-sync">limber_gnrl_flop_sync</a></p></li>
<li><p><a class="reference internal" href="#limber-gnrl-latch">limber_gnrl_latch</a></p></li>
<li><p><a class="reference internal" href="#limber-gnrl-ramdp">limber_gnrl_ramdp</a></p></li>
<li><p><a class="reference internal" href="#limber-gnrl-ramdp-nr">limber_gnrl_ramdp_nr</a></p></li>
<li><p><a class="reference internal" href="#limber-gnrl-ramsp">limber_gnrl_ramsp</a></p></li>
<li><p><a class="reference internal" href="#limber-gnrl-ramsp-nr">limber_gnrl_ramsp_nr</a></p></li>
<li><p><a class="reference internal" href="#limber-gnrl-ramtdp">limber_gnrl_ramtdp</a></p></li>
<li><p><a class="reference internal" href="#limber-gnrl-rand">limber_gnrl_rand</a></p></li>
<li><p><a class="reference internal" href="#limber-gnrl-rising">limber_gnrl_rising</a></p></li>
<li><p><a class="reference internal" href="#limber-gnrl-slice">limber_gnrl_slice</a></p></li>
<li><p><a class="reference internal" href="#limber-gnrl-slot-timer">limber_gnrl_slot_timer</a></p></li>
<li><p><a class="reference internal" href="#limber-sim-ram">limber_sim_ram</a></p></li>
</ul>
<section id="limber-gnrl-arbiter">
<h2>limber_gnrl_arbiter<a class="headerlink" href="#limber-gnrl-arbiter" title="此标题的永久链接"></a></h2>
<p>limber_gnrl_arbiter是一个仲裁器，支持优先级仲裁与轮询仲裁两种模式。</p>
<ul class="simple">
<li><p>Parameters：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>parameter</p></th>
<th class="head"><p>datatype</p></th>
<th class="head"><p>range</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>N</p></td>
<td><p>integer</p></td>
<td><p>&gt;=2</p></td>
<td><p>仲裁请求的个数</p></td>
</tr>
<tr class="row-odd"><td><p>RR</p></td>
<td><p>integer</p></td>
<td><p>{0,1}</p></td>
<td><p>0为优先级仲裁，1为轮询仲裁</p></td>
</tr>
</tbody>
</table>
<ul class="simple">
<li><p>IOs：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>signal</p></th>
<th class="head"><p>I/O</p></th>
<th class="head"><p>width</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>i_clk</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>时钟</p></td>
</tr>
<tr class="row-odd"><td><p>i_rst</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>异步高有效复位</p></td>
</tr>
<tr class="row-even"><td><p>i_lhb_req_valid</p></td>
<td><p>Input</p></td>
<td><p>N</p></td>
<td><p>输入请求</p></td>
</tr>
<tr class="row-odd"><td><p>o_lhb_req_grant</p></td>
<td><p>Output</p></td>
<td><p>N</p></td>
<td><p>仲裁结果</p></td>
</tr>
</tbody>
</table>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">o_lhb_req_grant输出可以在i_lhb_req_valid输入的同一个时钟内产生</span>
</pre></div>
</div>
</section>
<section id="limber-gnrl-crc32">
<h2>limber_gnrl_crc32<a class="headerlink" href="#limber-gnrl-crc32" title="此标题的永久链接"></a></h2>
<p>limber_gnrl_crc32可以用于计算以太网的CRC32校验位</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>生成多项式： G(x)= x^32 + x^26 + x^23 + x^22 + x^16 + x^12 + x^11 + x^10 + x^8  + x^7  + x^5  + x^4  + x^2  + x^1  + 1
</pre></div>
</div>
<ul>
<li><p>Parameters：</p>
<blockquote>
<div><p>无</p>
</div></blockquote>
</li>
<li><p>IOs：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>signal</p></th>
<th class="head"><p>I/O</p></th>
<th class="head"><p>width</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>i_clk</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>时钟</p></td>
</tr>
<tr class="row-odd"><td><p>i_rstn</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>异步低有效复位</p></td>
</tr>
<tr class="row-even"><td><p>i_data</p></td>
<td><p>Input</p></td>
<td><p>8</p></td>
<td><p>输入数据</p></td>
</tr>
<tr class="row-odd"><td><p>i_data_vld</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>数据有效</p></td>
</tr>
<tr class="row-even"><td><p>i_clr</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>同步高有效复位</p></td>
</tr>
<tr class="row-odd"><td><p>o_crc_data</p></td>
<td><p>Output</p></td>
<td><p>32</p></td>
<td><p>计算结果（寄存器输出）</p></td>
</tr>
<tr class="row-even"><td><p>o_crc_next</p></td>
<td><p>Output</p></td>
<td><p>32</p></td>
<td><p>计算结果（组合输出）</p></td>
</tr>
</tbody>
</table>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">o_crc_data会在有效数据输入的下一个时钟周期输出CRC32计算结果</span>
<span class="n">o_crc_next会在有效数据输入的当前时钟周期立即输出CRC32计算结果</span>
</pre></div>
</div>
</section>
<section id="limber-gnrl-dff">
<h2>limber_gnrl_dff<a class="headerlink" href="#limber-gnrl-dff" title="此标题的永久链接"></a></h2>
<p>Verilog module DFF with no Load-enable, no reset.</p>
<ul class="simple">
<li><p>Parameters：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>parameter</p></th>
<th class="head"><p>datatype</p></th>
<th class="head"><p>range</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>DW</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>数据位宽</p></td>
</tr>
</tbody>
</table>
<ul class="simple">
<li><p>IOs：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>signal</p></th>
<th class="head"><p>I/O</p></th>
<th class="head"><p>width</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>clk</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>时钟</p></td>
</tr>
<tr class="row-odd"><td><p>dnxt</p></td>
<td><p>Input</p></td>
<td><p>DW</p></td>
<td><p>寄存器输入数据</p></td>
</tr>
<tr class="row-even"><td><p>qout</p></td>
<td><p>Output</p></td>
<td><p>DW</p></td>
<td><p>寄存器输出数据</p></td>
</tr>
</tbody>
</table>
</section>
<section id="limber-gnrl-dffl">
<h2>limber_gnrl_dffl<a class="headerlink" href="#limber-gnrl-dffl" title="此标题的永久链接"></a></h2>
<p>Verilog module DFF with Load-enable, no reset.</p>
<ul class="simple">
<li><p>Parameters：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>parameter</p></th>
<th class="head"><p>datatype</p></th>
<th class="head"><p>range</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>DW</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>数据位宽</p></td>
</tr>
</tbody>
</table>
<ul class="simple">
<li><p>IOs：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>signal</p></th>
<th class="head"><p>I/O</p></th>
<th class="head"><p>width</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>clk</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>时钟</p></td>
</tr>
<tr class="row-odd"><td><p>lden</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>高有效置位</p></td>
</tr>
<tr class="row-even"><td><p>dnxt</p></td>
<td><p>Input</p></td>
<td><p>DW</p></td>
<td><p>寄存器输入数据</p></td>
</tr>
<tr class="row-odd"><td><p>qout</p></td>
<td><p>Output</p></td>
<td><p>DW</p></td>
<td><p>寄存器输出数据</p></td>
</tr>
</tbody>
</table>
</section>
<section id="limber-gnrl-dfflr">
<h2>limber_gnrl_dfflr<a class="headerlink" href="#limber-gnrl-dfflr" title="此标题的永久链接"></a></h2>
<p>Verilog module DFF with Load-enable, asynchronous high-active reset.</p>
<ul class="simple">
<li><p>Parameters：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>parameter</p></th>
<th class="head"><p>datatype</p></th>
<th class="head"><p>range</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>DW</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>数据位宽</p></td>
</tr>
</tbody>
</table>
<ul class="simple">
<li><p>IOs：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>signal</p></th>
<th class="head"><p>I/O</p></th>
<th class="head"><p>width</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>clk</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>时钟</p></td>
</tr>
<tr class="row-odd"><td><p>rst</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>异步高有效复位</p></td>
</tr>
<tr class="row-even"><td><p>lden</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>高有效置位</p></td>
</tr>
<tr class="row-odd"><td><p>dnxt</p></td>
<td><p>Input</p></td>
<td><p>DW</p></td>
<td><p>寄存器输入数据</p></td>
</tr>
<tr class="row-even"><td><p>qout</p></td>
<td><p>Output</p></td>
<td><p>DW</p></td>
<td><p>寄存器输出数据</p></td>
</tr>
</tbody>
</table>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">复位后的寄存器输出为0</span>
</pre></div>
</div>
</section>
<section id="limber-gnrl-dffr">
<h2>limber_gnrl_dffr<a class="headerlink" href="#limber-gnrl-dffr" title="此标题的永久链接"></a></h2>
<p>Verilog module DFF with asynchronous high-active reset.</p>
<ul class="simple">
<li><p>Parameters：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>parameter</p></th>
<th class="head"><p>datatype</p></th>
<th class="head"><p>range</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>DW</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>数据位宽</p></td>
</tr>
</tbody>
</table>
<ul class="simple">
<li><p>IOs：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>signal</p></th>
<th class="head"><p>I/O</p></th>
<th class="head"><p>width</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>clk</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>时钟</p></td>
</tr>
<tr class="row-odd"><td><p>rst</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>异步高有效复位</p></td>
</tr>
<tr class="row-even"><td><p>dnxt</p></td>
<td><p>Input</p></td>
<td><p>DW</p></td>
<td><p>寄存器输入数据</p></td>
</tr>
<tr class="row-odd"><td><p>qout</p></td>
<td><p>Output</p></td>
<td><p>DW</p></td>
<td><p>寄存器输出数据</p></td>
</tr>
</tbody>
</table>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">复位后的寄存器输出为0</span>
</pre></div>
</div>
</section>
<section id="limber-gnrl-div">
<h2>limber_gnrl_div<a class="headerlink" href="#limber-gnrl-div" title="此标题的永久链接"></a></h2>
<p>使用恢复余数法（Remiander Restoring）实现的整数除法器.</p>
<ul class="simple">
<li><p>Parameters：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>parameter</p></th>
<th class="head"><p>datatype</p></th>
<th class="head"><p>range</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>DW1</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>被除数数据位宽</p></td>
</tr>
<tr class="row-odd"><td><p>DW2</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>除数数据位宽</p></td>
</tr>
</tbody>
</table>
<ul class="simple">
<li><p>IOs：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>signal</p></th>
<th class="head"><p>I/O</p></th>
<th class="head"><p>width</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>i_clk</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>时钟</p></td>
</tr>
<tr class="row-odd"><td><p>i_rst</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>异步高有效复位</p></td>
</tr>
<tr class="row-even"><td><p>i_clr</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>同步高有效复位</p></td>
</tr>
<tr class="row-odd"><td><p>i_dividend</p></td>
<td><p>Input</p></td>
<td><p>DW1</p></td>
<td><p>输入除数</p></td>
</tr>
<tr class="row-even"><td><p>i_divisor</p></td>
<td><p>Input</p></td>
<td><p>DW2</p></td>
<td><p>输入被除数</p></td>
</tr>
<tr class="row-odd"><td><p>i_valid</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>输入有效</p></td>
</tr>
<tr class="row-even"><td><p>o_quo</p></td>
<td><p>Output</p></td>
<td><p>DW1</p></td>
<td><p>商输出</p></td>
</tr>
<tr class="row-odd"><td><p>o_rem</p></td>
<td><p>Output</p></td>
<td><p>DW2</p></td>
<td><p>余数输出</p></td>
</tr>
<tr class="row-even"><td><p>o_valid</p></td>
<td><p>Output</p></td>
<td><p>1</p></td>
<td><p>输出有效</p></td>
</tr>
</tbody>
</table>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>- 电路的时延为DW1个时钟周期。
- 只支持两个无符号数的除法。
- 有符号数的除法需要先取绝对值再输入此除法器，最后根据输入除数与被除数的符号对结果进行符号位的恢复。
- 此除法器内部没有对输入数据进行存储，计算时需要在o_valid信号拉高前保持i_divisor信号不变。
- 除法器在i_valid=1后开始计算，计算过程中输入的i_valid=1不会被计算，直到o_valid=1产生。
- 在o_valid=1时输入i_valid=1也能进行正常的计算。
</pre></div>
</div>
</section>
<section id="limber-gnrl-ffchain">
<h2>limber_gnrl_ffchain<a class="headerlink" href="#limber-gnrl-ffchain" title="此标题的永久链接"></a></h2>
<p>DFF chain.</p>
<ul class="simple">
<li><p>Parameters：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>parameter</p></th>
<th class="head"><p>datatype</p></th>
<th class="head"><p>range</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>DW</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>数据位宽</p></td>
</tr>
<tr class="row-odd"><td><p>DP</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>深度（DFF串联个数）</p></td>
</tr>
</tbody>
</table>
<ul class="simple">
<li><p>IOs：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>signal</p></th>
<th class="head"><p>I/O</p></th>
<th class="head"><p>width</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>clk</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>时钟</p></td>
</tr>
<tr class="row-odd"><td><p>rst_asyn</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>异步高有效复位</p></td>
</tr>
<tr class="row-even"><td><p>si</p></td>
<td><p>Input</p></td>
<td><p>DW</p></td>
<td><p>数据输入</p></td>
</tr>
<tr class="row-odd"><td><p>so</p></td>
<td><p>Output</p></td>
<td><p>DW</p></td>
<td><p>数据输出</p></td>
</tr>
</tbody>
</table>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">si输入的数据会在DP个时钟周期后从so输出</span>
</pre></div>
</div>
</section>
<section id="limber-gnrl-fifo-asyn">
<h2>limber_gnrl_fifo_asyn<a class="headerlink" href="#limber-gnrl-fifo-asyn" title="此标题的永久链接"></a></h2>
<p>Verilog module async FIFO.</p>
<ul class="simple">
<li><p>Parameters：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>parameter</p></th>
<th class="head"><p>datatype</p></th>
<th class="head"><p>range</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>DW</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>数据位宽</p></td>
</tr>
<tr class="row-odd"><td><p>AW</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>地址位宽</p></td>
</tr>
</tbody>
</table>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">FIFO深度为2</span><span class="o">^</span><span class="n">AW</span>
</pre></div>
</div>
<ul class="simple">
<li><p>IOs：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>signal</p></th>
<th class="head"><p>I/O</p></th>
<th class="head"><p>width</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>wclk</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>写时钟</p></td>
</tr>
<tr class="row-odd"><td><p>wrst</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>异步高有效写复位</p></td>
</tr>
<tr class="row-even"><td><p>din</p></td>
<td><p>Input</p></td>
<td><p>DW</p></td>
<td><p>写数据输入</p></td>
</tr>
<tr class="row-odd"><td><p>wen</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>写使能</p></td>
</tr>
<tr class="row-even"><td><p>empty</p></td>
<td><p>Output</p></td>
<td><p>1</p></td>
<td><p>FIFO真空（写时钟域）</p></td>
</tr>
<tr class="row-odd"><td><p>afull</p></td>
<td><p>Output</p></td>
<td><p>1</p></td>
<td><p>FIFO假满（写时钟域）</p></td>
</tr>
<tr class="row-even"><td><p>rclk</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>读时钟</p></td>
</tr>
<tr class="row-odd"><td><p>rrst</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>异步高有效读复位</p></td>
</tr>
<tr class="row-even"><td><p>dout</p></td>
<td><p>Output</p></td>
<td><p>DW</p></td>
<td><p>读数据输出</p></td>
</tr>
<tr class="row-odd"><td><p>ren</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>读使能</p></td>
</tr>
<tr class="row-even"><td><p>aempty</p></td>
<td><p>Output</p></td>
<td><p>1</p></td>
<td><p>FIFO假空（读时钟域）</p></td>
</tr>
<tr class="row-odd"><td><p>full</p></td>
<td><p>Output</p></td>
<td><p>1</p></td>
<td><p>FIFO真满（读时钟域）</p></td>
</tr>
</tbody>
</table>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>- FIFO读写时钟域CDC使用深度为2的limber_gnrl_flop_sync同步
- afull假满信号为高时wen将不起作用
- aempty假空信号为高时ren将不起作用
- 此FIFO为FWFT（First-word-Fall-Through）模式
</pre></div>
</div>
</section>
<section id="limber-gnrl-fifo-syn">
<h2>limber_gnrl_fifo_syn<a class="headerlink" href="#limber-gnrl-fifo-syn" title="此标题的永久链接"></a></h2>
<p>Verilog module sync FIFO.</p>
<ul class="simple">
<li><p>Parameters：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>parameter</p></th>
<th class="head"><p>datatype</p></th>
<th class="head"><p>range</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>DW</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>数据位宽</p></td>
</tr>
<tr class="row-odd"><td><p>AW</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>地址位宽</p></td>
</tr>
<tr class="row-even"><td><p>FORCE_X2ZERO</p></td>
<td><p>integer</p></td>
<td><p>{0,1}</p></td>
<td><p>1：仿真时强制令未初始化的数据为0，对电路综合没有影响</p></td>
</tr>
</tbody>
</table>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">FIFO深度为2</span><span class="o">^</span><span class="n">AW</span>
</pre></div>
</div>
<ul class="simple">
<li><p>IOs：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>signal</p></th>
<th class="head"><p>I/O</p></th>
<th class="head"><p>width</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>clk</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>时钟</p></td>
</tr>
<tr class="row-odd"><td><p>rst</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>异步高有效复位</p></td>
</tr>
<tr class="row-even"><td><p>din</p></td>
<td><p>Input</p></td>
<td><p>DW</p></td>
<td><p>写数据输入</p></td>
</tr>
<tr class="row-odd"><td><p>wen</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>写使能</p></td>
</tr>
<tr class="row-even"><td><p>ren</p></td>
<td><p>Output</p></td>
<td><p>1</p></td>
<td><p>读使能</p></td>
</tr>
<tr class="row-odd"><td><p>empty</p></td>
<td><p>Output</p></td>
<td><p>1</p></td>
<td><p>FIFO空</p></td>
</tr>
<tr class="row-even"><td><p>full</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>FIFO满</p></td>
</tr>
<tr class="row-odd"><td><p>dout</p></td>
<td><p>Output</p></td>
<td><p>DW</p></td>
<td><p>读数据输出</p></td>
</tr>
</tbody>
</table>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>- full为高时wen将不起作用
- empty高时ren将不起作用
- 此FIFO为FWFT（First-word-Fall-Through）模式
</pre></div>
</div>
</section>
<section id="limber-gnrl-flop-sync">
<h2>limber_gnrl_flop_sync<a class="headerlink" href="#limber-gnrl-flop-sync" title="此标题的永久链接"></a></h2>
<p>Verilog module N-depth DFF Synchronizer.</p>
<ul class="simple">
<li><p>Parameters：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>parameter</p></th>
<th class="head"><p>datatype</p></th>
<th class="head"><p>range</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>DP</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>深度（FF级数）</p></td>
</tr>
<tr class="row-odd"><td><p>DW</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>数据位宽</p></td>
</tr>
</tbody>
</table>
<ul class="simple">
<li><p>IOs：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>signal</p></th>
<th class="head"><p>I/O</p></th>
<th class="head"><p>width</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>clk</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>时钟B</p></td>
</tr>
<tr class="row-odd"><td><p>rst</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>异步高有效复位</p></td>
</tr>
<tr class="row-even"><td><p>din</p></td>
<td><p>Input</p></td>
<td><p>DW</p></td>
<td><p>输入数据（时钟A）</p></td>
</tr>
<tr class="row-odd"><td><p>dout</p></td>
<td><p>Input</p></td>
<td><p>DW</p></td>
<td><p>输出数据（时钟B）</p></td>
</tr>
</tbody>
</table>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">对DW</span><span class="o">&gt;=</span><span class="mi">2</span><span class="n">的数据使用flop_sync同步需要使用格雷码</span>
</pre></div>
</div>
</section>
<section id="limber-gnrl-latch">
<h2>limber_gnrl_latch<a class="headerlink" href="#limber-gnrl-latch" title="此标题的永久链接"></a></h2>
<p>Verilog module Latch.</p>
<ul class="simple">
<li><p>Parameters：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>parameter</p></th>
<th class="head"><p>datatype</p></th>
<th class="head"><p>range</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>DW</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>数据位宽</p></td>
</tr>
</tbody>
</table>
<ul class="simple">
<li><p>IOs：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>signal</p></th>
<th class="head"><p>I/O</p></th>
<th class="head"><p>width</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>lden</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>置数使能</p></td>
</tr>
<tr class="row-odd"><td><p>dnxt</p></td>
<td><p>Input</p></td>
<td><p>DW</p></td>
<td><p>数据输入</p></td>
</tr>
<tr class="row-even"><td><p>qout</p></td>
<td><p>Input</p></td>
<td><p>DW</p></td>
<td><p>锁存数据输出</p></td>
</tr>
</tbody>
</table>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">不推荐在FPGA中使用锁存器</span>
</pre></div>
</div>
</section>
<section id="limber-gnrl-ramdp">
<h2>limber_gnrl_ramdp<a class="headerlink" href="#limber-gnrl-ramdp" title="此标题的永久链接"></a></h2>
<p>Verilog module Dual port RAM.</p>
<ul class="simple">
<li><p>Parameters：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>parameter</p></th>
<th class="head"><p>datatype</p></th>
<th class="head"><p>range</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>DP</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>RAM深度</p></td>
</tr>
<tr class="row-odd"><td><p>DW</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>数据位宽</p></td>
</tr>
<tr class="row-even"><td><p>AW</p></td>
<td><p>integer</p></td>
<td><p>=$clog2(DP)</p></td>
<td><p>地址位宽</p></td>
</tr>
<tr class="row-odd"><td><p>DLY</p></td>
<td><p>integer</p></td>
<td><p>&gt;=0</p></td>
<td><p>读操作时钟延迟</p></td>
</tr>
<tr class="row-even"><td><p>FORCE_X2ZERO</p></td>
<td><p>integer</p></td>
<td><p>{0,1}</p></td>
<td><p>1：仿真时强制令未初始化的数据为0，对电路综合没有影响</p></td>
</tr>
</tbody>
</table>
<ul class="simple">
<li><p>IOs：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>signal</p></th>
<th class="head"><p>I/O</p></th>
<th class="head"><p>width</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>clk</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>时钟</p></td>
</tr>
<tr class="row-odd"><td><p>din</p></td>
<td><p>Input</p></td>
<td><p>DW</p></td>
<td><p>数据输入</p></td>
</tr>
<tr class="row-even"><td><p>waddr</p></td>
<td><p>Input</p></td>
<td><p>AW</p></td>
<td><p>写地址</p></td>
</tr>
<tr class="row-odd"><td><p>raddr</p></td>
<td><p>Input</p></td>
<td><p>AW</p></td>
<td><p>读地址</p></td>
</tr>
<tr class="row-even"><td><p>cs</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>片选</p></td>
</tr>
<tr class="row-odd"><td><p>we</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>写使能</p></td>
</tr>
<tr class="row-even"><td><p>dout</p></td>
<td><p>Input</p></td>
<td><p>DW</p></td>
<td><p>数据输出</p></td>
</tr>
</tbody>
</table>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">该模块可以综合</span>
</pre></div>
</div>
</section>
<section id="limber-gnrl-ramdp-nr">
<h2>limber_gnrl_ramdp_nr<a class="headerlink" href="#limber-gnrl-ramdp-nr" title="此标题的永久链接"></a></h2>
<p>Verilog module Dual port RAM without output register.</p>
<ul class="simple">
<li><p>Parameters：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>parameter</p></th>
<th class="head"><p>datatype</p></th>
<th class="head"><p>range</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>DP</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>RAM深度</p></td>
</tr>
<tr class="row-odd"><td><p>DW</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>数据位宽</p></td>
</tr>
<tr class="row-even"><td><p>AW</p></td>
<td><p>integer</p></td>
<td><p>=$clog2(DP)</p></td>
<td><p>地址位宽</p></td>
</tr>
<tr class="row-odd"><td><p>FORCE_X2ZERO</p></td>
<td><p>integer</p></td>
<td><p>{0,1}</p></td>
<td><p>1：仿真时强制令未初始化的数据为0，对电路综合没有影响</p></td>
</tr>
</tbody>
</table>
<ul class="simple">
<li><p>IOs：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>signal</p></th>
<th class="head"><p>I/O</p></th>
<th class="head"><p>width</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>clk</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>时钟</p></td>
</tr>
<tr class="row-odd"><td><p>din</p></td>
<td><p>Input</p></td>
<td><p>DW</p></td>
<td><p>数据输入</p></td>
</tr>
<tr class="row-even"><td><p>waddr</p></td>
<td><p>Input</p></td>
<td><p>AW</p></td>
<td><p>写地址</p></td>
</tr>
<tr class="row-odd"><td><p>raddr</p></td>
<td><p>Input</p></td>
<td><p>AW</p></td>
<td><p>读地址</p></td>
</tr>
<tr class="row-even"><td><p>cs</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>片选</p></td>
</tr>
<tr class="row-odd"><td><p>we</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>写使能</p></td>
</tr>
<tr class="row-even"><td><p>dout</p></td>
<td><p>Input</p></td>
<td><p>DW</p></td>
<td><p>数据输出</p></td>
</tr>
</tbody>
</table>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>该模块是过时的，建议使用DLY=0的limber_gnrl_ramdp模块替代
</pre></div>
</div>
</section>
<section id="limber-gnrl-ramsp">
<h2>limber_gnrl_ramsp<a class="headerlink" href="#limber-gnrl-ramsp" title="此标题的永久链接"></a></h2>
<p>Verilog module Single port RAM.</p>
<ul class="simple">
<li><p>Parameters：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>parameter</p></th>
<th class="head"><p>datatype</p></th>
<th class="head"><p>range</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>DP</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>RAM深度</p></td>
</tr>
<tr class="row-odd"><td><p>DW</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>数据位宽</p></td>
</tr>
<tr class="row-even"><td><p>AW</p></td>
<td><p>integer</p></td>
<td><p>=$clog2(DP)</p></td>
<td><p>地址位宽</p></td>
</tr>
<tr class="row-odd"><td><p>DLY</p></td>
<td><p>integer</p></td>
<td><p>&gt;=0</p></td>
<td><p>读操作时钟延迟</p></td>
</tr>
<tr class="row-even"><td><p>FORCE_X2ZERO</p></td>
<td><p>integer</p></td>
<td><p>{0,1}</p></td>
<td><p>1：仿真时强制令未初始化的数据为0，对电路综合没有影响</p></td>
</tr>
</tbody>
</table>
<ul class="simple">
<li><p>IOs：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>signal</p></th>
<th class="head"><p>I/O</p></th>
<th class="head"><p>width</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>clk</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>时钟</p></td>
</tr>
<tr class="row-odd"><td><p>din</p></td>
<td><p>Input</p></td>
<td><p>DW</p></td>
<td><p>数据输入</p></td>
</tr>
<tr class="row-even"><td><p>addr</p></td>
<td><p>Input</p></td>
<td><p>AW</p></td>
<td><p>读/写地址</p></td>
</tr>
<tr class="row-odd"><td><p>cs</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>片选</p></td>
</tr>
<tr class="row-even"><td><p>we</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>读写切换（1：写，0：读）</p></td>
</tr>
<tr class="row-odd"><td><p>dout</p></td>
<td><p>Input</p></td>
<td><p>DW</p></td>
<td><p>数据输出</p></td>
</tr>
</tbody>
</table>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">该模块可以被综合</span>
</pre></div>
</div>
</section>
<section id="limber-gnrl-ramsp-nr">
<h2>limber_gnrl_ramsp_nr<a class="headerlink" href="#limber-gnrl-ramsp-nr" title="此标题的永久链接"></a></h2>
<p>Verilog module Single port RAM.</p>
<ul class="simple">
<li><p>Parameters：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>parameter</p></th>
<th class="head"><p>datatype</p></th>
<th class="head"><p>range</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>DP</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>RAM深度</p></td>
</tr>
<tr class="row-odd"><td><p>DW</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>数据位宽</p></td>
</tr>
<tr class="row-even"><td><p>AW</p></td>
<td><p>integer</p></td>
<td><p>=$clog2(DP)</p></td>
<td><p>地址位宽</p></td>
</tr>
<tr class="row-odd"><td><p>FORCE_X2ZERO</p></td>
<td><p>integer</p></td>
<td><p>{0,1}</p></td>
<td><p>1：仿真时强制令未初始化的数据为0，对电路综合没有影响</p></td>
</tr>
</tbody>
</table>
<ul class="simple">
<li><p>IOs：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>signal</p></th>
<th class="head"><p>I/O</p></th>
<th class="head"><p>width</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>clk</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>时钟</p></td>
</tr>
<tr class="row-odd"><td><p>din</p></td>
<td><p>Input</p></td>
<td><p>DW</p></td>
<td><p>数据输入</p></td>
</tr>
<tr class="row-even"><td><p>addr</p></td>
<td><p>Input</p></td>
<td><p>AW</p></td>
<td><p>读/写地址</p></td>
</tr>
<tr class="row-odd"><td><p>cs</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>片选</p></td>
</tr>
<tr class="row-even"><td><p>we</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>读写切换（1：写，0：读）</p></td>
</tr>
<tr class="row-odd"><td><p>dout</p></td>
<td><p>Input</p></td>
<td><p>DW</p></td>
<td><p>数据输出</p></td>
</tr>
</tbody>
</table>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>该模块是过时的，建议使用DLY=0的limber_gnrl_ramsp模块替代
</pre></div>
</div>
</section>
<section id="limber-gnrl-ramtdp">
<h2>limber_gnrl_ramtdp<a class="headerlink" href="#limber-gnrl-ramtdp" title="此标题的永久链接"></a></h2>
<p>Verilog module Ture Dual port RAM.</p>
<ul class="simple">
<li><p>Parameters：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>parameter</p></th>
<th class="head"><p>datatype</p></th>
<th class="head"><p>range</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>DP</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>RAM深度</p></td>
</tr>
<tr class="row-odd"><td><p>DW</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>数据位宽</p></td>
</tr>
<tr class="row-even"><td><p>AW</p></td>
<td><p>integer</p></td>
<td><p>=$clog2(DP)</p></td>
<td><p>地址位宽</p></td>
</tr>
<tr class="row-odd"><td><p>DLY</p></td>
<td><p>integer</p></td>
<td><p>&gt;=0</p></td>
<td><p>读操作时钟延迟</p></td>
</tr>
<tr class="row-even"><td><p>FORCE_X2ZERO</p></td>
<td><p>integer</p></td>
<td><p>{0,1}</p></td>
<td><p>1：仿真时强制令未初始化的数据为0，对电路综合没有影响</p></td>
</tr>
</tbody>
</table>
<ul class="simple">
<li><p>IOs：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>signal</p></th>
<th class="head"><p>I/O</p></th>
<th class="head"><p>width</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>clk</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>时钟</p></td>
</tr>
<tr class="row-odd"><td><p>cs</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>片选</p></td>
</tr>
<tr class="row-even"><td><p>dina</p></td>
<td><p>Input</p></td>
<td><p>DW</p></td>
<td><p>数据输入（端口A）</p></td>
</tr>
<tr class="row-odd"><td><p>addra</p></td>
<td><p>Input</p></td>
<td><p>AW</p></td>
<td><p>读/写地址（端口A）</p></td>
</tr>
<tr class="row-even"><td><p>wa</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>读/写切换（1：写，0：读）（端口A）</p></td>
</tr>
<tr class="row-odd"><td><p>douta</p></td>
<td><p>Input</p></td>
<td><p>DW</p></td>
<td><p>数据输出（端口A）</p></td>
</tr>
<tr class="row-even"><td><p>dinb</p></td>
<td><p>Input</p></td>
<td><p>DW</p></td>
<td><p>数据输入（端口B）</p></td>
</tr>
<tr class="row-odd"><td><p>addrb</p></td>
<td><p>Input</p></td>
<td><p>AW</p></td>
<td><p>读/写地址（端口B）</p></td>
</tr>
<tr class="row-even"><td><p>wb</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>读/写切换（1：写，0：读）（端口B）</p></td>
</tr>
<tr class="row-odd"><td><p>doutb</p></td>
<td><p>Input</p></td>
<td><p>DW</p></td>
<td><p>数据输出（端口B）</p></td>
</tr>
</tbody>
</table>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>该模块无法在FPGA上综合（无法自动映射为真双口BRAM），仅用于仿真
向端口A与端口B的相同地址同时写入数据时将造成冲突，只保留端口A写入的数据，端口B的写入数据会被丢失
</pre></div>
</div>
</section>
<section id="limber-gnrl-rand">
<h2>limber_gnrl_rand<a class="headerlink" href="#limber-gnrl-rand" title="此标题的永久链接"></a></h2>
<p>Verilog module Random LFSR.</p>
<ul class="simple">
<li><p>Parameters：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>parameter</p></th>
<th class="head"><p>datatype</p></th>
<th class="head"><p>range</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>LFSR_LEN</p></td>
<td><p>integer</p></td>
<td><p>{8,16,24,32,40,48,56,64}</p></td>
<td><p>LFSR长度</p></td>
</tr>
<tr class="row-odd"><td><p>RAND_LEN</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1, &lt;=LFSR_LEN</p></td>
<td><p>随机数位宽</p></td>
</tr>
<tr class="row-even"><td><p>SEED_LEN</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1, &lt;=LFSR_LEN</p></td>
<td><p>随机种子位宽</p></td>
</tr>
</tbody>
</table>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">LFSR生成多项式</span><span class="o">.</span>  <span class="n">Based</span> <span class="n">on</span> <span class="n">Application</span> <span class="n">Note</span><span class="p">:</span>
<span class="n">http</span><span class="p">:</span><span class="o">//</span><span class="n">www</span><span class="o">.</span><span class="n">xilinx</span><span class="o">.</span><span class="n">com</span><span class="o">/</span><span class="n">support</span><span class="o">/</span><span class="n">documentation</span><span class="o">/</span><span class="n">application_notes</span><span class="o">/</span><span class="n">xapp052</span><span class="o">.</span><span class="n">pdf</span>
</pre></div>
</div>
<ul class="simple">
<li><p>IOs：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>signal</p></th>
<th class="head"><p>I/O</p></th>
<th class="head"><p>width</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>i_clk</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>时钟</p></td>
</tr>
<tr class="row-odd"><td><p>i_csr_seed_wdata</p></td>
<td><p>Input</p></td>
<td><p>SEED_LEN</p></td>
<td><p>随机种子输入</p></td>
</tr>
<tr class="row-even"><td><p>i_csr_seed_wen</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>随机种子写使能</p></td>
</tr>
<tr class="row-odd"><td><p>o_csr_seed_rdata</p></td>
<td><p>Output</p></td>
<td><p>SEED_LEN</p></td>
<td><p>随机种子输出</p></td>
</tr>
<tr class="row-even"><td><p>o_csr_rand_rdata</p></td>
<td><p>Output</p></td>
<td><p>RAND_LEN</p></td>
<td><p>随机数输出</p></td>
</tr>
</tbody>
</table>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>使用LFSR产生的伪随机数之间存在移位模式（Shifting Pattern）的相关性
即输出随机数的高位与上一个时钟输出随机数的低位相同
引入输出的非线性变换可以打破这种相关性，提升伪随机性
o_csr_seed_rdata从LFSR的低位向上截取SEED_LEN长度输出
o_csr_rand_rdata从LFSR的高位向下截取RAND_LEN长度输出
更新随机种子时i_csr_seed_wdata的值将被写入LFSR低位的SEED_LEN个bit
</pre></div>
</div>
</section>
<section id="limber-gnrl-rising">
<h2>limber_gnrl_rising<a class="headerlink" href="#limber-gnrl-rising" title="此标题的永久链接"></a></h2>
<p>Rising edge detect.</p>
<ul>
<li><p>Parameters：</p>
<blockquote>
<div><p>无</p>
</div></blockquote>
</li>
<li><p>IOs：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>signal</p></th>
<th class="head"><p>I/O</p></th>
<th class="head"><p>width</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>i_clk</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>时钟</p></td>
</tr>
<tr class="row-odd"><td><p>i_rst</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>异步高有效复位</p></td>
</tr>
<tr class="row-even"><td><p>i_a</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>输入信号</p></td>
</tr>
<tr class="row-odd"><td><p>o_a_pulse</p></td>
<td><p>Output</p></td>
<td><p>1</p></td>
<td><p>上升边沿检测脉冲输出</p></td>
</tr>
</tbody>
</table>
</section>
<section id="limber-gnrl-slice">
<h2>limber_gnrl_slice<a class="headerlink" href="#limber-gnrl-slice" title="此标题的永久链接"></a></h2>
<p>This module is an implementation of register slice. It can cut off the back-pressure ready-valid combinational path in pipeline with 0 clock data forward delay.</p>
<ul class="simple">
<li><p>Parameters：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>parameter</p></th>
<th class="head"><p>datatype</p></th>
<th class="head"><p>range</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>DW</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>数据位宽</p></td>
</tr>
</tbody>
</table>
<ul class="simple">
<li><p>IOs：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>signal</p></th>
<th class="head"><p>I/O</p></th>
<th class="head"><p>width</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>clk</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>时钟</p></td>
</tr>
<tr class="row-odd"><td><p>rst</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>异步高有效复位</p></td>
</tr>
<tr class="row-even"><td><p>s_valid</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>输入数据VALID（本模块作为从机）</p></td>
</tr>
<tr class="row-odd"><td><p>s_ready</p></td>
<td><p>Output</p></td>
<td><p>1</p></td>
<td><p>输入数据READY（本模块作为从机）</p></td>
</tr>
<tr class="row-even"><td><p>s_data</p></td>
<td><p>Input</p></td>
<td><p>DW</p></td>
<td><p>输入数据（本模块作为从机）</p></td>
</tr>
<tr class="row-odd"><td><p>m_valid</p></td>
<td><p>Output</p></td>
<td><p>1</p></td>
<td><p>输出数据VALID（本模块作为主机）</p></td>
</tr>
<tr class="row-even"><td><p>m_ready</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>输出数据READY（本模块作为主机）</p></td>
</tr>
<tr class="row-odd"><td><p>m_data</p></td>
<td><p>Output</p></td>
<td><p>DW</p></td>
<td><p>输出数据（本模块作为主机）</p></td>
</tr>
</tbody>
</table>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>该模块相当于深度为1的FWFT模式的FIFO
m_ready到s_ready的组合路径会被切断
但s_valid到m_valid以及s_data到m_data的组合路径没有被切断
该模块缺少充分验证，慎用
</pre></div>
</div>
</section>
<section id="limber-gnrl-slot-timer">
<h2>limber_gnrl_slot_timer<a class="headerlink" href="#limber-gnrl-slot-timer" title="此标题的永久链接"></a></h2>
<p>This is a value-configurable timer. Function is as blow:
1. When i_set=1, i_value will be set as expired time.
2. When i_clear=1, the timing number will be clear to 0.
3. When i_start=1, timing number will increase at each clock posedge, when i_start=0, timing will be suspend.
4. When timing number reach the expired time, o_expired will set 1, and timing will stop. Set i_clear=1 to clear and relaunch the timing.</p>
<ul class="simple">
<li><p>Parameters：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>parameter</p></th>
<th class="head"><p>datatype</p></th>
<th class="head"><p>range</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>TW</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>timing_value数据位宽</p></td>
</tr>
<tr class="row-odd"><td><p>SW</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>slot_value数据位宽</p></td>
</tr>
<tr class="row-even"><td><p>IV</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>timing_value复位后的初始值</p></td>
</tr>
<tr class="row-odd"><td><p>TB</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>计数器+1的时钟基数</p></td>
</tr>
</tbody>
</table>
<ul class="simple">
<li><p>IOs：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>signal</p></th>
<th class="head"><p>I/O</p></th>
<th class="head"><p>width</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>i_clk</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>时钟</p></td>
</tr>
<tr class="row-odd"><td><p>i_rst</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>异步高有效复位</p></td>
</tr>
<tr class="row-even"><td><p>i_start</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>计时使能（电平触发）</p></td>
</tr>
<tr class="row-odd"><td><p>i_clear</p></td>
<td><p>Output</p></td>
<td><p>1</p></td>
<td><p>同步计时复位（不会清除储存的timing_value和slot_value）</p></td>
</tr>
<tr class="row-even"><td><p>i_timing_value</p></td>
<td><p>Input</p></td>
<td><p>TW</p></td>
<td><p>timing_value数据输入</p></td>
</tr>
<tr class="row-odd"><td><p>i_slot_value</p></td>
<td><p>Output</p></td>
<td><p>SW</p></td>
<td><p>slot_value数据输入</p></td>
</tr>
<tr class="row-even"><td><p>i_set</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>使能置数timing_value和slot_value</p></td>
</tr>
<tr class="row-odd"><td><p>o_expired</p></td>
<td><p>Output</p></td>
<td><p>1</p></td>
<td><p>计时超时标志输出</p></td>
</tr>
</tbody>
</table>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>该计数器不直接输出counter的值，只在计时达到设置的timing_value和slot_value后产生expired标志
使用i_clear=1可以清除expired标志并将counter复位（不会清除储存的timing_value和slot_value）
此计时器可以设置每次计时包含多少个slot以及每个slot包含多少个timing
参数TB可以设置每经过多少个时钟周期产生一个timing
因此从0开始计时到产生expired的总时长=slot_value*timing_value*TB*clock_period
</pre></div>
</div>
</section>
<section id="limber-sim-ram">
<h2>limber_sim_ram<a class="headerlink" href="#limber-sim-ram" title="此标题的永久链接"></a></h2>
<p>Verilog module Single port RAM. read/write delay is 1 clk.</p>
<ul class="simple">
<li><p>Parameters：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>parameter</p></th>
<th class="head"><p>datatype</p></th>
<th class="head"><p>range</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>DP</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>RAM深度</p></td>
</tr>
<tr class="row-odd"><td><p>DW</p></td>
<td><p>integer</p></td>
<td><p>&gt;=1</p></td>
<td><p>RAM数据位宽</p></td>
</tr>
<tr class="row-even"><td><p>MW</p></td>
<td><p>integer</p></td>
<td><p>=DW/8</p></td>
<td><p>掩码位宽</p></td>
</tr>
<tr class="row-odd"><td><p>AW</p></td>
<td><p>integer</p></td>
<td><p>=$clog2(DP)</p></td>
<td><p>地址位宽</p></td>
</tr>
<tr class="row-even"><td><p>FORCE_X2ZERO</p></td>
<td><p>integer</p></td>
<td><p>{0,1}</p></td>
<td><p>1：仿真时强制令未初始化的数据为0</p></td>
</tr>
<tr class="row-odd"><td><p>INIT_EN</p></td>
<td><p>integer</p></td>
<td><p>{0,1}</p></td>
<td><p>1:使用INIT_SRC作为RAM初值</p></td>
</tr>
<tr class="row-even"><td><p>INIT_SRC</p></td>
<td><p>string</p></td>
<td><p>file path</p></td>
<td><p>二进制MEM文件地址</p></td>
</tr>
</tbody>
</table>
<ul class="simple">
<li><p>IOs：</p></li>
</ul>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 59%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>signal</p></th>
<th class="head"><p>I/O</p></th>
<th class="head"><p>width</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>clk</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>时钟</p></td>
</tr>
<tr class="row-odd"><td><p>din</p></td>
<td><p>Input</p></td>
<td><p>DW</p></td>
<td><p>数据输入</p></td>
</tr>
<tr class="row-even"><td><p>addr</p></td>
<td><p>Input</p></td>
<td><p>AW</p></td>
<td><p>读/写地址</p></td>
</tr>
<tr class="row-odd"><td><p>cs</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>片选</p></td>
</tr>
<tr class="row-even"><td><p>we</p></td>
<td><p>Input</p></td>
<td><p>1</p></td>
<td><p>读写切换（1：写，0：读）</p></td>
</tr>
<tr class="row-odd"><td><p>wem</p></td>
<td><p>Output</p></td>
<td><p>MW</p></td>
<td><p>写掩码（每位掩码对应1个字节的数据）</p></td>
</tr>
<tr class="row-even"><td><p>dout</p></td>
<td><p>Input</p></td>
<td><p>DW</p></td>
<td><p>数据输出</p></td>
</tr>
</tbody>
</table>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>该模块可以综合，但建议只用于仿真时作为输出测试激励的激励源
通过INIT_SRC参数可以很方便地将二进制测试激励存储与该RAM中
</pre></div>
</div>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="页脚">
        <a href="../common_cells/index.html" class="btn btn-neutral float-left" title="Common cells" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> 上一页</a>
        <a href="../generic/index.html" class="btn btn-neutral float-right" title="Generic" accesskey="n" rel="next">下一页 <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; 版权所有 2023, QyLey.</p>
  </div>

  利用 <a href="https://www.sphinx-doc.org/">Sphinx</a> 构建，使用的 
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">主题</a>
    由 <a href="https://readthedocs.org">Read the Docs</a> 开发.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>