// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// ctrl
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x10 : Data signal of rows
//        bit 31~0 - rows[31:0] (Read/Write)
// 0x14 : reserved
// 0x18 : Data signal of cols
//        bit 31~0 - cols[31:0] (Read/Write)
// 0x1c : reserved
// 0x20 : Data signal of label_r
//        bit 31~0 - label_r[31:0] (Read)
// 0x24 : Control signal of label_r
//        bit 0  - label_r_ap_vld (Read/COR)
//        others - reserved
// 0x28 : Data signal of score
//        bit 31~0 - score[31:0] (Read)
// 0x2c : Control signal of score
//        bit 0  - score_ap_vld (Read/COR)
//        others - reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XCNN_CORE_CTRL_ADDR_AP_CTRL      0x00
#define XCNN_CORE_CTRL_ADDR_GIE          0x04
#define XCNN_CORE_CTRL_ADDR_IER          0x08
#define XCNN_CORE_CTRL_ADDR_ISR          0x0c
#define XCNN_CORE_CTRL_ADDR_ROWS_DATA    0x10
#define XCNN_CORE_CTRL_BITS_ROWS_DATA    32
#define XCNN_CORE_CTRL_ADDR_COLS_DATA    0x18
#define XCNN_CORE_CTRL_BITS_COLS_DATA    32
#define XCNN_CORE_CTRL_ADDR_LABEL_R_DATA 0x20
#define XCNN_CORE_CTRL_BITS_LABEL_R_DATA 32
#define XCNN_CORE_CTRL_ADDR_LABEL_R_CTRL 0x24
#define XCNN_CORE_CTRL_ADDR_SCORE_DATA   0x28
#define XCNN_CORE_CTRL_BITS_SCORE_DATA   32
#define XCNN_CORE_CTRL_ADDR_SCORE_CTRL   0x2c

