DESIGN_NAME: controller
VERILOG_FILES:
- src/controller.sv

USE_SLANG: true

CLOCK_PERIOD: 10
CLOCK_PORT: clk

FP_CORE_UTIL: 55

FP_ASPECT_RATIO: 1.0
PL_TARGET_DENSITY: 0.55