#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Jan 20 20:59:15 2019
# Process ID: 13800
# Current directory: C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.runs/synth_1
# Command line: vivado.exe -log dsed_audio.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dsed_audio.tcl
# Log file: C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.runs/synth_1/dsed_audio.vds
# Journal file: C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source dsed_audio.tcl -notrace
Command: synth_design -top dsed_audio -part xc7a100tcsg324-1 -retiming
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10168 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 360.961 ; gain = 75.996
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dsed_audio' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/dsed_audio.vhd:58]
INFO: [Synth 8-3491] module 'clk_12M' declared at 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.runs/synth_1/.Xil/Vivado-13800-JMP-PC/realtime/clk_12M_stub.vhdl:5' bound to instance 'U_CLK' of component 'clk_12M' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/dsed_audio.vhd:216]
INFO: [Synth 8-638] synthesizing module 'clk_12M' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.runs/synth_1/.Xil/Vivado-13800-JMP-PC/realtime/clk_12M_stub.vhdl:13]
INFO: [Synth 8-3491] module 'audio_interface' declared at 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/audio_interface.vhd:35' bound to instance 'U_AI' of component 'audio_interface' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/dsed_audio.vhd:221]
INFO: [Synth 8-638] synthesizing module 'audio_interface' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/audio_interface.vhd:57]
INFO: [Synth 8-3491] module 'en_4_cycles' declared at 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/en_4_cycles.vhd:34' bound to instance 'U_EN' of component 'en_4_cycles' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/audio_interface.vhd:89]
INFO: [Synth 8-638] synthesizing module 'en_4_cycles' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/en_4_cycles.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'en_4_cycles' (1#1) [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/en_4_cycles.vhd:43]
INFO: [Synth 8-3491] module 'FSMD_microphone' declared at 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/FSMD_microphone.vhd:35' bound to instance 'U_MICRO' of component 'FSMD_microphone' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/audio_interface.vhd:96]
INFO: [Synth 8-638] synthesizing module 'FSMD_microphone' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/FSMD_microphone.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element sample_out_ready_reg_reg was removed.  [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/FSMD_microphone.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'FSMD_microphone' (2#1) [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/FSMD_microphone.vhd:45]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/pwm.vhd:35' bound to instance 'U_PWM' of component 'pwm' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/audio_interface.vhd:104]
INFO: [Synth 8-638] synthesizing module 'pwm' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/pwm.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'pwm' (3#1) [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/pwm.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'audio_interface' (4#1) [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/audio_interface.vhd:57]
INFO: [Synth 8-3491] module 'RAM' declared at 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/RAM.vhd:34' bound to instance 'MEM' of component 'RAM' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/dsed_audio.vhd:237]
INFO: [Synth 8-638] synthesizing module 'RAM' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/RAM.vhd:45]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.runs/synth_1/.Xil/Vivado-13800-JMP-PC/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'MEM' of component 'blk_mem_gen_0' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/RAM.vhd:61]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.runs/synth_1/.Xil/Vivado-13800-JMP-PC/realtime/blk_mem_gen_0_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'RAM' (5#1) [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/RAM.vhd:45]
INFO: [Synth 8-3491] module 'or_2' declared at 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/or_2.vhd:34' bound to instance 'OR2' of component 'or_2' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/dsed_audio.vhd:245]
INFO: [Synth 8-638] synthesizing module 'or_2' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/or_2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'or_2' (6#1) [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/or_2.vhd:40]
INFO: [Synth 8-3491] module 'and_2_not' declared at 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/and_2_not.vhd:34' bound to instance 'AND2' of component 'and_2_not' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/dsed_audio.vhd:250]
INFO: [Synth 8-638] synthesizing module 'and_2_not' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/and_2_not.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'and_2_not' (7#1) [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/and_2_not.vhd:40]
INFO: [Synth 8-3491] module 'address_manager' declared at 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/address_manager.vhd:34' bound to instance 'ADDR' of component 'address_manager' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/dsed_audio.vhd:255]
INFO: [Synth 8-638] synthesizing module 'address_manager' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/address_manager.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'address_manager' (8#1) [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/address_manager.vhd:47]
INFO: [Synth 8-3491] module 'seconds_calculator' declared at 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/seconds_calculator.vhd:34' bound to instance 'SCND' of component 'seconds_calculator' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/dsed_audio.vhd:267]
INFO: [Synth 8-638] synthesizing module 'seconds_calculator' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/seconds_calculator.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'seconds_calculator' (9#1) [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/seconds_calculator.vhd:43]
INFO: [Synth 8-3491] module 'seconds_display' declared at 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/seconds_display.vhd:34' bound to instance 'DISP' of component 'seconds_display' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/dsed_audio.vhd:275]
INFO: [Synth 8-638] synthesizing module 'seconds_display' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/seconds_display.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/seconds_display.vhd:45]
INFO: [Synth 8-226] default block is never used [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/seconds_display.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'seconds_display' (10#1) [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/seconds_display.vhd:41]
INFO: [Synth 8-3491] module 'refresco' declared at 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/refresco.vhd:34' bound to instance 'RFRS' of component 'refresco' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/dsed_audio.vhd:280]
INFO: [Synth 8-638] synthesizing module 'refresco' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/refresco.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'refresco' (11#1) [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/refresco.vhd:44]
INFO: [Synth 8-3491] module 'fir_filter' declared at 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/fir_filter.vhd:35' bound to instance 'FILTR' of component 'fir_filter' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/dsed_audio.vhd:295]
INFO: [Synth 8-638] synthesizing module 'fir_filter' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/fir_filter.vhd:46]
INFO: [Synth 8-3491] module 'fir_data_flow' declared at 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/fir_data_flow.vhd:35' bound to instance 'FIR' of component 'fir_data_flow' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/fir_filter.vhd:96]
INFO: [Synth 8-638] synthesizing module 'fir_data_flow' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/fir_data_flow.vhd:55]
INFO: [Synth 8-3491] module 'multiplexor' declared at 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/multiplexor.vhd:34' bound to instance 'MUX1' of component 'multiplexor' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/fir_data_flow.vhd:103]
INFO: [Synth 8-638] synthesizing module 'multiplexor' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/multiplexor.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'multiplexor' (12#1) [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/multiplexor.vhd:44]
INFO: [Synth 8-3491] module 'multiplexor' declared at 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/multiplexor.vhd:34' bound to instance 'MUX2' of component 'multiplexor' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/fir_data_flow.vhd:113]
INFO: [Synth 8-3491] module 'multiplicador' declared at 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/multiplicador.vhd:34' bound to instance 'H_M' of component 'multiplicador' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/fir_data_flow.vhd:123]
INFO: [Synth 8-638] synthesizing module 'multiplicador' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/multiplicador.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'multiplicador' (13#1) [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/multiplicador.vhd:40]
INFO: [Synth 8-3491] module 'registro' declared at 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/registro.vhd:36' bound to instance 'R1' of component 'registro' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/fir_data_flow.vhd:129]
INFO: [Synth 8-638] synthesizing module 'registro' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/registro.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'registro' (14#1) [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/registro.vhd:43]
INFO: [Synth 8-3491] module 'registro' declared at 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/registro.vhd:36' bound to instance 'R2' of component 'registro' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/fir_data_flow.vhd:136]
INFO: [Synth 8-3491] module 'registro' declared at 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/registro.vhd:36' bound to instance 'R3' of component 'registro' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/fir_data_flow.vhd:143]
INFO: [Synth 8-3491] module 'multiplexor_2' declared at 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/multiplexor_2.vhd:34' bound to instance 'MUX3' of component 'multiplexor_2' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/fir_data_flow.vhd:150]
INFO: [Synth 8-638] synthesizing module 'multiplexor_2' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/multiplexor_2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'multiplexor_2' (15#1) [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/multiplexor_2.vhd:41]
INFO: [Synth 8-3491] module 'sumador' declared at 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/sumador.vhd:34' bound to instance 'ADD' of component 'sumador' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/fir_data_flow.vhd:157]
INFO: [Synth 8-638] synthesizing module 'sumador' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/sumador.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'sumador' (16#1) [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/sumador.vhd:40]
INFO: [Synth 8-3491] module 'multiplexor_1' declared at 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/multiplexor_1.vhd:34' bound to instance 'MUX4' of component 'multiplexor_1' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/fir_data_flow.vhd:163]
INFO: [Synth 8-638] synthesizing module 'multiplexor_1' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/multiplexor_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'multiplexor_1' (17#1) [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/multiplexor_1.vhd:40]
INFO: [Synth 8-3491] module 'registro' declared at 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/registro.vhd:36' bound to instance 'R4' of component 'registro' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/fir_data_flow.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'fir_data_flow' (18#1) [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/fir_data_flow.vhd:55]
INFO: [Synth 8-3491] module 'controlador_filtro' declared at 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/controlador_filtro.vhd:35' bound to instance 'CTRL' of component 'controlador_filtro' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/fir_filter.vhd:115]
INFO: [Synth 8-638] synthesizing module 'controlador_filtro' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/controlador_filtro.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element c3_reg was removed.  [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/controlador_filtro.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element c4_reg was removed.  [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/controlador_filtro.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'controlador_filtro' (19#1) [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/controlador_filtro.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'fir_filter' (20#1) [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/fir_filter.vhd:46]
INFO: [Synth 8-3491] module 'ca2' declared at 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/ca2.vhd:35' bound to instance 'CA2_1' of component 'ca2' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/dsed_audio.vhd:305]
INFO: [Synth 8-638] synthesizing module 'ca2' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/ca2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ca2' (21#1) [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/ca2.vhd:41]
INFO: [Synth 8-3491] module 'ca2' declared at 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/ca2.vhd:35' bound to instance 'CA2_INV' of component 'ca2' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/dsed_audio.vhd:310]
INFO: [Synth 8-3491] module 'mux_0_1' declared at 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/mux_0_1.vhd:34' bound to instance 'MUX' of component 'mux_0_1' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/dsed_audio.vhd:315]
INFO: [Synth 8-638] synthesizing module 'mux_0_1' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/mux_0_1.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/mux_0_1.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux_0_1' (22#1) [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/mux_0_1.vhd:41]
INFO: [Synth 8-3491] module 'hold' declared at 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/hold.vhd:35' bound to instance 'HLD' of component 'hold' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/dsed_audio.vhd:322]
INFO: [Synth 8-638] synthesizing module 'hold' [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/hold.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'hold' (23#1) [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/hold.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'dsed_audio' (24#1) [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/dsed_audio.vhd:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 402.043 ; gain = 117.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 402.043 ; gain = 117.078
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.runs/synth_1/.Xil/Vivado-13800-JMP-PC/dcp5/clk_12M_in_context.xdc] for cell 'U_CLK'
Finished Parsing XDC File [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.runs/synth_1/.Xil/Vivado-13800-JMP-PC/dcp5/clk_12M_in_context.xdc] for cell 'U_CLK'
Parsing XDC File [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.runs/synth_1/.Xil/Vivado-13800-JMP-PC/dcp7/blk_mem_gen_0_in_context.xdc] for cell 'MEM/MEM'
Finished Parsing XDC File [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.runs/synth_1/.Xil/Vivado-13800-JMP-PC/dcp7/blk_mem_gen_0_in_context.xdc] for cell 'MEM/MEM'
Parsing XDC File [C:/Users/Jorge/Documents/VHDL/final_dsed/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Jorge/Documents/VHDL/final_dsed/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jorge/Documents/VHDL/final_dsed/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dsed_audio_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dsed_audio_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 715.281 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 715.281 ; gain = 430.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 715.281 ; gain = 430.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100Mhz. (constraint file  C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.runs/synth_1/.Xil/Vivado-13800-JMP-PC/dcp5/clk_12M_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100Mhz. (constraint file  C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.runs/synth_1/.Xil/Vivado-13800-JMP-PC/dcp5/clk_12M_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for MEM/MEM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_CLK. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 715.281 ; gain = 430.316
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "sample_out_ready_signal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sample_request" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/address_manager.vhd:77]
WARNING: [Synth 8-6014] Unused sequential element last_address_reg_reg was removed.  [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/address_manager.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element contador_reg was removed.  [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/refresco.vhd:54]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'controlador_filtro'
WARNING: [Synth 8-6014] Unused sequential element state_reg_reg was removed.  [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/controlador_filtro.vhd:69]
INFO: [Synth 8-5544] ROM "control_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "control_flow" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "control_add" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sample_out_ready_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_hold_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element state_reg_reg was removed.  [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/controlador_filtro.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element state_reg_reg was removed.  [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/controlador_filtro.vhd:69]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                      t1 |                              001 |                              001
                      t2 |                              010 |                              010
                      t3 |                              011 |                              011
                      t4 |                              100 |                              100
                      t5 |                              101 |                              101
                      t6 |                              110 |                              110
                      t7 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'controlador_filtro'
WARNING: [Synth 8-6014] Unused sequential element state_reg_reg was removed.  [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/controlador_filtro.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 715.281 ; gain = 430.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   3 Input     19 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	               19 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 14    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 8     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module en_4_cycles 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module FSMD_microphone 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 8     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module address_manager 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module seconds_calculator 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     19 Bit       Adders := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 3     
Module refresco 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module registro 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module multiplexor_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module sumador 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module multiplexor_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module controlador_filtro 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
Module ca2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module mux_0_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module hold 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "U_AI/U_MICRO/sample_out_ready_signal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_AI/U_PWM/sample_request" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element U_AI/U_PWM/r_reg_reg was removed.  [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/pwm.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element ADDR/last_address_reg_reg was removed.  [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/address_manager.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element RFRS/contador_reg was removed.  [C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.srcs/sources_1/new/refresco.vhd:54]
DSP Report: Generating DSP SCND/fixed_point, operation Mode is: A*(B:0x68).
DSP Report: operator SCND/fixed_point is absorbed into DSP SCND/fixed_point.
WARNING: [Synth 8-3917] design dsed_audio has port micro_LR driven by constant 0
WARNING: [Synth 8-3917] design dsed_audio has port jack_sd driven by constant 1
WARNING: [Synth 8-3917] design dsed_audio has port an_sel[7] driven by constant 1
WARNING: [Synth 8-3917] design dsed_audio has port an_sel[6] driven by constant 1
WARNING: [Synth 8-3917] design dsed_audio has port an_sel[5] driven by constant 1
WARNING: [Synth 8-3917] design dsed_audio has port an_sel[4] driven by constant 1
WARNING: [Synth 8-3917] design dsed_audio has port an_sel[3] driven by constant 1
WARNING: [Synth 8-3917] design dsed_audio has port an_sel[2] driven by constant 1
WARNING: [Synth 8-3332] Sequential element (U_AI/U_EN/cuenta_reg[2]) is unused and will be removed from module dsed_audio.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 715.281 ; gain = 430.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+------------------+---------------+----------------+
|Module Name     | RTL Object       | Depth x Width | Implemented As | 
+----------------+------------------+---------------+----------------+
|seconds_display | display_dec      | 32x7          | LUT            | 
|seconds_display | display_un       | 32x7          | LUT            | 
|dsed_audio      | DISP/display_dec | 32x7          | LUT            | 
|dsed_audio      | DISP/display_un  | 32x7          | LUT            | 
+----------------+------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+-------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|seconds_calculator | A*(B:0x68)  | 19     | 7      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'U_CLK/clk_out1' to pin 'U_CLK/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 727.875 ; gain = 442.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 778.723 ; gain = 493.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `dsed_audio`
	Effective logic levels on critical path before retiming is: 8
	Total number of crtical paths = 108

	Optimizing at the module level
	Cannot find a feasible solution:
		Effective logic levels from FILTR/CTRL/FSM_sequential_state_reg_reg[2](fixed:TIMNG EXCEPTION/ATTRIBUTES) to FILTR/FIR/R1/reg_signal_reg[0](fixed:INPUT) is: 8
		Effective logic levels found across for latency (=1) is: 8
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 8
	Total number of crtical paths = 108
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `dsed_audio' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 778.723 ; gain = 493.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 778.723 ; gain = 493.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 778.723 ; gain = 493.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 778.723 ; gain = 493.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 778.723 ; gain = 493.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 778.723 ; gain = 493.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 778.723 ; gain = 493.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_12M       |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen_0_bbox |     1|
|2     |clk_12M_bbox       |     1|
|3     |CARRY4             |    39|
|4     |DSP48E1            |     1|
|5     |LUT1               |    26|
|6     |LUT2               |    93|
|7     |LUT3               |    34|
|8     |LUT4               |    54|
|9     |LUT5               |   105|
|10    |LUT6               |   180|
|11    |FDCE               |   199|
|12    |FDPE               |     1|
|13    |FDRE               |    20|
|14    |IBUF               |     7|
|15    |OBUF               |    19|
+------+-------------------+------+

Report Instance Areas: 
+------+------------+-------------------+------+
|      |Instance    |Module             |Cells |
+------+------------+-------------------+------+
|1     |top         |                   |   787|
|2     |  ADDR      |address_manager    |   201|
|3     |  FILTR     |fir_filter         |   239|
|4     |    CTRL    |controlador_filtro |   165|
|5     |    FIR     |fir_data_flow      |    74|
|6     |      H_M   |multiplicador      |    34|
|7     |      R1    |registro           |     8|
|8     |      R2    |registro_0         |     8|
|9     |      R3    |registro_1         |    16|
|10    |      R4    |registro_2         |     8|
|11    |  HLD       |hold               |    24|
|12    |  MEM       |RAM                |     8|
|13    |  RFRS      |refresco           |    47|
|14    |  SCND      |seconds_calculator |    13|
|15    |  U_AI      |audio_interface    |   228|
|16    |    U_EN    |en_4_cycles        |     9|
|17    |    U_MICRO |FSMD_microphone    |   138|
|18    |    U_PWM   |pwm                |    81|
+------+------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 778.723 ; gain = 493.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 778.723 ; gain = 180.520
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 778.723 ; gain = 493.758
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

110 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 778.723 ; gain = 497.961
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jorge/Documents/VHDL/final_dsed/final_dsed.runs/synth_1/dsed_audio.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 778.723 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jan 20 21:00:01 2019...
