#-----------------------------------------------------------
# Vivado v2021.2.1 (64-bit)
# SW Build 3414424 on Sun Dec 19 10:57:22 MST 2021
# IP Build 3405791 on Sun Dec 19 15:54:35 MST 2021
# Start of session at: Sun Apr 24 12:07:23 2022
# Process ID: 10856
# Current directory: C:/Users/malik/Documents/ECE_520_PROJECTS/FINAL/FINAL.runs/MY_SSD_MY_SSD_0_0_synth_1
# Command line: vivado.exe -log MY_SSD_MY_SSD_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MY_SSD_MY_SSD_0_0.tcl
# Log file: C:/Users/malik/Documents/ECE_520_PROJECTS/FINAL/FINAL.runs/MY_SSD_MY_SSD_0_0_synth_1/MY_SSD_MY_SSD_0_0.vds
# Journal file: C:/Users/malik/Documents/ECE_520_PROJECTS/FINAL/FINAL.runs/MY_SSD_MY_SSD_0_0_synth_1\vivado.jou
# Running On: SHBZ, OS: Windows, CPU Frequency: 3096 MHz, CPU Physical cores: 8, Host memory: 34110 MB
#-----------------------------------------------------------
source MY_SSD_MY_SSD_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/malik/Documents/ECE_520_PROJECTS/ip_repo/MY_SSD_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/malik/Documents/ECE_520_PROJECTS/ip_repo/SSD_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top MY_SSD_MY_SSD_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9164
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1564.688 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MY_SSD_MY_SSD_0_0' [c:/Users/malik/Documents/ECE_520_PROJECTS/FINAL/FINAL.gen/sources_1/bd/MY_SSD/ip/MY_SSD_MY_SSD_0_0/synth/MY_SSD_MY_SSD_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'MY_SSD_v1_0' [c:/Users/malik/Documents/ECE_520_PROJECTS/FINAL/FINAL.gen/sources_1/bd/MY_SSD/ipshared/fc17/hdl/MY_SSD_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'MY_SSD_v1_0_S00_AXI' [c:/Users/malik/Documents/ECE_520_PROJECTS/FINAL/FINAL.gen/sources_1/bd/MY_SSD/ipshared/fc17/hdl/MY_SSD_v1_0_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [c:/Users/malik/Documents/ECE_520_PROJECTS/FINAL/FINAL.gen/sources_1/bd/MY_SSD/ipshared/fc17/hdl/MY_SSD_v1_0_S00_AXI.v:232]
INFO: [Synth 8-226] default block is never used [c:/Users/malik/Documents/ECE_520_PROJECTS/FINAL/FINAL.gen/sources_1/bd/MY_SSD/ipshared/fc17/hdl/MY_SSD_v1_0_S00_AXI.v:373]
INFO: [Synth 8-6155] done synthesizing module 'MY_SSD_v1_0_S00_AXI' (1#1) [c:/Users/malik/Documents/ECE_520_PROJECTS/FINAL/FINAL.gen/sources_1/bd/MY_SSD/ipshared/fc17/hdl/MY_SSD_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'MY_SSD_v1_0' (2#1) [c:/Users/malik/Documents/ECE_520_PROJECTS/FINAL/FINAL.gen/sources_1/bd/MY_SSD/ipshared/fc17/hdl/MY_SSD_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'MY_SSD_MY_SSD_0_0' (3#1) [c:/Users/malik/Documents/ECE_520_PROJECTS/FINAL/FINAL.gen/sources_1/bd/MY_SSD/ip/MY_SSD_MY_SSD_0_0/synth/MY_SSD_MY_SSD_0_0.v:57]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module MY_SSD_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module MY_SSD_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module MY_SSD_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module MY_SSD_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module MY_SSD_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module MY_SSD_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1564.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1564.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1564.688 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1564.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1612.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1612.578 ; gain = 0.031
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1612.578 ; gain = 47.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1612.578 ; gain = 47.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1612.578 ; gain = 47.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1612.578 ; gain = 47.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module MY_SSD_MY_SSD_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module MY_SSD_MY_SSD_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module MY_SSD_MY_SSD_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module MY_SSD_MY_SSD_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module MY_SSD_MY_SSD_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module MY_SSD_MY_SSD_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1612.578 ; gain = 47.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1612.578 ; gain = 47.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1612.578 ; gain = 47.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1612.578 ; gain = 47.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1612.578 ; gain = 47.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1612.578 ; gain = 47.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1612.578 ; gain = 47.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1612.578 ; gain = 47.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1612.578 ; gain = 47.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1612.578 ; gain = 47.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    22|
|5     |LUT6 |    36|
|6     |FDRE |   169|
|7     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1612.578 ; gain = 47.891
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1612.578 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1612.578 ; gain = 47.891
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1612.578 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1612.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 97e1288b
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1612.578 ; gain = 47.891
INFO: [Common 17-1381] The checkpoint 'C:/Users/malik/Documents/ECE_520_PROJECTS/FINAL/FINAL.runs/MY_SSD_MY_SSD_0_0_synth_1/MY_SSD_MY_SSD_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP MY_SSD_MY_SSD_0_0, cache-ID = ce27f207a0f8b98c
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/malik/Documents/ECE_520_PROJECTS/FINAL/FINAL.runs/MY_SSD_MY_SSD_0_0_synth_1/MY_SSD_MY_SSD_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MY_SSD_MY_SSD_0_0_utilization_synth.rpt -pb MY_SSD_MY_SSD_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 24 12:07:59 2022...
