<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<ExampleDesign>
  <Vendor>xilinx.com</Vendor>
  <Library>design</Library>
  <Name>cpm_rp</Name>
   <DisplayName>Versal ACAP CPM4/CPM5 AXI Bridge Root Port Design</DisplayName>
  <Description>This is Versal ACAP CPM AXI Bridge Root Port Design. It allows generating CPM4 and CPM5 versions for VCK190 and VPK120 respectively based on the board selected.</Description>
   <Version>1.0</Version>
  <Design>init.tcl</Design>
  <Image>cpm_pcie_rp.PNG</Image>
   <DesignType>IPI</DesignType>
</ExampleDesign>
