Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/altera/_Projetos_NIOSII/Sistema_Basico2/sistema_basico2/ --output-directory=C:/altera/_Projetos_NIOSII/Sistema_Basico2/sistema_basico2/sopc_2/ --report-file=bsf:C:/altera/_Projetos_NIOSII/Sistema_Basico2/sistema_basico2/sopc_2.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE15E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/altera/_Projetos_NIOSII/Sistema_Basico2/sistema_basico2/sopc_2.qsys
Progress: Loading sistema_basico2/sopc_2.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding memoria [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module memoria
Progress: Adding PORTA_A [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module PORTA_A
Progress: Adding PORTA_B [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module PORTA_B
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding saida_C [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module saida_C
Progress: Adding entrada_C [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module entrada_C
Progress: Adding uart [altera_avalon_uart 13.0.1.99.2]
Progress: Parameterizing module uart
Progress: Adding spi [altera_avalon_spi 13.0.1.99.2]
Progress: Parameterizing module spi
Progress: Adding botoes [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module botoes
Progress: Adding sys_clk_timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module sys_clk_timer
Progress: Adding timestamp_timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timestamp_timer
Progress: Adding timer_geral [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_geral
Progress: Adding watchdog_timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module watchdog_timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sopc_2.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: sopc_2.sysid: Time stamp will be automatically updated when this component is generated.
Warning: sopc_2.watchdog_timer.resetrequest: No synchronous edges, but has associated clock
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/altera/_Projetos_NIOSII/Sistema_Basico2/sistema_basico2/ --output-directory=C:/altera/_Projetos_NIOSII/Sistema_Basico2/sistema_basico2/sopc_2/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/altera/_Projetos_NIOSII/Sistema_Basico2/sistema_basico2/sopc_2.sopcinfo --report-file=html:C:/altera/_Projetos_NIOSII/Sistema_Basico2/sistema_basico2/sopc_2.html --report-file=qip:C:/altera/_Projetos_NIOSII/Sistema_Basico2/sistema_basico2/sopc_2/synthesis/sopc_2.qip --report-file=cmp:C:/altera/_Projetos_NIOSII/Sistema_Basico2/sistema_basico2/sopc_2.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE15E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/altera/_Projetos_NIOSII/Sistema_Basico2/sistema_basico2/sopc_2.qsys --language=VERILOG
Progress: Loading sistema_basico2/sopc_2.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding memoria [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module memoria
Progress: Adding PORTA_A [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module PORTA_A
Progress: Adding PORTA_B [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module PORTA_B
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding saida_C [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module saida_C
Progress: Adding entrada_C [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module entrada_C
Progress: Adding uart [altera_avalon_uart 13.0.1.99.2]
Progress: Parameterizing module uart
Progress: Adding spi [altera_avalon_spi 13.0.1.99.2]
Progress: Parameterizing module spi
Progress: Adding botoes [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module botoes
Progress: Adding sys_clk_timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module sys_clk_timer
Progress: Adding timestamp_timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timestamp_timer
Progress: Adding timer_geral [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_geral
Progress: Adding watchdog_timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module watchdog_timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sopc_2.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: sopc_2.sysid: Time stamp will be automatically updated when this component is generated.
Warning: sopc_2.watchdog_timer.resetrequest: No synchronous edges, but has associated clock
Info: sopc_2: Generating sopc_2 "sopc_2" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 16 modules, 75 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 33 modules, 147 connections
Info: merlin_domain_transform: After transform: 66 modules, 381 connections
Info: merlin_router_transform: After transform: 83 modules, 453 connections
Info: reset_adaptation_transform: After transform: 85 modules, 342 connections
Info: merlin_network_to_switch_transform: After transform: 118 modules, 414 connections
Info: merlin_mm_transform: After transform: 118 modules, 414 connections
Info: merlin_interrupt_mapper_transform: After transform: 119 modules, 417 connections
Warning: sopc_2: "No matching role found for uart:s1:dataavailable (dataavailable)"
Warning: sopc_2: "No matching role found for uart:s1:readyfordata (readyfordata)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: sopc_2: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Info: cpu: Starting RTL generation for module 'sopc_2_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=sopc_2_cpu --dir=C:/Users/edson/AppData/Local/Temp/alt7439_1494942241384849213.dir/0001_cpu_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/edson/AppData/Local/Temp/alt7439_1494942241384849213.dir/0001_cpu_gen//sopc_2_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu: # 2017.09.30 00:10:43 (*) Starting Nios II generation
Info: cpu: # 2017.09.30 00:10:43 (*)   Checking for plaintext license.
Info: cpu: # 2017.09.30 00:10:44 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: cpu: # 2017.09.30 00:10:44 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.09.30 00:10:44 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.09.30 00:10:44 (*)   Plaintext license not found.
Info: cpu: # 2017.09.30 00:10:44 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2017.09.30 00:10:44 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.09.30 00:10:44 (*)   Creating all objects for CPU
Info: cpu: # 2017.09.30 00:10:45 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.09.30 00:10:45 (*)   Creating plain-text RTL
Info: cpu: # 2017.09.30 00:10:47 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'sopc_2_cpu'
Info: cpu: "sopc_2" instantiated altera_nios2_qsys "cpu"
Info: sysid: "sopc_2" instantiated altera_avalon_sysid_qsys "sysid"
Info: memoria: Starting RTL generation for module 'sopc_2_memoria'
Info: memoria:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sopc_2_memoria --dir=C:/Users/edson/AppData/Local/Temp/alt7439_1494942241384849213.dir/0003_memoria_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/edson/AppData/Local/Temp/alt7439_1494942241384849213.dir/0003_memoria_gen//sopc_2_memoria_component_configuration.pl  --do_build_sim=0  ]
Info: memoria: Done RTL generation for module 'sopc_2_memoria'
Info: memoria: "sopc_2" instantiated altera_avalon_onchip_memory2 "memoria"
Info: PORTA_A: Starting RTL generation for module 'sopc_2_PORTA_A'
Info: PORTA_A:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_2_PORTA_A --dir=C:/Users/edson/AppData/Local/Temp/alt7439_1494942241384849213.dir/0004_PORTA_A_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/edson/AppData/Local/Temp/alt7439_1494942241384849213.dir/0004_PORTA_A_gen//sopc_2_PORTA_A_component_configuration.pl  --do_build_sim=0  ]
Info: PORTA_A: Done RTL generation for module 'sopc_2_PORTA_A'
Info: PORTA_A: "sopc_2" instantiated altera_avalon_pio "PORTA_A"
Info: PORTA_B: Starting RTL generation for module 'sopc_2_PORTA_B'
Info: PORTA_B:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_2_PORTA_B --dir=C:/Users/edson/AppData/Local/Temp/alt7439_1494942241384849213.dir/0005_PORTA_B_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/edson/AppData/Local/Temp/alt7439_1494942241384849213.dir/0005_PORTA_B_gen//sopc_2_PORTA_B_component_configuration.pl  --do_build_sim=0  ]
Info: PORTA_B: Done RTL generation for module 'sopc_2_PORTA_B'
Info: PORTA_B: "sopc_2" instantiated altera_avalon_pio "PORTA_B"
Info: jtag_uart: Starting RTL generation for module 'sopc_2_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sopc_2_jtag_uart --dir=C:/Users/edson/AppData/Local/Temp/alt7439_1494942241384849213.dir/0006_jtag_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/edson/AppData/Local/Temp/alt7439_1494942241384849213.dir/0006_jtag_uart_gen//sopc_2_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'sopc_2_jtag_uart'
Info: jtag_uart: "sopc_2" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: saida_C: Starting RTL generation for module 'sopc_2_saida_C'
Info: saida_C:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_2_saida_C --dir=C:/Users/edson/AppData/Local/Temp/alt7439_1494942241384849213.dir/0007_saida_C_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/edson/AppData/Local/Temp/alt7439_1494942241384849213.dir/0007_saida_C_gen//sopc_2_saida_C_component_configuration.pl  --do_build_sim=0  ]
Info: saida_C: Done RTL generation for module 'sopc_2_saida_C'
Info: saida_C: "sopc_2" instantiated altera_avalon_pio "saida_C"
Info: entrada_C: Starting RTL generation for module 'sopc_2_entrada_C'
Info: entrada_C:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_2_entrada_C --dir=C:/Users/edson/AppData/Local/Temp/alt7439_1494942241384849213.dir/0008_entrada_C_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/edson/AppData/Local/Temp/alt7439_1494942241384849213.dir/0008_entrada_C_gen//sopc_2_entrada_C_component_configuration.pl  --do_build_sim=0  ]
Info: entrada_C: Done RTL generation for module 'sopc_2_entrada_C'
Info: entrada_C: "sopc_2" instantiated altera_avalon_pio "entrada_C"
Info: uart: Starting RTL generation for module 'sopc_2_uart'
Info: uart:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=sopc_2_uart --dir=C:/Users/edson/AppData/Local/Temp/alt7439_1494942241384849213.dir/0009_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/edson/AppData/Local/Temp/alt7439_1494942241384849213.dir/0009_uart_gen//sopc_2_uart_component_configuration.pl  --do_build_sim=0  ]
Info: uart: Done RTL generation for module 'sopc_2_uart'
Info: uart: "sopc_2" instantiated altera_avalon_uart "uart"
Info: spi: Starting RTL generation for module 'sopc_2_spi'
Info: spi:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=sopc_2_spi --dir=C:/Users/edson/AppData/Local/Temp/alt7439_1494942241384849213.dir/0010_spi_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/edson/AppData/Local/Temp/alt7439_1494942241384849213.dir/0010_spi_gen//sopc_2_spi_component_configuration.pl  --do_build_sim=0  ]
Info: spi: Done RTL generation for module 'sopc_2_spi'
Info: spi: "sopc_2" instantiated altera_avalon_spi "spi"
Info: botoes: Starting RTL generation for module 'sopc_2_botoes'
Info: botoes:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_2_botoes --dir=C:/Users/edson/AppData/Local/Temp/alt7439_1494942241384849213.dir/0011_botoes_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/edson/AppData/Local/Temp/alt7439_1494942241384849213.dir/0011_botoes_gen//sopc_2_botoes_component_configuration.pl  --do_build_sim=0  ]
Info: botoes: Done RTL generation for module 'sopc_2_botoes'
Info: botoes: "sopc_2" instantiated altera_avalon_pio "botoes"
Info: sys_clk_timer: Starting RTL generation for module 'sopc_2_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=sopc_2_sys_clk_timer --dir=C:/Users/edson/AppData/Local/Temp/alt7439_1494942241384849213.dir/0012_sys_clk_timer_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/edson/AppData/Local/Temp/alt7439_1494942241384849213.dir/0012_sys_clk_timer_gen//sopc_2_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'sopc_2_sys_clk_timer'
Info: sys_clk_timer: "sopc_2" instantiated altera_avalon_timer "sys_clk_timer"
Info: timestamp_timer: Starting RTL generation for module 'sopc_2_timestamp_timer'
Info: timestamp_timer:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=sopc_2_timestamp_timer --dir=C:/Users/edson/AppData/Local/Temp/alt7439_1494942241384849213.dir/0013_timestamp_timer_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/edson/AppData/Local/Temp/alt7439_1494942241384849213.dir/0013_timestamp_timer_gen//sopc_2_timestamp_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timestamp_timer: Done RTL generation for module 'sopc_2_timestamp_timer'
Info: timestamp_timer: "sopc_2" instantiated altera_avalon_timer "timestamp_timer"
Info: timer_geral: Starting RTL generation for module 'sopc_2_timer_geral'
Info: timer_geral:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=sopc_2_timer_geral --dir=C:/Users/edson/AppData/Local/Temp/alt7439_1494942241384849213.dir/0014_timer_geral_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/edson/AppData/Local/Temp/alt7439_1494942241384849213.dir/0014_timer_geral_gen//sopc_2_timer_geral_component_configuration.pl  --do_build_sim=0  ]
Info: timer_geral: Done RTL generation for module 'sopc_2_timer_geral'
Info: timer_geral: "sopc_2" instantiated altera_avalon_timer "timer_geral"
Info: watchdog_timer: Starting RTL generation for module 'sopc_2_watchdog_timer'
Info: watchdog_timer:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=sopc_2_watchdog_timer --dir=C:/Users/edson/AppData/Local/Temp/alt7439_1494942241384849213.dir/0015_watchdog_timer_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/edson/AppData/Local/Temp/alt7439_1494942241384849213.dir/0015_watchdog_timer_gen//sopc_2_watchdog_timer_component_configuration.pl  --do_build_sim=0  ]
Info: watchdog_timer: Done RTL generation for module 'sopc_2_watchdog_timer'
Info: watchdog_timer: "sopc_2" instantiated altera_avalon_timer "watchdog_timer"
Info: cpu_instruction_master_translator: "sopc_2" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "sopc_2" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "sopc_2" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "sopc_2" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "sopc_2" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "sopc_2" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "sopc_2" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "sopc_2" instantiated altera_merlin_router "id_router"
Info: id_router_004: "sopc_2" instantiated altera_merlin_router "id_router_004"
Info: rst_controller: "sopc_2" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "sopc_2" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "sopc_2" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "sopc_2" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "sopc_2" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_004: "sopc_2" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_004"
Info: rsp_xbar_mux: "sopc_2" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/altera/_Projetos_NIOSII/Sistema_Basico2/sistema_basico2/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "sopc_2" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/altera/_Projetos_NIOSII/Sistema_Basico2/sistema_basico2/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "sopc_2" instantiated altera_irq_mapper "irq_mapper"
Info: sopc_2: Done sopc_2" with 34 modules, 141 files, 2929088 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
