# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab_task2.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:03 on May 15,2019
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# -- Compiling module task2_testbench
# 
# Top level modules:
# 	task2_testbench
# End time: 10:33:04 on May 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs="""+acc""" -t 1ps -lib work -Lf altera_mf_ver work.task2_testbench 
# Start time: 10:33:05 on May 15,2019
# Loading sv_std.std
# Loading work.task2_testbench
# Loading work.task2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./task2.sv(51)
#    Time: 13075 ps  Iteration: 1  Instance: /task2_testbench
# Break in Module task2_testbench at ./task2.sv line 51
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/Andrew Leung/Undegraduate/UW/Senior Year/Spring 2019/EE 371/Labs/Lab5_test/Task2/wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/Andrew Leung/Undegraduate/UW/Senior Year/Spring 2019/EE 371/Labs/Lab5_test/Task2/task2_wave.do}
