
inverter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005df8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000690  08005f08  08005f08  00015f08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006598  08006598  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08006598  08006598  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006598  08006598  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006598  08006598  00016598  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800659c  0800659c  0001659c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080065a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d8  20000074  08006614  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000034c  08006614  0002034c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012f7c  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b68  00000000  00000000  00033019  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00009e37  00000000  00000000  00035b81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ba8  00000000  00000000  0003f9b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000d40  00000000  00000000  00040560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018b36  00000000  00000000  000412a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000110fc  00000000  00000000  00059dd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008cbbe  00000000  00000000  0006aed2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  000f7a90  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002a1c  00000000  00000000  000f7ae4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000074 	.word	0x20000074
 800012c:	00000000 	.word	0x00000000
 8000130:	08005ef0 	.word	0x08005ef0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000078 	.word	0x20000078
 800014c:	08005ef0 	.word	0x08005ef0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_d2iz>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a14:	d215      	bcs.n	8000a42 <__aeabi_d2iz+0x36>
 8000a16:	d511      	bpl.n	8000a3c <__aeabi_d2iz+0x30>
 8000a18:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a20:	d912      	bls.n	8000a48 <__aeabi_d2iz+0x3c>
 8000a22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a32:	fa23 f002 	lsr.w	r0, r3, r2
 8000a36:	bf18      	it	ne
 8000a38:	4240      	negne	r0, r0
 8000a3a:	4770      	bx	lr
 8000a3c:	f04f 0000 	mov.w	r0, #0
 8000a40:	4770      	bx	lr
 8000a42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a46:	d105      	bne.n	8000a54 <__aeabi_d2iz+0x48>
 8000a48:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	bf08      	it	eq
 8000a4e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_d2f>:
 8000a5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a60:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a64:	bf24      	itt	cs
 8000a66:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a6a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a6e:	d90d      	bls.n	8000a8c <__aeabi_d2f+0x30>
 8000a70:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a74:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a78:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a7c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a80:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a84:	bf08      	it	eq
 8000a86:	f020 0001 	biceq.w	r0, r0, #1
 8000a8a:	4770      	bx	lr
 8000a8c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a90:	d121      	bne.n	8000ad6 <__aeabi_d2f+0x7a>
 8000a92:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a96:	bfbc      	itt	lt
 8000a98:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a9c:	4770      	bxlt	lr
 8000a9e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aa2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aa6:	f1c2 0218 	rsb	r2, r2, #24
 8000aaa:	f1c2 0c20 	rsb	ip, r2, #32
 8000aae:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ab2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ab6:	bf18      	it	ne
 8000ab8:	f040 0001 	orrne.w	r0, r0, #1
 8000abc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ac4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ac8:	ea40 000c 	orr.w	r0, r0, ip
 8000acc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ad0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ad4:	e7cc      	b.n	8000a70 <__aeabi_d2f+0x14>
 8000ad6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ada:	d107      	bne.n	8000aec <__aeabi_d2f+0x90>
 8000adc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ae0:	bf1e      	ittt	ne
 8000ae2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ae6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000aea:	4770      	bxne	lr
 8000aec:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000af4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop

08000afc <__aeabi_frsub>:
 8000afc:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b00:	e002      	b.n	8000b08 <__addsf3>
 8000b02:	bf00      	nop

08000b04 <__aeabi_fsub>:
 8000b04:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b08 <__addsf3>:
 8000b08:	0042      	lsls	r2, r0, #1
 8000b0a:	bf1f      	itttt	ne
 8000b0c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b10:	ea92 0f03 	teqne	r2, r3
 8000b14:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b18:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b1c:	d06a      	beq.n	8000bf4 <__addsf3+0xec>
 8000b1e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b22:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b26:	bfc1      	itttt	gt
 8000b28:	18d2      	addgt	r2, r2, r3
 8000b2a:	4041      	eorgt	r1, r0
 8000b2c:	4048      	eorgt	r0, r1
 8000b2e:	4041      	eorgt	r1, r0
 8000b30:	bfb8      	it	lt
 8000b32:	425b      	neglt	r3, r3
 8000b34:	2b19      	cmp	r3, #25
 8000b36:	bf88      	it	hi
 8000b38:	4770      	bxhi	lr
 8000b3a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b3e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b42:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b46:	bf18      	it	ne
 8000b48:	4240      	negne	r0, r0
 8000b4a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b4e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b52:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b56:	bf18      	it	ne
 8000b58:	4249      	negne	r1, r1
 8000b5a:	ea92 0f03 	teq	r2, r3
 8000b5e:	d03f      	beq.n	8000be0 <__addsf3+0xd8>
 8000b60:	f1a2 0201 	sub.w	r2, r2, #1
 8000b64:	fa41 fc03 	asr.w	ip, r1, r3
 8000b68:	eb10 000c 	adds.w	r0, r0, ip
 8000b6c:	f1c3 0320 	rsb	r3, r3, #32
 8000b70:	fa01 f103 	lsl.w	r1, r1, r3
 8000b74:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b78:	d502      	bpl.n	8000b80 <__addsf3+0x78>
 8000b7a:	4249      	negs	r1, r1
 8000b7c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b80:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b84:	d313      	bcc.n	8000bae <__addsf3+0xa6>
 8000b86:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b8a:	d306      	bcc.n	8000b9a <__addsf3+0x92>
 8000b8c:	0840      	lsrs	r0, r0, #1
 8000b8e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b92:	f102 0201 	add.w	r2, r2, #1
 8000b96:	2afe      	cmp	r2, #254	; 0xfe
 8000b98:	d251      	bcs.n	8000c3e <__addsf3+0x136>
 8000b9a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ba2:	bf08      	it	eq
 8000ba4:	f020 0001 	biceq.w	r0, r0, #1
 8000ba8:	ea40 0003 	orr.w	r0, r0, r3
 8000bac:	4770      	bx	lr
 8000bae:	0049      	lsls	r1, r1, #1
 8000bb0:	eb40 0000 	adc.w	r0, r0, r0
 8000bb4:	3a01      	subs	r2, #1
 8000bb6:	bf28      	it	cs
 8000bb8:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000bbc:	d2ed      	bcs.n	8000b9a <__addsf3+0x92>
 8000bbe:	fab0 fc80 	clz	ip, r0
 8000bc2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bc6:	ebb2 020c 	subs.w	r2, r2, ip
 8000bca:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bce:	bfaa      	itet	ge
 8000bd0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bd4:	4252      	neglt	r2, r2
 8000bd6:	4318      	orrge	r0, r3
 8000bd8:	bfbc      	itt	lt
 8000bda:	40d0      	lsrlt	r0, r2
 8000bdc:	4318      	orrlt	r0, r3
 8000bde:	4770      	bx	lr
 8000be0:	f092 0f00 	teq	r2, #0
 8000be4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000be8:	bf06      	itte	eq
 8000bea:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bee:	3201      	addeq	r2, #1
 8000bf0:	3b01      	subne	r3, #1
 8000bf2:	e7b5      	b.n	8000b60 <__addsf3+0x58>
 8000bf4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bf8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bfc:	bf18      	it	ne
 8000bfe:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c02:	d021      	beq.n	8000c48 <__addsf3+0x140>
 8000c04:	ea92 0f03 	teq	r2, r3
 8000c08:	d004      	beq.n	8000c14 <__addsf3+0x10c>
 8000c0a:	f092 0f00 	teq	r2, #0
 8000c0e:	bf08      	it	eq
 8000c10:	4608      	moveq	r0, r1
 8000c12:	4770      	bx	lr
 8000c14:	ea90 0f01 	teq	r0, r1
 8000c18:	bf1c      	itt	ne
 8000c1a:	2000      	movne	r0, #0
 8000c1c:	4770      	bxne	lr
 8000c1e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c22:	d104      	bne.n	8000c2e <__addsf3+0x126>
 8000c24:	0040      	lsls	r0, r0, #1
 8000c26:	bf28      	it	cs
 8000c28:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c2c:	4770      	bx	lr
 8000c2e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c32:	bf3c      	itt	cc
 8000c34:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c38:	4770      	bxcc	lr
 8000c3a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c3e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c42:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c46:	4770      	bx	lr
 8000c48:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c4c:	bf16      	itet	ne
 8000c4e:	4608      	movne	r0, r1
 8000c50:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c54:	4601      	movne	r1, r0
 8000c56:	0242      	lsls	r2, r0, #9
 8000c58:	bf06      	itte	eq
 8000c5a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c5e:	ea90 0f01 	teqeq	r0, r1
 8000c62:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c66:	4770      	bx	lr

08000c68 <__aeabi_ui2f>:
 8000c68:	f04f 0300 	mov.w	r3, #0
 8000c6c:	e004      	b.n	8000c78 <__aeabi_i2f+0x8>
 8000c6e:	bf00      	nop

08000c70 <__aeabi_i2f>:
 8000c70:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c74:	bf48      	it	mi
 8000c76:	4240      	negmi	r0, r0
 8000c78:	ea5f 0c00 	movs.w	ip, r0
 8000c7c:	bf08      	it	eq
 8000c7e:	4770      	bxeq	lr
 8000c80:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c84:	4601      	mov	r1, r0
 8000c86:	f04f 0000 	mov.w	r0, #0
 8000c8a:	e01c      	b.n	8000cc6 <__aeabi_l2f+0x2a>

08000c8c <__aeabi_ul2f>:
 8000c8c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c90:	bf08      	it	eq
 8000c92:	4770      	bxeq	lr
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e00a      	b.n	8000cb0 <__aeabi_l2f+0x14>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_l2f>:
 8000c9c:	ea50 0201 	orrs.w	r2, r0, r1
 8000ca0:	bf08      	it	eq
 8000ca2:	4770      	bxeq	lr
 8000ca4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000ca8:	d502      	bpl.n	8000cb0 <__aeabi_l2f+0x14>
 8000caa:	4240      	negs	r0, r0
 8000cac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb0:	ea5f 0c01 	movs.w	ip, r1
 8000cb4:	bf02      	ittt	eq
 8000cb6:	4684      	moveq	ip, r0
 8000cb8:	4601      	moveq	r1, r0
 8000cba:	2000      	moveq	r0, #0
 8000cbc:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cc0:	bf08      	it	eq
 8000cc2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cc6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cca:	fabc f28c 	clz	r2, ip
 8000cce:	3a08      	subs	r2, #8
 8000cd0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cd4:	db10      	blt.n	8000cf8 <__aeabi_l2f+0x5c>
 8000cd6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cda:	4463      	add	r3, ip
 8000cdc:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ce0:	f1c2 0220 	rsb	r2, r2, #32
 8000ce4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000ce8:	fa20 f202 	lsr.w	r2, r0, r2
 8000cec:	eb43 0002 	adc.w	r0, r3, r2
 8000cf0:	bf08      	it	eq
 8000cf2:	f020 0001 	biceq.w	r0, r0, #1
 8000cf6:	4770      	bx	lr
 8000cf8:	f102 0220 	add.w	r2, r2, #32
 8000cfc:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d00:	f1c2 0220 	rsb	r2, r2, #32
 8000d04:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d08:	fa21 f202 	lsr.w	r2, r1, r2
 8000d0c:	eb43 0002 	adc.w	r0, r3, r2
 8000d10:	bf08      	it	eq
 8000d12:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d16:	4770      	bx	lr

08000d18 <__aeabi_fmul>:
 8000d18:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d1c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d20:	bf1e      	ittt	ne
 8000d22:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d26:	ea92 0f0c 	teqne	r2, ip
 8000d2a:	ea93 0f0c 	teqne	r3, ip
 8000d2e:	d06f      	beq.n	8000e10 <__aeabi_fmul+0xf8>
 8000d30:	441a      	add	r2, r3
 8000d32:	ea80 0c01 	eor.w	ip, r0, r1
 8000d36:	0240      	lsls	r0, r0, #9
 8000d38:	bf18      	it	ne
 8000d3a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d3e:	d01e      	beq.n	8000d7e <__aeabi_fmul+0x66>
 8000d40:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d44:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d48:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d4c:	fba0 3101 	umull	r3, r1, r0, r1
 8000d50:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d54:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d58:	bf3e      	ittt	cc
 8000d5a:	0049      	lslcc	r1, r1, #1
 8000d5c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d60:	005b      	lslcc	r3, r3, #1
 8000d62:	ea40 0001 	orr.w	r0, r0, r1
 8000d66:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d6a:	2afd      	cmp	r2, #253	; 0xfd
 8000d6c:	d81d      	bhi.n	8000daa <__aeabi_fmul+0x92>
 8000d6e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d72:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d76:	bf08      	it	eq
 8000d78:	f020 0001 	biceq.w	r0, r0, #1
 8000d7c:	4770      	bx	lr
 8000d7e:	f090 0f00 	teq	r0, #0
 8000d82:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d86:	bf08      	it	eq
 8000d88:	0249      	lsleq	r1, r1, #9
 8000d8a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d8e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d92:	3a7f      	subs	r2, #127	; 0x7f
 8000d94:	bfc2      	ittt	gt
 8000d96:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d9a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d9e:	4770      	bxgt	lr
 8000da0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000da4:	f04f 0300 	mov.w	r3, #0
 8000da8:	3a01      	subs	r2, #1
 8000daa:	dc5d      	bgt.n	8000e68 <__aeabi_fmul+0x150>
 8000dac:	f112 0f19 	cmn.w	r2, #25
 8000db0:	bfdc      	itt	le
 8000db2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000db6:	4770      	bxle	lr
 8000db8:	f1c2 0200 	rsb	r2, r2, #0
 8000dbc:	0041      	lsls	r1, r0, #1
 8000dbe:	fa21 f102 	lsr.w	r1, r1, r2
 8000dc2:	f1c2 0220 	rsb	r2, r2, #32
 8000dc6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dca:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dce:	f140 0000 	adc.w	r0, r0, #0
 8000dd2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000dd6:	bf08      	it	eq
 8000dd8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ddc:	4770      	bx	lr
 8000dde:	f092 0f00 	teq	r2, #0
 8000de2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000de6:	bf02      	ittt	eq
 8000de8:	0040      	lsleq	r0, r0, #1
 8000dea:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dee:	3a01      	subeq	r2, #1
 8000df0:	d0f9      	beq.n	8000de6 <__aeabi_fmul+0xce>
 8000df2:	ea40 000c 	orr.w	r0, r0, ip
 8000df6:	f093 0f00 	teq	r3, #0
 8000dfa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dfe:	bf02      	ittt	eq
 8000e00:	0049      	lsleq	r1, r1, #1
 8000e02:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e06:	3b01      	subeq	r3, #1
 8000e08:	d0f9      	beq.n	8000dfe <__aeabi_fmul+0xe6>
 8000e0a:	ea41 010c 	orr.w	r1, r1, ip
 8000e0e:	e78f      	b.n	8000d30 <__aeabi_fmul+0x18>
 8000e10:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e14:	ea92 0f0c 	teq	r2, ip
 8000e18:	bf18      	it	ne
 8000e1a:	ea93 0f0c 	teqne	r3, ip
 8000e1e:	d00a      	beq.n	8000e36 <__aeabi_fmul+0x11e>
 8000e20:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e24:	bf18      	it	ne
 8000e26:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	d1d8      	bne.n	8000dde <__aeabi_fmul+0xc6>
 8000e2c:	ea80 0001 	eor.w	r0, r0, r1
 8000e30:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e34:	4770      	bx	lr
 8000e36:	f090 0f00 	teq	r0, #0
 8000e3a:	bf17      	itett	ne
 8000e3c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e40:	4608      	moveq	r0, r1
 8000e42:	f091 0f00 	teqne	r1, #0
 8000e46:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e4a:	d014      	beq.n	8000e76 <__aeabi_fmul+0x15e>
 8000e4c:	ea92 0f0c 	teq	r2, ip
 8000e50:	d101      	bne.n	8000e56 <__aeabi_fmul+0x13e>
 8000e52:	0242      	lsls	r2, r0, #9
 8000e54:	d10f      	bne.n	8000e76 <__aeabi_fmul+0x15e>
 8000e56:	ea93 0f0c 	teq	r3, ip
 8000e5a:	d103      	bne.n	8000e64 <__aeabi_fmul+0x14c>
 8000e5c:	024b      	lsls	r3, r1, #9
 8000e5e:	bf18      	it	ne
 8000e60:	4608      	movne	r0, r1
 8000e62:	d108      	bne.n	8000e76 <__aeabi_fmul+0x15e>
 8000e64:	ea80 0001 	eor.w	r0, r0, r1
 8000e68:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e74:	4770      	bx	lr
 8000e76:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e7a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e7e:	4770      	bx	lr

08000e80 <__aeabi_fdiv>:
 8000e80:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e84:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e88:	bf1e      	ittt	ne
 8000e8a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e8e:	ea92 0f0c 	teqne	r2, ip
 8000e92:	ea93 0f0c 	teqne	r3, ip
 8000e96:	d069      	beq.n	8000f6c <__aeabi_fdiv+0xec>
 8000e98:	eba2 0203 	sub.w	r2, r2, r3
 8000e9c:	ea80 0c01 	eor.w	ip, r0, r1
 8000ea0:	0249      	lsls	r1, r1, #9
 8000ea2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ea6:	d037      	beq.n	8000f18 <__aeabi_fdiv+0x98>
 8000ea8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000eac:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000eb0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000eb4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000eb8:	428b      	cmp	r3, r1
 8000eba:	bf38      	it	cc
 8000ebc:	005b      	lslcc	r3, r3, #1
 8000ebe:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000ec2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	bf24      	itt	cs
 8000eca:	1a5b      	subcs	r3, r3, r1
 8000ecc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ed0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ed4:	bf24      	itt	cs
 8000ed6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000eda:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000ede:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000ee2:	bf24      	itt	cs
 8000ee4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ee8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eec:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ef0:	bf24      	itt	cs
 8000ef2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ef6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000efa:	011b      	lsls	r3, r3, #4
 8000efc:	bf18      	it	ne
 8000efe:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f02:	d1e0      	bne.n	8000ec6 <__aeabi_fdiv+0x46>
 8000f04:	2afd      	cmp	r2, #253	; 0xfd
 8000f06:	f63f af50 	bhi.w	8000daa <__aeabi_fmul+0x92>
 8000f0a:	428b      	cmp	r3, r1
 8000f0c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f10:	bf08      	it	eq
 8000f12:	f020 0001 	biceq.w	r0, r0, #1
 8000f16:	4770      	bx	lr
 8000f18:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f1c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f20:	327f      	adds	r2, #127	; 0x7f
 8000f22:	bfc2      	ittt	gt
 8000f24:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f28:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f2c:	4770      	bxgt	lr
 8000f2e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f32:	f04f 0300 	mov.w	r3, #0
 8000f36:	3a01      	subs	r2, #1
 8000f38:	e737      	b.n	8000daa <__aeabi_fmul+0x92>
 8000f3a:	f092 0f00 	teq	r2, #0
 8000f3e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f42:	bf02      	ittt	eq
 8000f44:	0040      	lsleq	r0, r0, #1
 8000f46:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f4a:	3a01      	subeq	r2, #1
 8000f4c:	d0f9      	beq.n	8000f42 <__aeabi_fdiv+0xc2>
 8000f4e:	ea40 000c 	orr.w	r0, r0, ip
 8000f52:	f093 0f00 	teq	r3, #0
 8000f56:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f5a:	bf02      	ittt	eq
 8000f5c:	0049      	lsleq	r1, r1, #1
 8000f5e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f62:	3b01      	subeq	r3, #1
 8000f64:	d0f9      	beq.n	8000f5a <__aeabi_fdiv+0xda>
 8000f66:	ea41 010c 	orr.w	r1, r1, ip
 8000f6a:	e795      	b.n	8000e98 <__aeabi_fdiv+0x18>
 8000f6c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f70:	ea92 0f0c 	teq	r2, ip
 8000f74:	d108      	bne.n	8000f88 <__aeabi_fdiv+0x108>
 8000f76:	0242      	lsls	r2, r0, #9
 8000f78:	f47f af7d 	bne.w	8000e76 <__aeabi_fmul+0x15e>
 8000f7c:	ea93 0f0c 	teq	r3, ip
 8000f80:	f47f af70 	bne.w	8000e64 <__aeabi_fmul+0x14c>
 8000f84:	4608      	mov	r0, r1
 8000f86:	e776      	b.n	8000e76 <__aeabi_fmul+0x15e>
 8000f88:	ea93 0f0c 	teq	r3, ip
 8000f8c:	d104      	bne.n	8000f98 <__aeabi_fdiv+0x118>
 8000f8e:	024b      	lsls	r3, r1, #9
 8000f90:	f43f af4c 	beq.w	8000e2c <__aeabi_fmul+0x114>
 8000f94:	4608      	mov	r0, r1
 8000f96:	e76e      	b.n	8000e76 <__aeabi_fmul+0x15e>
 8000f98:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f9c:	bf18      	it	ne
 8000f9e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fa2:	d1ca      	bne.n	8000f3a <__aeabi_fdiv+0xba>
 8000fa4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fa8:	f47f af5c 	bne.w	8000e64 <__aeabi_fmul+0x14c>
 8000fac:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fb0:	f47f af3c 	bne.w	8000e2c <__aeabi_fmul+0x114>
 8000fb4:	e75f      	b.n	8000e76 <__aeabi_fmul+0x15e>
 8000fb6:	bf00      	nop

08000fb8 <__gesf2>:
 8000fb8:	f04f 3cff 	mov.w	ip, #4294967295
 8000fbc:	e006      	b.n	8000fcc <__cmpsf2+0x4>
 8000fbe:	bf00      	nop

08000fc0 <__lesf2>:
 8000fc0:	f04f 0c01 	mov.w	ip, #1
 8000fc4:	e002      	b.n	8000fcc <__cmpsf2+0x4>
 8000fc6:	bf00      	nop

08000fc8 <__cmpsf2>:
 8000fc8:	f04f 0c01 	mov.w	ip, #1
 8000fcc:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fd0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fd4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fd8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fdc:	bf18      	it	ne
 8000fde:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fe2:	d011      	beq.n	8001008 <__cmpsf2+0x40>
 8000fe4:	b001      	add	sp, #4
 8000fe6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fea:	bf18      	it	ne
 8000fec:	ea90 0f01 	teqne	r0, r1
 8000ff0:	bf58      	it	pl
 8000ff2:	ebb2 0003 	subspl.w	r0, r2, r3
 8000ff6:	bf88      	it	hi
 8000ff8:	17c8      	asrhi	r0, r1, #31
 8000ffa:	bf38      	it	cc
 8000ffc:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001000:	bf18      	it	ne
 8001002:	f040 0001 	orrne.w	r0, r0, #1
 8001006:	4770      	bx	lr
 8001008:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800100c:	d102      	bne.n	8001014 <__cmpsf2+0x4c>
 800100e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001012:	d105      	bne.n	8001020 <__cmpsf2+0x58>
 8001014:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001018:	d1e4      	bne.n	8000fe4 <__cmpsf2+0x1c>
 800101a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800101e:	d0e1      	beq.n	8000fe4 <__cmpsf2+0x1c>
 8001020:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop

08001028 <__aeabi_cfrcmple>:
 8001028:	4684      	mov	ip, r0
 800102a:	4608      	mov	r0, r1
 800102c:	4661      	mov	r1, ip
 800102e:	e7ff      	b.n	8001030 <__aeabi_cfcmpeq>

08001030 <__aeabi_cfcmpeq>:
 8001030:	b50f      	push	{r0, r1, r2, r3, lr}
 8001032:	f7ff ffc9 	bl	8000fc8 <__cmpsf2>
 8001036:	2800      	cmp	r0, #0
 8001038:	bf48      	it	mi
 800103a:	f110 0f00 	cmnmi.w	r0, #0
 800103e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001040 <__aeabi_fcmpeq>:
 8001040:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001044:	f7ff fff4 	bl	8001030 <__aeabi_cfcmpeq>
 8001048:	bf0c      	ite	eq
 800104a:	2001      	moveq	r0, #1
 800104c:	2000      	movne	r0, #0
 800104e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001052:	bf00      	nop

08001054 <__aeabi_fcmplt>:
 8001054:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001058:	f7ff ffea 	bl	8001030 <__aeabi_cfcmpeq>
 800105c:	bf34      	ite	cc
 800105e:	2001      	movcc	r0, #1
 8001060:	2000      	movcs	r0, #0
 8001062:	f85d fb08 	ldr.w	pc, [sp], #8
 8001066:	bf00      	nop

08001068 <__aeabi_fcmple>:
 8001068:	f84d ed08 	str.w	lr, [sp, #-8]!
 800106c:	f7ff ffe0 	bl	8001030 <__aeabi_cfcmpeq>
 8001070:	bf94      	ite	ls
 8001072:	2001      	movls	r0, #1
 8001074:	2000      	movhi	r0, #0
 8001076:	f85d fb08 	ldr.w	pc, [sp], #8
 800107a:	bf00      	nop

0800107c <__aeabi_fcmpge>:
 800107c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001080:	f7ff ffd2 	bl	8001028 <__aeabi_cfrcmple>
 8001084:	bf94      	ite	ls
 8001086:	2001      	movls	r0, #1
 8001088:	2000      	movhi	r0, #0
 800108a:	f85d fb08 	ldr.w	pc, [sp], #8
 800108e:	bf00      	nop

08001090 <__aeabi_fcmpgt>:
 8001090:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001094:	f7ff ffc8 	bl	8001028 <__aeabi_cfrcmple>
 8001098:	bf34      	ite	cc
 800109a:	2001      	movcc	r0, #1
 800109c:	2000      	movcs	r0, #0
 800109e:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a2:	bf00      	nop

080010a4 <__aeabi_f2iz>:
 80010a4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010a8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010ac:	d30f      	bcc.n	80010ce <__aeabi_f2iz+0x2a>
 80010ae:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010b2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010b6:	d90d      	bls.n	80010d4 <__aeabi_f2iz+0x30>
 80010b8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010bc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010c0:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80010c4:	fa23 f002 	lsr.w	r0, r3, r2
 80010c8:	bf18      	it	ne
 80010ca:	4240      	negne	r0, r0
 80010cc:	4770      	bx	lr
 80010ce:	f04f 0000 	mov.w	r0, #0
 80010d2:	4770      	bx	lr
 80010d4:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010d8:	d101      	bne.n	80010de <__aeabi_f2iz+0x3a>
 80010da:	0242      	lsls	r2, r0, #9
 80010dc:	d105      	bne.n	80010ea <__aeabi_f2iz+0x46>
 80010de:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80010e2:	bf08      	it	eq
 80010e4:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80010e8:	4770      	bx	lr
 80010ea:	f04f 0000 	mov.w	r0, #0
 80010ee:	4770      	bx	lr

080010f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010f0:	b500      	push	{lr}
 80010f2:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010f4:	2300      	movs	r3, #0
 80010f6:	930d      	str	r3, [sp, #52]	; 0x34
 80010f8:	930f      	str	r3, [sp, #60]	; 0x3c
 80010fa:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010fc:	9305      	str	r3, [sp, #20]
 80010fe:	9306      	str	r3, [sp, #24]
 8001100:	9307      	str	r3, [sp, #28]
 8001102:	9308      	str	r3, [sp, #32]
 8001104:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001106:	9301      	str	r3, [sp, #4]
 8001108:	9302      	str	r3, [sp, #8]
 800110a:	9303      	str	r3, [sp, #12]
 800110c:	9304      	str	r3, [sp, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800110e:	2101      	movs	r1, #1
 8001110:	910a      	str	r1, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001112:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001116:	920b      	str	r2, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001118:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800111a:	910e      	str	r1, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800111c:	2302      	movs	r3, #2
 800111e:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001120:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001122:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001126:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001128:	a80a      	add	r0, sp, #40	; 0x28
 800112a:	f000 fe69 	bl	8001e00 <HAL_RCC_OscConfig>
 800112e:	b9c8      	cbnz	r0, 8001164 <SystemClock_Config+0x74>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001130:	230f      	movs	r3, #15
 8001132:	9305      	str	r3, [sp, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001134:	2102      	movs	r1, #2
 8001136:	9106      	str	r1, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001138:	2300      	movs	r3, #0
 800113a:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800113c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001140:	9208      	str	r2, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001142:	9309      	str	r3, [sp, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001144:	a805      	add	r0, sp, #20
 8001146:	f001 f8a7 	bl	8002298 <HAL_RCC_ClockConfig>
 800114a:	b968      	cbnz	r0, 8001168 <SystemClock_Config+0x78>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800114c:	2302      	movs	r3, #2
 800114e:	9301      	str	r3, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 8001150:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001154:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001156:	a801      	add	r0, sp, #4
 8001158:	f001 f95c 	bl	8002414 <HAL_RCCEx_PeriphCLKConfig>
 800115c:	b930      	cbnz	r0, 800116c <SystemClock_Config+0x7c>
  {
    Error_Handler();
  }
}
 800115e:	b015      	add	sp, #84	; 0x54
 8001160:	f85d fb04 	ldr.w	pc, [sp], #4
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001164:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001166:	e7fe      	b.n	8001166 <SystemClock_Config+0x76>
 8001168:	b672      	cpsid	i
 800116a:	e7fe      	b.n	800116a <SystemClock_Config+0x7a>
 800116c:	b672      	cpsid	i
 800116e:	e7fe      	b.n	800116e <SystemClock_Config+0x7e>

08001170 <main>:
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b09e      	sub	sp, #120	; 0x78
  HAL_Init();
 8001174:	f000 fa76 	bl	8001664 <HAL_Init>
  SystemClock_Config();
 8001178:	f7ff ffba 	bl	80010f0 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800117c:	2400      	movs	r4, #0
 800117e:	9416      	str	r4, [sp, #88]	; 0x58
 8001180:	9417      	str	r4, [sp, #92]	; 0x5c
 8001182:	9418      	str	r4, [sp, #96]	; 0x60
 8001184:	9419      	str	r4, [sp, #100]	; 0x64
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001186:	4b86      	ldr	r3, [pc, #536]	; (80013a0 <main+0x230>)
 8001188:	699a      	ldr	r2, [r3, #24]
 800118a:	f042 0210 	orr.w	r2, r2, #16
 800118e:	619a      	str	r2, [r3, #24]
 8001190:	699a      	ldr	r2, [r3, #24]
 8001192:	f002 0210 	and.w	r2, r2, #16
 8001196:	9205      	str	r2, [sp, #20]
 8001198:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800119a:	699a      	ldr	r2, [r3, #24]
 800119c:	f042 0220 	orr.w	r2, r2, #32
 80011a0:	619a      	str	r2, [r3, #24]
 80011a2:	699a      	ldr	r2, [r3, #24]
 80011a4:	f002 0220 	and.w	r2, r2, #32
 80011a8:	9206      	str	r2, [sp, #24]
 80011aa:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ac:	699a      	ldr	r2, [r3, #24]
 80011ae:	f042 0204 	orr.w	r2, r2, #4
 80011b2:	619a      	str	r2, [r3, #24]
 80011b4:	699a      	ldr	r2, [r3, #24]
 80011b6:	f002 0204 	and.w	r2, r2, #4
 80011ba:	9207      	str	r2, [sp, #28]
 80011bc:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011be:	699a      	ldr	r2, [r3, #24]
 80011c0:	f042 0208 	orr.w	r2, r2, #8
 80011c4:	619a      	str	r2, [r3, #24]
 80011c6:	699b      	ldr	r3, [r3, #24]
 80011c8:	f003 0308 	and.w	r3, r3, #8
 80011cc:	9308      	str	r3, [sp, #32]
 80011ce:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(Led_GPIO_Port, Led_Pin, GPIO_PIN_RESET);
 80011d0:	f8df 81ec 	ldr.w	r8, [pc, #492]	; 80013c0 <main+0x250>
 80011d4:	4622      	mov	r2, r4
 80011d6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011da:	4640      	mov	r0, r8
 80011dc:	f000 fe0a 	bl	8001df4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, RS_Pin|RW_Pin|EN_Pin|DATA0_Pin
 80011e0:	4e70      	ldr	r6, [pc, #448]	; (80013a4 <main+0x234>)
 80011e2:	4622      	mov	r2, r4
 80011e4:	21fe      	movs	r1, #254	; 0xfe
 80011e6:	4630      	mov	r0, r6
 80011e8:	f000 fe04 	bl	8001df4 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = Led_Pin;
 80011ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011f0:	9316      	str	r3, [sp, #88]	; 0x58
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f2:	2501      	movs	r5, #1
 80011f4:	9517      	str	r5, [sp, #92]	; 0x5c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f6:	9418      	str	r4, [sp, #96]	; 0x60
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f8:	2702      	movs	r7, #2
 80011fa:	9719      	str	r7, [sp, #100]	; 0x64
  HAL_GPIO_Init(Led_GPIO_Port, &GPIO_InitStruct);
 80011fc:	a916      	add	r1, sp, #88	; 0x58
 80011fe:	4640      	mov	r0, r8
 8001200:	f000 fce8 	bl	8001bd4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RS_Pin|RW_Pin|EN_Pin|DATA0_Pin
 8001204:	23fe      	movs	r3, #254	; 0xfe
 8001206:	9316      	str	r3, [sp, #88]	; 0x58
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001208:	9517      	str	r5, [sp, #92]	; 0x5c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120a:	9418      	str	r4, [sp, #96]	; 0x60
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800120c:	9719      	str	r7, [sp, #100]	; 0x64
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800120e:	a916      	add	r1, sp, #88	; 0x58
 8001210:	4630      	mov	r0, r6
 8001212:	f000 fcdf 	bl	8001bd4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = BT1_Pin|BT2_Pin|BT3_Pin|BT4_Pin;
 8001216:	23f0      	movs	r3, #240	; 0xf0
 8001218:	9316      	str	r3, [sp, #88]	; 0x58
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800121a:	9417      	str	r4, [sp, #92]	; 0x5c
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800121c:	9518      	str	r5, [sp, #96]	; 0x60
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800121e:	a916      	add	r1, sp, #88	; 0x58
 8001220:	4861      	ldr	r0, [pc, #388]	; (80013a8 <main+0x238>)
 8001222:	f000 fcd7 	bl	8001bd4 <HAL_GPIO_Init>
  ADC_ChannelConfTypeDef sConfig = {0};
 8001226:	9416      	str	r4, [sp, #88]	; 0x58
 8001228:	9417      	str	r4, [sp, #92]	; 0x5c
 800122a:	9418      	str	r4, [sp, #96]	; 0x60
  hadc1.Instance = ADC1;
 800122c:	485f      	ldr	r0, [pc, #380]	; (80013ac <main+0x23c>)
 800122e:	4b60      	ldr	r3, [pc, #384]	; (80013b0 <main+0x240>)
 8001230:	6003      	str	r3, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001232:	6084      	str	r4, [r0, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001234:	7305      	strb	r5, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001236:	7504      	strb	r4, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001238:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 800123c:	61c3      	str	r3, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800123e:	6044      	str	r4, [r0, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001240:	6105      	str	r5, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001242:	f000 fbdb 	bl	80019fc <HAL_ADC_Init>
 8001246:	2800      	cmp	r0, #0
 8001248:	f040 8095 	bne.w	8001376 <main+0x206>
  sConfig.Channel = ADC_CHANNEL_9;
 800124c:	2309      	movs	r3, #9
 800124e:	9316      	str	r3, [sp, #88]	; 0x58
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001250:	2301      	movs	r3, #1
 8001252:	9317      	str	r3, [sp, #92]	; 0x5c
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001254:	2300      	movs	r3, #0
 8001256:	9318      	str	r3, [sp, #96]	; 0x60
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001258:	a916      	add	r1, sp, #88	; 0x58
 800125a:	4854      	ldr	r0, [pc, #336]	; (80013ac <main+0x23c>)
 800125c:	f000 fa3e 	bl	80016dc <HAL_ADC_ConfigChannel>
 8001260:	2800      	cmp	r0, #0
 8001262:	f040 808a 	bne.w	800137a <main+0x20a>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001266:	2400      	movs	r4, #0
 8001268:	940b      	str	r4, [sp, #44]	; 0x2c
 800126a:	940c      	str	r4, [sp, #48]	; 0x30
 800126c:	940d      	str	r4, [sp, #52]	; 0x34
 800126e:	940e      	str	r4, [sp, #56]	; 0x38
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001270:	9409      	str	r4, [sp, #36]	; 0x24
 8001272:	940a      	str	r4, [sp, #40]	; 0x28
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001274:	940f      	str	r4, [sp, #60]	; 0x3c
 8001276:	9410      	str	r4, [sp, #64]	; 0x40
 8001278:	9411      	str	r4, [sp, #68]	; 0x44
 800127a:	9412      	str	r4, [sp, #72]	; 0x48
 800127c:	9413      	str	r4, [sp, #76]	; 0x4c
 800127e:	9414      	str	r4, [sp, #80]	; 0x50
 8001280:	9415      	str	r4, [sp, #84]	; 0x54
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001282:	2220      	movs	r2, #32
 8001284:	4621      	mov	r1, r4
 8001286:	a816      	add	r0, sp, #88	; 0x58
 8001288:	f002 fbac 	bl	80039e4 <memset>
  htim1.Instance = TIM1;
 800128c:	4849      	ldr	r0, [pc, #292]	; (80013b4 <main+0x244>)
 800128e:	4b4a      	ldr	r3, [pc, #296]	; (80013b8 <main+0x248>)
 8001290:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 0;
 8001292:	6044      	str	r4, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001294:	6084      	str	r4, [r0, #8]
  htim1.Init.Period = 6000;
 8001296:	f241 7370 	movw	r3, #6000	; 0x1770
 800129a:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800129c:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 800129e:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012a0:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80012a2:	f001 faf5 	bl	8002890 <HAL_TIM_Base_Init>
 80012a6:	2800      	cmp	r0, #0
 80012a8:	d169      	bne.n	800137e <main+0x20e>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012ae:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80012b0:	a90b      	add	r1, sp, #44	; 0x2c
 80012b2:	4840      	ldr	r0, [pc, #256]	; (80013b4 <main+0x244>)
 80012b4:	f001 fbe5 	bl	8002a82 <HAL_TIM_ConfigClockSource>
 80012b8:	2800      	cmp	r0, #0
 80012ba:	d162      	bne.n	8001382 <main+0x212>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80012bc:	483d      	ldr	r0, [pc, #244]	; (80013b4 <main+0x244>)
 80012be:	f001 fb13 	bl	80028e8 <HAL_TIM_PWM_Init>
 80012c2:	2800      	cmp	r0, #0
 80012c4:	d15f      	bne.n	8001386 <main+0x216>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012c6:	2300      	movs	r3, #0
 80012c8:	9309      	str	r3, [sp, #36]	; 0x24
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012ca:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80012cc:	a909      	add	r1, sp, #36	; 0x24
 80012ce:	4839      	ldr	r0, [pc, #228]	; (80013b4 <main+0x244>)
 80012d0:	f001 fc7a 	bl	8002bc8 <HAL_TIMEx_MasterConfigSynchronization>
 80012d4:	2800      	cmp	r0, #0
 80012d6:	d158      	bne.n	800138a <main+0x21a>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012d8:	2360      	movs	r3, #96	; 0x60
 80012da:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfigOC.Pulse = 0;
 80012dc:	2200      	movs	r2, #0
 80012de:	9210      	str	r2, [sp, #64]	; 0x40
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012e0:	9211      	str	r2, [sp, #68]	; 0x44
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 80012e2:	2308      	movs	r3, #8
 80012e4:	9312      	str	r3, [sp, #72]	; 0x48
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012e6:	9213      	str	r2, [sp, #76]	; 0x4c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80012e8:	9214      	str	r2, [sp, #80]	; 0x50
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80012ea:	9215      	str	r2, [sp, #84]	; 0x54
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012ec:	a90f      	add	r1, sp, #60	; 0x3c
 80012ee:	4831      	ldr	r0, [pc, #196]	; (80013b4 <main+0x244>)
 80012f0:	f001 fb54 	bl	800299c <HAL_TIM_PWM_ConfigChannel>
 80012f4:	2800      	cmp	r0, #0
 80012f6:	d14a      	bne.n	800138e <main+0x21e>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80012f8:	2204      	movs	r2, #4
 80012fa:	a90f      	add	r1, sp, #60	; 0x3c
 80012fc:	482d      	ldr	r0, [pc, #180]	; (80013b4 <main+0x244>)
 80012fe:	f001 fb4d 	bl	800299c <HAL_TIM_PWM_ConfigChannel>
 8001302:	2800      	cmp	r0, #0
 8001304:	d145      	bne.n	8001392 <main+0x222>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001306:	2208      	movs	r2, #8
 8001308:	a90f      	add	r1, sp, #60	; 0x3c
 800130a:	482a      	ldr	r0, [pc, #168]	; (80013b4 <main+0x244>)
 800130c:	f001 fb46 	bl	800299c <HAL_TIM_PWM_ConfigChannel>
 8001310:	2800      	cmp	r0, #0
 8001312:	d140      	bne.n	8001396 <main+0x226>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001314:	2300      	movs	r3, #0
 8001316:	9316      	str	r3, [sp, #88]	; 0x58
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001318:	9317      	str	r3, [sp, #92]	; 0x5c
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800131a:	9318      	str	r3, [sp, #96]	; 0x60
  sBreakDeadTimeConfig.DeadTime = 144;
 800131c:	2290      	movs	r2, #144	; 0x90
 800131e:	9219      	str	r2, [sp, #100]	; 0x64
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001320:	931a      	str	r3, [sp, #104]	; 0x68
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001322:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001326:	921b      	str	r2, [sp, #108]	; 0x6c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001328:	931d      	str	r3, [sp, #116]	; 0x74
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800132a:	a916      	add	r1, sp, #88	; 0x58
 800132c:	4821      	ldr	r0, [pc, #132]	; (80013b4 <main+0x244>)
 800132e:	f001 fc7b 	bl	8002c28 <HAL_TIMEx_ConfigBreakDeadTime>
 8001332:	2800      	cmp	r0, #0
 8001334:	d131      	bne.n	800139a <main+0x22a>
  HAL_TIM_MspPostInit(&htim1);
 8001336:	4c1f      	ldr	r4, [pc, #124]	; (80013b4 <main+0x244>)
 8001338:	4620      	mov	r0, r4
 800133a:	f000 f8bd 	bl	80014b8 <HAL_TIM_MspPostInit>
  HAL_ADC_Start(&hadc1);
 800133e:	481b      	ldr	r0, [pc, #108]	; (80013ac <main+0x23c>)
 8001340:	f000 fab8 	bl	80018b4 <HAL_ADC_Start>
  lcd16x2_init_4bits(RS_GPIO_Port, RS_Pin, EN_Pin,
 8001344:	4817      	ldr	r0, [pc, #92]	; (80013a4 <main+0x234>)
 8001346:	2380      	movs	r3, #128	; 0x80
 8001348:	9303      	str	r3, [sp, #12]
 800134a:	2340      	movs	r3, #64	; 0x40
 800134c:	9302      	str	r3, [sp, #8]
 800134e:	2320      	movs	r3, #32
 8001350:	9301      	str	r3, [sp, #4]
 8001352:	2310      	movs	r3, #16
 8001354:	9300      	str	r3, [sp, #0]
 8001356:	4603      	mov	r3, r0
 8001358:	2208      	movs	r2, #8
 800135a:	2102      	movs	r1, #2
 800135c:	f002 f880 	bl	8003460 <lcd16x2_init_4bits>
  app_init(&app);
 8001360:	4816      	ldr	r0, [pc, #88]	; (80013bc <main+0x24c>)
 8001362:	f001 fdc7 	bl	8002ef4 <app_init>
  HAL_TIM_Base_Start_IT(&htim1);
 8001366:	4620      	mov	r0, r4
 8001368:	f001 f95a 	bl	8002620 <HAL_TIM_Base_Start_IT>
	app_loop(&app);
 800136c:	4c13      	ldr	r4, [pc, #76]	; (80013bc <main+0x24c>)
 800136e:	4620      	mov	r0, r4
 8001370:	f001 fea6 	bl	80030c0 <app_loop>
  while (1)
 8001374:	e7fb      	b.n	800136e <main+0x1fe>
 8001376:	b672      	cpsid	i
  while (1)
 8001378:	e7fe      	b.n	8001378 <main+0x208>
 800137a:	b672      	cpsid	i
 800137c:	e7fe      	b.n	800137c <main+0x20c>
 800137e:	b672      	cpsid	i
 8001380:	e7fe      	b.n	8001380 <main+0x210>
 8001382:	b672      	cpsid	i
 8001384:	e7fe      	b.n	8001384 <main+0x214>
 8001386:	b672      	cpsid	i
 8001388:	e7fe      	b.n	8001388 <main+0x218>
 800138a:	b672      	cpsid	i
 800138c:	e7fe      	b.n	800138c <main+0x21c>
 800138e:	b672      	cpsid	i
 8001390:	e7fe      	b.n	8001390 <main+0x220>
 8001392:	b672      	cpsid	i
 8001394:	e7fe      	b.n	8001394 <main+0x224>
 8001396:	b672      	cpsid	i
 8001398:	e7fe      	b.n	8001398 <main+0x228>
 800139a:	b672      	cpsid	i
 800139c:	e7fe      	b.n	800139c <main+0x22c>
 800139e:	bf00      	nop
 80013a0:	40021000 	.word	0x40021000
 80013a4:	40010800 	.word	0x40010800
 80013a8:	40010c00 	.word	0x40010c00
 80013ac:	200000bc 	.word	0x200000bc
 80013b0:	40012400 	.word	0x40012400
 80013b4:	200000ec 	.word	0x200000ec
 80013b8:	40012c00 	.word	0x40012c00
 80013bc:	20000134 	.word	0x20000134
 80013c0:	40011000 	.word	0x40011000

080013c4 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80013c4:	b508      	push	{r3, lr}
	app_isr(&app);
 80013c6:	4802      	ldr	r0, [pc, #8]	; (80013d0 <HAL_TIM_PeriodElapsedCallback+0xc>)
 80013c8:	f001 feb6 	bl	8003138 <app_isr>
}
 80013cc:	bd08      	pop	{r3, pc}
 80013ce:	bf00      	nop
 80013d0:	20000134 	.word	0x20000134

080013d4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013d4:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80013d6:	4b0e      	ldr	r3, [pc, #56]	; (8001410 <HAL_MspInit+0x3c>)
 80013d8:	699a      	ldr	r2, [r3, #24]
 80013da:	f042 0201 	orr.w	r2, r2, #1
 80013de:	619a      	str	r2, [r3, #24]
 80013e0:	699a      	ldr	r2, [r3, #24]
 80013e2:	f002 0201 	and.w	r2, r2, #1
 80013e6:	9200      	str	r2, [sp, #0]
 80013e8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013ea:	69da      	ldr	r2, [r3, #28]
 80013ec:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80013f0:	61da      	str	r2, [r3, #28]
 80013f2:	69db      	ldr	r3, [r3, #28]
 80013f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013f8:	9301      	str	r3, [sp, #4]
 80013fa:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80013fc:	4a05      	ldr	r2, [pc, #20]	; (8001414 <HAL_MspInit+0x40>)
 80013fe:	6853      	ldr	r3, [r2, #4]
 8001400:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001404:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001408:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800140a:	b002      	add	sp, #8
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	40021000 	.word	0x40021000
 8001414:	40010000 	.word	0x40010000

08001418 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001418:	b500      	push	{lr}
 800141a:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800141c:	2300      	movs	r3, #0
 800141e:	9302      	str	r3, [sp, #8]
 8001420:	9303      	str	r3, [sp, #12]
 8001422:	9304      	str	r3, [sp, #16]
 8001424:	9305      	str	r3, [sp, #20]
  if(hadc->Instance==ADC1)
 8001426:	6802      	ldr	r2, [r0, #0]
 8001428:	4b11      	ldr	r3, [pc, #68]	; (8001470 <HAL_ADC_MspInit+0x58>)
 800142a:	429a      	cmp	r2, r3
 800142c:	d002      	beq.n	8001434 <HAL_ADC_MspInit+0x1c>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800142e:	b007      	add	sp, #28
 8001430:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001434:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8001438:	699a      	ldr	r2, [r3, #24]
 800143a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800143e:	619a      	str	r2, [r3, #24]
 8001440:	699a      	ldr	r2, [r3, #24]
 8001442:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8001446:	9200      	str	r2, [sp, #0]
 8001448:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800144a:	699a      	ldr	r2, [r3, #24]
 800144c:	f042 0208 	orr.w	r2, r2, #8
 8001450:	619a      	str	r2, [r3, #24]
 8001452:	699b      	ldr	r3, [r3, #24]
 8001454:	f003 0308 	and.w	r3, r3, #8
 8001458:	9301      	str	r3, [sp, #4]
 800145a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = ADC_VOUT_Pin;
 800145c:	2302      	movs	r3, #2
 800145e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001460:	2303      	movs	r3, #3
 8001462:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(ADC_VOUT_GPIO_Port, &GPIO_InitStruct);
 8001464:	a902      	add	r1, sp, #8
 8001466:	4803      	ldr	r0, [pc, #12]	; (8001474 <HAL_ADC_MspInit+0x5c>)
 8001468:	f000 fbb4 	bl	8001bd4 <HAL_GPIO_Init>
}
 800146c:	e7df      	b.n	800142e <HAL_ADC_MspInit+0x16>
 800146e:	bf00      	nop
 8001470:	40012400 	.word	0x40012400
 8001474:	40010c00 	.word	0x40010c00

08001478 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM1)
 8001478:	6802      	ldr	r2, [r0, #0]
 800147a:	4b0e      	ldr	r3, [pc, #56]	; (80014b4 <HAL_TIM_Base_MspInit+0x3c>)
 800147c:	429a      	cmp	r2, r3
 800147e:	d000      	beq.n	8001482 <HAL_TIM_Base_MspInit+0xa>
 8001480:	4770      	bx	lr
{
 8001482:	b500      	push	{lr}
 8001484:	b083      	sub	sp, #12
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001486:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 800148a:	699a      	ldr	r2, [r3, #24]
 800148c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001490:	619a      	str	r2, [r3, #24]
 8001492:	699b      	ldr	r3, [r3, #24]
 8001494:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001498:	9301      	str	r3, [sp, #4]
 800149a:	9b01      	ldr	r3, [sp, #4]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 800149c:	2200      	movs	r2, #0
 800149e:	4611      	mov	r1, r2
 80014a0:	2019      	movs	r0, #25
 80014a2:	f000 fb41 	bl	8001b28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80014a6:	2019      	movs	r0, #25
 80014a8:	f000 fb70 	bl	8001b8c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80014ac:	b003      	add	sp, #12
 80014ae:	f85d fb04 	ldr.w	pc, [sp], #4
 80014b2:	bf00      	nop
 80014b4:	40012c00 	.word	0x40012c00

080014b8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80014b8:	b570      	push	{r4, r5, r6, lr}
 80014ba:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014bc:	2300      	movs	r3, #0
 80014be:	9302      	str	r3, [sp, #8]
 80014c0:	9303      	str	r3, [sp, #12]
 80014c2:	9304      	str	r3, [sp, #16]
 80014c4:	9305      	str	r3, [sp, #20]
  if(htim->Instance==TIM1)
 80014c6:	6802      	ldr	r2, [r0, #0]
 80014c8:	4b21      	ldr	r3, [pc, #132]	; (8001550 <HAL_TIM_MspPostInit+0x98>)
 80014ca:	429a      	cmp	r2, r3
 80014cc:	d001      	beq.n	80014d2 <HAL_TIM_MspPostInit+0x1a>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80014ce:	b006      	add	sp, #24
 80014d0:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014d2:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80014d6:	699a      	ldr	r2, [r3, #24]
 80014d8:	f042 0208 	orr.w	r2, r2, #8
 80014dc:	619a      	str	r2, [r3, #24]
 80014de:	699a      	ldr	r2, [r3, #24]
 80014e0:	f002 0208 	and.w	r2, r2, #8
 80014e4:	9200      	str	r2, [sp, #0]
 80014e6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e8:	699a      	ldr	r2, [r3, #24]
 80014ea:	f042 0204 	orr.w	r2, r2, #4
 80014ee:	619a      	str	r2, [r3, #24]
 80014f0:	699b      	ldr	r3, [r3, #24]
 80014f2:	f003 0304 	and.w	r3, r3, #4
 80014f6:	9301      	str	r3, [sp, #4]
 80014f8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = SAN_Pin;
 80014fa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014fe:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001500:	2402      	movs	r4, #2
 8001502:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001504:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(SAN_GPIO_Port, &GPIO_InitStruct);
 8001506:	4d13      	ldr	r5, [pc, #76]	; (8001554 <HAL_TIM_MspPostInit+0x9c>)
 8001508:	a902      	add	r1, sp, #8
 800150a:	4628      	mov	r0, r5
 800150c:	f000 fb62 	bl	8001bd4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SBN_Pin|SCN_Pin;
 8001510:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001514:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001516:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001518:	2603      	movs	r6, #3
 800151a:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800151c:	a902      	add	r1, sp, #8
 800151e:	4628      	mov	r0, r5
 8001520:	f000 fb58 	bl	8001bd4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SAP_Pin;
 8001524:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001528:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800152a:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152c:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(SAP_GPIO_Port, &GPIO_InitStruct);
 800152e:	f5a5 6580 	sub.w	r5, r5, #1024	; 0x400
 8001532:	a902      	add	r1, sp, #8
 8001534:	4628      	mov	r0, r5
 8001536:	f000 fb4d 	bl	8001bd4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SBP_Pin|SCP_Pin;
 800153a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800153e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001540:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001542:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001544:	a902      	add	r1, sp, #8
 8001546:	4628      	mov	r0, r5
 8001548:	f000 fb44 	bl	8001bd4 <HAL_GPIO_Init>
}
 800154c:	e7bf      	b.n	80014ce <HAL_TIM_MspPostInit+0x16>
 800154e:	bf00      	nop
 8001550:	40012c00 	.word	0x40012c00
 8001554:	40010c00 	.word	0x40010c00

08001558 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001558:	e7fe      	b.n	8001558 <NMI_Handler>

0800155a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800155a:	e7fe      	b.n	800155a <HardFault_Handler>

0800155c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800155c:	e7fe      	b.n	800155c <MemManage_Handler>

0800155e <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800155e:	e7fe      	b.n	800155e <BusFault_Handler>

08001560 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001560:	e7fe      	b.n	8001560 <UsageFault_Handler>

08001562 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001562:	4770      	bx	lr

08001564 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001564:	4770      	bx	lr

08001566 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001566:	4770      	bx	lr

08001568 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001568:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800156a:	f000 f88d 	bl	8001688 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800156e:	bd08      	pop	{r3, pc}

08001570 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001570:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */
  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001572:	4802      	ldr	r0, [pc, #8]	; (800157c <TIM1_UP_IRQHandler+0xc>)
 8001574:	f001 f889 	bl	800268a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001578:	bd08      	pop	{r3, pc}
 800157a:	bf00      	nop
 800157c:	200000ec 	.word	0x200000ec

08001580 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001580:	b508      	push	{r3, lr}
 8001582:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001584:	4a0c      	ldr	r2, [pc, #48]	; (80015b8 <_sbrk+0x38>)
 8001586:	6812      	ldr	r2, [r2, #0]
 8001588:	b152      	cbz	r2, 80015a0 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800158a:	4a0b      	ldr	r2, [pc, #44]	; (80015b8 <_sbrk+0x38>)
 800158c:	6810      	ldr	r0, [r2, #0]
 800158e:	4403      	add	r3, r0
 8001590:	4a0a      	ldr	r2, [pc, #40]	; (80015bc <_sbrk+0x3c>)
 8001592:	490b      	ldr	r1, [pc, #44]	; (80015c0 <_sbrk+0x40>)
 8001594:	1a52      	subs	r2, r2, r1
 8001596:	4293      	cmp	r3, r2
 8001598:	d806      	bhi.n	80015a8 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 800159a:	4a07      	ldr	r2, [pc, #28]	; (80015b8 <_sbrk+0x38>)
 800159c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 800159e:	bd08      	pop	{r3, pc}
    __sbrk_heap_end = &_end;
 80015a0:	4a05      	ldr	r2, [pc, #20]	; (80015b8 <_sbrk+0x38>)
 80015a2:	4908      	ldr	r1, [pc, #32]	; (80015c4 <_sbrk+0x44>)
 80015a4:	6011      	str	r1, [r2, #0]
 80015a6:	e7f0      	b.n	800158a <_sbrk+0xa>
    errno = ENOMEM;
 80015a8:	f002 f9f2 	bl	8003990 <__errno>
 80015ac:	230c      	movs	r3, #12
 80015ae:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80015b0:	f04f 30ff 	mov.w	r0, #4294967295
 80015b4:	e7f3      	b.n	800159e <_sbrk+0x1e>
 80015b6:	bf00      	nop
 80015b8:	20000090 	.word	0x20000090
 80015bc:	20002800 	.word	0x20002800
 80015c0:	00000400 	.word	0x00000400
 80015c4:	20000350 	.word	0x20000350

080015c8 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015c8:	4770      	bx	lr
	...

080015cc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015cc:	f7ff fffc 	bl	80015c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015d0:	480b      	ldr	r0, [pc, #44]	; (8001600 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80015d2:	490c      	ldr	r1, [pc, #48]	; (8001604 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80015d4:	4a0c      	ldr	r2, [pc, #48]	; (8001608 <LoopFillZerobss+0x16>)
  movs r3, #0
 80015d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015d8:	e002      	b.n	80015e0 <LoopCopyDataInit>

080015da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015de:	3304      	adds	r3, #4

080015e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015e4:	d3f9      	bcc.n	80015da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015e6:	4a09      	ldr	r2, [pc, #36]	; (800160c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80015e8:	4c09      	ldr	r4, [pc, #36]	; (8001610 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80015ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015ec:	e001      	b.n	80015f2 <LoopFillZerobss>

080015ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015f0:	3204      	adds	r2, #4

080015f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015f4:	d3fb      	bcc.n	80015ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015f6:	f002 f9d1 	bl	800399c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80015fa:	f7ff fdb9 	bl	8001170 <main>
  bx lr
 80015fe:	4770      	bx	lr
  ldr r0, =_sdata
 8001600:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001604:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001608:	080065a0 	.word	0x080065a0
  ldr r2, =_sbss
 800160c:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001610:	2000034c 	.word	0x2000034c

08001614 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001614:	e7fe      	b.n	8001614 <ADC1_2_IRQHandler>
	...

08001618 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001618:	b510      	push	{r4, lr}
 800161a:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800161c:	4b0e      	ldr	r3, [pc, #56]	; (8001658 <HAL_InitTick+0x40>)
 800161e:	7818      	ldrb	r0, [r3, #0]
 8001620:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001624:	fbb3 f3f0 	udiv	r3, r3, r0
 8001628:	4a0c      	ldr	r2, [pc, #48]	; (800165c <HAL_InitTick+0x44>)
 800162a:	6810      	ldr	r0, [r2, #0]
 800162c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001630:	f000 faba 	bl	8001ba8 <HAL_SYSTICK_Config>
 8001634:	b968      	cbnz	r0, 8001652 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001636:	2c0f      	cmp	r4, #15
 8001638:	d901      	bls.n	800163e <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 800163a:	2001      	movs	r0, #1
 800163c:	e00a      	b.n	8001654 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800163e:	2200      	movs	r2, #0
 8001640:	4621      	mov	r1, r4
 8001642:	f04f 30ff 	mov.w	r0, #4294967295
 8001646:	f000 fa6f 	bl	8001b28 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800164a:	4b05      	ldr	r3, [pc, #20]	; (8001660 <HAL_InitTick+0x48>)
 800164c:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800164e:	2000      	movs	r0, #0
 8001650:	e000      	b.n	8001654 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8001652:	2001      	movs	r0, #1
}
 8001654:	bd10      	pop	{r4, pc}
 8001656:	bf00      	nop
 8001658:	20000004 	.word	0x20000004
 800165c:	20000000 	.word	0x20000000
 8001660:	20000008 	.word	0x20000008

08001664 <HAL_Init>:
{
 8001664:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001666:	4a07      	ldr	r2, [pc, #28]	; (8001684 <HAL_Init+0x20>)
 8001668:	6813      	ldr	r3, [r2, #0]
 800166a:	f043 0310 	orr.w	r3, r3, #16
 800166e:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001670:	2003      	movs	r0, #3
 8001672:	f000 fa47 	bl	8001b04 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001676:	200f      	movs	r0, #15
 8001678:	f7ff ffce 	bl	8001618 <HAL_InitTick>
  HAL_MspInit();
 800167c:	f7ff feaa 	bl	80013d4 <HAL_MspInit>
}
 8001680:	2000      	movs	r0, #0
 8001682:	bd08      	pop	{r3, pc}
 8001684:	40022000 	.word	0x40022000

08001688 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001688:	4a03      	ldr	r2, [pc, #12]	; (8001698 <HAL_IncTick+0x10>)
 800168a:	6811      	ldr	r1, [r2, #0]
 800168c:	4b03      	ldr	r3, [pc, #12]	; (800169c <HAL_IncTick+0x14>)
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	440b      	add	r3, r1
 8001692:	6013      	str	r3, [r2, #0]
}
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	20000338 	.word	0x20000338
 800169c:	20000004 	.word	0x20000004

080016a0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80016a0:	4b01      	ldr	r3, [pc, #4]	; (80016a8 <HAL_GetTick+0x8>)
 80016a2:	6818      	ldr	r0, [r3, #0]
}
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop
 80016a8:	20000338 	.word	0x20000338

080016ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016ac:	b538      	push	{r3, r4, r5, lr}
 80016ae:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80016b0:	f7ff fff6 	bl	80016a0 <HAL_GetTick>
 80016b4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016b6:	f1b4 3fff 	cmp.w	r4, #4294967295
 80016ba:	d002      	beq.n	80016c2 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80016bc:	4b04      	ldr	r3, [pc, #16]	; (80016d0 <HAL_Delay+0x24>)
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016c2:	f7ff ffed 	bl	80016a0 <HAL_GetTick>
 80016c6:	1b40      	subs	r0, r0, r5
 80016c8:	42a0      	cmp	r0, r4
 80016ca:	d3fa      	bcc.n	80016c2 <HAL_Delay+0x16>
  {
  }
}
 80016cc:	bd38      	pop	{r3, r4, r5, pc}
 80016ce:	bf00      	nop
 80016d0:	20000004 	.word	0x20000004

080016d4 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80016d4:	6803      	ldr	r3, [r0, #0]
 80016d6:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 80016d8:	4770      	bx	lr
	...

080016dc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80016dc:	b430      	push	{r4, r5}
 80016de:	b082      	sub	sp, #8
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 80016e0:	2200      	movs	r2, #0
 80016e2:	9201      	str	r2, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80016e4:	f890 2024 	ldrb.w	r2, [r0, #36]	; 0x24
 80016e8:	2a01      	cmp	r2, #1
 80016ea:	f000 808f 	beq.w	800180c <HAL_ADC_ConfigChannel+0x130>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2201      	movs	r2, #1
 80016f2:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80016f6:	684a      	ldr	r2, [r1, #4]
 80016f8:	2a06      	cmp	r2, #6
 80016fa:	d829      	bhi.n	8001750 <HAL_ADC_ConfigChannel+0x74>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80016fc:	6805      	ldr	r5, [r0, #0]
 80016fe:	6b68      	ldr	r0, [r5, #52]	; 0x34
 8001700:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001704:	3a05      	subs	r2, #5
 8001706:	241f      	movs	r4, #31
 8001708:	4094      	lsls	r4, r2
 800170a:	ea20 0004 	bic.w	r0, r0, r4
 800170e:	680c      	ldr	r4, [r1, #0]
 8001710:	fa04 f202 	lsl.w	r2, r4, r2
 8001714:	4302      	orrs	r2, r0
 8001716:	636a      	str	r2, [r5, #52]	; 0x34
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001718:	680a      	ldr	r2, [r1, #0]
 800171a:	2a09      	cmp	r2, #9
 800171c:	d938      	bls.n	8001790 <HAL_ADC_ConfigChannel+0xb4>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800171e:	681d      	ldr	r5, [r3, #0]
 8001720:	68e8      	ldr	r0, [r5, #12]
 8001722:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001726:	3a1e      	subs	r2, #30
 8001728:	2407      	movs	r4, #7
 800172a:	4094      	lsls	r4, r2
 800172c:	ea20 0004 	bic.w	r0, r0, r4
 8001730:	688c      	ldr	r4, [r1, #8]
 8001732:	fa04 f202 	lsl.w	r2, r4, r2
 8001736:	4302      	orrs	r2, r0
 8001738:	60ea      	str	r2, [r5, #12]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800173a:	680a      	ldr	r2, [r1, #0]
 800173c:	3a10      	subs	r2, #16
 800173e:	2a01      	cmp	r2, #1
 8001740:	d934      	bls.n	80017ac <HAL_ADC_ConfigChannel+0xd0>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001742:	2000      	movs	r0, #0
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001744:	2200      	movs	r2, #0
 8001746:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 800174a:	b002      	add	sp, #8
 800174c:	bc30      	pop	{r4, r5}
 800174e:	4770      	bx	lr
  else if (sConfig->Rank < 13U)
 8001750:	2a0c      	cmp	r2, #12
 8001752:	d80e      	bhi.n	8001772 <HAL_ADC_ConfigChannel+0x96>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001754:	6805      	ldr	r5, [r0, #0]
 8001756:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8001758:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800175c:	3a23      	subs	r2, #35	; 0x23
 800175e:	241f      	movs	r4, #31
 8001760:	4094      	lsls	r4, r2
 8001762:	ea20 0004 	bic.w	r0, r0, r4
 8001766:	680c      	ldr	r4, [r1, #0]
 8001768:	fa04 f202 	lsl.w	r2, r4, r2
 800176c:	4302      	orrs	r2, r0
 800176e:	632a      	str	r2, [r5, #48]	; 0x30
 8001770:	e7d2      	b.n	8001718 <HAL_ADC_ConfigChannel+0x3c>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001772:	6805      	ldr	r5, [r0, #0]
 8001774:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8001776:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800177a:	3a41      	subs	r2, #65	; 0x41
 800177c:	241f      	movs	r4, #31
 800177e:	4094      	lsls	r4, r2
 8001780:	ea20 0004 	bic.w	r0, r0, r4
 8001784:	680c      	ldr	r4, [r1, #0]
 8001786:	fa04 f202 	lsl.w	r2, r4, r2
 800178a:	4302      	orrs	r2, r0
 800178c:	62ea      	str	r2, [r5, #44]	; 0x2c
 800178e:	e7c3      	b.n	8001718 <HAL_ADC_ConfigChannel+0x3c>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001790:	681d      	ldr	r5, [r3, #0]
 8001792:	6928      	ldr	r0, [r5, #16]
 8001794:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001798:	2407      	movs	r4, #7
 800179a:	4094      	lsls	r4, r2
 800179c:	ea20 0004 	bic.w	r0, r0, r4
 80017a0:	688c      	ldr	r4, [r1, #8]
 80017a2:	fa04 f202 	lsl.w	r2, r4, r2
 80017a6:	4302      	orrs	r2, r0
 80017a8:	612a      	str	r2, [r5, #16]
 80017aa:	e7c6      	b.n	800173a <HAL_ADC_ConfigChannel+0x5e>
    if (hadc->Instance == ADC1)
 80017ac:	6818      	ldr	r0, [r3, #0]
 80017ae:	4a18      	ldr	r2, [pc, #96]	; (8001810 <HAL_ADC_ConfigChannel+0x134>)
 80017b0:	4290      	cmp	r0, r2
 80017b2:	d005      	beq.n	80017c0 <HAL_ADC_ConfigChannel+0xe4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80017b6:	f042 0220 	orr.w	r2, r2, #32
 80017ba:	629a      	str	r2, [r3, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 80017bc:	2001      	movs	r0, #1
 80017be:	e7c1      	b.n	8001744 <HAL_ADC_ConfigChannel+0x68>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80017c0:	6892      	ldr	r2, [r2, #8]
 80017c2:	f412 0f00 	tst.w	r2, #8388608	; 0x800000
 80017c6:	d11d      	bne.n	8001804 <HAL_ADC_ConfigChannel+0x128>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80017c8:	4811      	ldr	r0, [pc, #68]	; (8001810 <HAL_ADC_ConfigChannel+0x134>)
 80017ca:	6882      	ldr	r2, [r0, #8]
 80017cc:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80017d0:	6082      	str	r2, [r0, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80017d2:	680a      	ldr	r2, [r1, #0]
 80017d4:	2a10      	cmp	r2, #16
 80017d6:	d001      	beq.n	80017dc <HAL_ADC_ConfigChannel+0x100>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017d8:	2000      	movs	r0, #0
 80017da:	e7b3      	b.n	8001744 <HAL_ADC_ConfigChannel+0x68>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80017dc:	4a0d      	ldr	r2, [pc, #52]	; (8001814 <HAL_ADC_ConfigChannel+0x138>)
 80017de:	6812      	ldr	r2, [r2, #0]
 80017e0:	490d      	ldr	r1, [pc, #52]	; (8001818 <HAL_ADC_ConfigChannel+0x13c>)
 80017e2:	fba1 1202 	umull	r1, r2, r1, r2
 80017e6:	0c92      	lsrs	r2, r2, #18
 80017e8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80017ec:	0052      	lsls	r2, r2, #1
 80017ee:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 80017f0:	9a01      	ldr	r2, [sp, #4]
 80017f2:	b14a      	cbz	r2, 8001808 <HAL_ADC_ConfigChannel+0x12c>
            wait_loop_index--;
 80017f4:	9a01      	ldr	r2, [sp, #4]
 80017f6:	3a01      	subs	r2, #1
 80017f8:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 80017fa:	9a01      	ldr	r2, [sp, #4]
 80017fc:	2a00      	cmp	r2, #0
 80017fe:	d1f9      	bne.n	80017f4 <HAL_ADC_ConfigChannel+0x118>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001800:	2000      	movs	r0, #0
 8001802:	e79f      	b.n	8001744 <HAL_ADC_ConfigChannel+0x68>
 8001804:	2000      	movs	r0, #0
 8001806:	e79d      	b.n	8001744 <HAL_ADC_ConfigChannel+0x68>
 8001808:	2000      	movs	r0, #0
 800180a:	e79b      	b.n	8001744 <HAL_ADC_ConfigChannel+0x68>
  __HAL_LOCK(hadc);
 800180c:	2002      	movs	r0, #2
 800180e:	e79c      	b.n	800174a <HAL_ADC_ConfigChannel+0x6e>
 8001810:	40012400 	.word	0x40012400
 8001814:	20000000 	.word	0x20000000
 8001818:	431bde83 	.word	0x431bde83

0800181c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800181c:	b530      	push	{r4, r5, lr}
 800181e:	b083      	sub	sp, #12
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 8001820:	2300      	movs	r3, #0
 8001822:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001824:	6803      	ldr	r3, [r0, #0]
 8001826:	689a      	ldr	r2, [r3, #8]
 8001828:	f012 0f01 	tst.w	r2, #1
 800182c:	d13b      	bne.n	80018a6 <ADC_Enable+0x8a>
 800182e:	4604      	mov	r4, r0
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001830:	689a      	ldr	r2, [r3, #8]
 8001832:	f042 0201 	orr.w	r2, r2, #1
 8001836:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001838:	4b1c      	ldr	r3, [pc, #112]	; (80018ac <ADC_Enable+0x90>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a1c      	ldr	r2, [pc, #112]	; (80018b0 <ADC_Enable+0x94>)
 800183e:	fba2 2303 	umull	r2, r3, r2, r3
 8001842:	0c9b      	lsrs	r3, r3, #18
 8001844:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8001846:	9b01      	ldr	r3, [sp, #4]
 8001848:	b12b      	cbz	r3, 8001856 <ADC_Enable+0x3a>
    {
      wait_loop_index--;
 800184a:	9b01      	ldr	r3, [sp, #4]
 800184c:	3b01      	subs	r3, #1
 800184e:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8001850:	9b01      	ldr	r3, [sp, #4]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d1f9      	bne.n	800184a <ADC_Enable+0x2e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001856:	f7ff ff23 	bl	80016a0 <HAL_GetTick>
 800185a:	4605      	mov	r5, r0

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800185c:	6823      	ldr	r3, [r4, #0]
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	f013 0f01 	tst.w	r3, #1
 8001864:	d006      	beq.n	8001874 <ADC_Enable+0x58>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001866:	2000      	movs	r0, #0
 8001868:	e01e      	b.n	80018a8 <ADC_Enable+0x8c>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800186a:	6823      	ldr	r3, [r4, #0]
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	f013 0f01 	tst.w	r3, #1
 8001872:	d116      	bne.n	80018a2 <ADC_Enable+0x86>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001874:	f7ff ff14 	bl	80016a0 <HAL_GetTick>
 8001878:	1b43      	subs	r3, r0, r5
 800187a:	2b02      	cmp	r3, #2
 800187c:	d9f5      	bls.n	800186a <ADC_Enable+0x4e>
        if(ADC_IS_ENABLE(hadc) == RESET)
 800187e:	6823      	ldr	r3, [r4, #0]
 8001880:	689b      	ldr	r3, [r3, #8]
 8001882:	f013 0f01 	tst.w	r3, #1
 8001886:	d1f0      	bne.n	800186a <ADC_Enable+0x4e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001888:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800188a:	f043 0310 	orr.w	r3, r3, #16
 800188e:	62a3      	str	r3, [r4, #40]	; 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001890:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001892:	f043 0301 	orr.w	r3, r3, #1
 8001896:	62e3      	str	r3, [r4, #44]	; 0x2c
          __HAL_UNLOCK(hadc);
 8001898:	2300      	movs	r3, #0
 800189a:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          return HAL_ERROR;
 800189e:	2001      	movs	r0, #1
 80018a0:	e002      	b.n	80018a8 <ADC_Enable+0x8c>
  return HAL_OK;
 80018a2:	2000      	movs	r0, #0
 80018a4:	e000      	b.n	80018a8 <ADC_Enable+0x8c>
 80018a6:	2000      	movs	r0, #0
}
 80018a8:	b003      	add	sp, #12
 80018aa:	bd30      	pop	{r4, r5, pc}
 80018ac:	20000000 	.word	0x20000000
 80018b0:	431bde83 	.word	0x431bde83

080018b4 <HAL_ADC_Start>:
  __HAL_LOCK(hadc);
 80018b4:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 80018b8:	2b01      	cmp	r3, #1
 80018ba:	d066      	beq.n	800198a <HAL_ADC_Start+0xd6>
{
 80018bc:	b510      	push	{r4, lr}
 80018be:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80018c0:	2301      	movs	r3, #1
 80018c2:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 80018c6:	f7ff ffa9 	bl	800181c <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 80018ca:	2800      	cmp	r0, #0
 80018cc:	d159      	bne.n	8001982 <HAL_ADC_Start+0xce>
    ADC_STATE_CLR_SET(hadc->State,
 80018ce:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80018d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80018d4:	f023 0301 	bic.w	r3, r3, #1
 80018d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018dc:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80018de:	6823      	ldr	r3, [r4, #0]
 80018e0:	4a2b      	ldr	r2, [pc, #172]	; (8001990 <HAL_ADC_Start+0xdc>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d028      	beq.n	8001938 <HAL_ADC_Start+0x84>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80018e6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80018e8:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80018ec:	62a2      	str	r2, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80018ee:	685a      	ldr	r2, [r3, #4]
 80018f0:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80018f4:	d005      	beq.n	8001902 <HAL_ADC_Start+0x4e>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80018f6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80018f8:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80018fc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001900:	62a2      	str	r2, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001902:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001904:	f412 5f80 	tst.w	r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001908:	bf1a      	itte	ne
 800190a:	6ae2      	ldrne	r2, [r4, #44]	; 0x2c
 800190c:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8001910:	2200      	moveq	r2, #0
 8001912:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 8001914:	2200      	movs	r2, #0
 8001916:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800191a:	f06f 0202 	mvn.w	r2, #2
 800191e:	601a      	str	r2, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001920:	6823      	ldr	r3, [r4, #0]
 8001922:	689a      	ldr	r2, [r3, #8]
 8001924:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8001928:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 800192c:	d01a      	beq.n	8001964 <HAL_ADC_Start+0xb0>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800192e:	689a      	ldr	r2, [r3, #8]
 8001930:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001934:	609a      	str	r2, [r3, #8]
 8001936:	e027      	b.n	8001988 <HAL_ADC_Start+0xd4>
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001938:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 800193c:	6852      	ldr	r2, [r2, #4]
 800193e:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 8001942:	d0d0      	beq.n	80018e6 <HAL_ADC_Start+0x32>
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001944:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001946:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800194a:	62a2      	str	r2, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800194c:	4a11      	ldr	r2, [pc, #68]	; (8001994 <HAL_ADC_Start+0xe0>)
 800194e:	6852      	ldr	r2, [r2, #4]
 8001950:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8001954:	d0d5      	beq.n	8001902 <HAL_ADC_Start+0x4e>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001956:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001958:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800195c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001960:	62a2      	str	r2, [r4, #40]	; 0x28
 8001962:	e7ce      	b.n	8001902 <HAL_ADC_Start+0x4e>
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001964:	4a0a      	ldr	r2, [pc, #40]	; (8001990 <HAL_ADC_Start+0xdc>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d004      	beq.n	8001974 <HAL_ADC_Start+0xc0>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800196a:	689a      	ldr	r2, [r3, #8]
 800196c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001970:	609a      	str	r2, [r3, #8]
 8001972:	e009      	b.n	8001988 <HAL_ADC_Start+0xd4>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001974:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8001978:	6852      	ldr	r2, [r2, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800197a:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 800197e:	d1d6      	bne.n	800192e <HAL_ADC_Start+0x7a>
 8001980:	e7f3      	b.n	800196a <HAL_ADC_Start+0xb6>
    __HAL_UNLOCK(hadc);
 8001982:	2300      	movs	r3, #0
 8001984:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
}
 8001988:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 800198a:	2002      	movs	r0, #2
}
 800198c:	4770      	bx	lr
 800198e:	bf00      	nop
 8001990:	40012800 	.word	0x40012800
 8001994:	40012400 	.word	0x40012400

08001998 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001998:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800199a:	6803      	ldr	r3, [r0, #0]
 800199c:	689a      	ldr	r2, [r3, #8]
 800199e:	f012 0f01 	tst.w	r2, #1
 80019a2:	d101      	bne.n	80019a8 <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80019a4:	2000      	movs	r0, #0
}
 80019a6:	bd38      	pop	{r3, r4, r5, pc}
 80019a8:	4604      	mov	r4, r0
    __HAL_ADC_DISABLE(hadc);
 80019aa:	689a      	ldr	r2, [r3, #8]
 80019ac:	f022 0201 	bic.w	r2, r2, #1
 80019b0:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80019b2:	f7ff fe75 	bl	80016a0 <HAL_GetTick>
 80019b6:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 80019b8:	6823      	ldr	r3, [r4, #0]
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	f013 0f01 	tst.w	r3, #1
 80019c0:	d106      	bne.n	80019d0 <ADC_ConversionStop_Disable+0x38>
  return HAL_OK;
 80019c2:	2000      	movs	r0, #0
 80019c4:	e7ef      	b.n	80019a6 <ADC_ConversionStop_Disable+0xe>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80019c6:	6823      	ldr	r3, [r4, #0]
 80019c8:	689b      	ldr	r3, [r3, #8]
 80019ca:	f013 0f01 	tst.w	r3, #1
 80019ce:	d013      	beq.n	80019f8 <ADC_ConversionStop_Disable+0x60>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80019d0:	f7ff fe66 	bl	80016a0 <HAL_GetTick>
 80019d4:	1b43      	subs	r3, r0, r5
 80019d6:	2b02      	cmp	r3, #2
 80019d8:	d9f5      	bls.n	80019c6 <ADC_ConversionStop_Disable+0x2e>
        if(ADC_IS_ENABLE(hadc) != RESET)
 80019da:	6823      	ldr	r3, [r4, #0]
 80019dc:	689b      	ldr	r3, [r3, #8]
 80019de:	f013 0f01 	tst.w	r3, #1
 80019e2:	d0f0      	beq.n	80019c6 <ADC_ConversionStop_Disable+0x2e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019e4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80019e6:	f043 0310 	orr.w	r3, r3, #16
 80019ea:	62a3      	str	r3, [r4, #40]	; 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019ec:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80019ee:	f043 0301 	orr.w	r3, r3, #1
 80019f2:	62e3      	str	r3, [r4, #44]	; 0x2c
          return HAL_ERROR;
 80019f4:	2001      	movs	r0, #1
 80019f6:	e7d6      	b.n	80019a6 <ADC_ConversionStop_Disable+0xe>
  return HAL_OK;
 80019f8:	2000      	movs	r0, #0
 80019fa:	e7d4      	b.n	80019a6 <ADC_ConversionStop_Disable+0xe>

080019fc <HAL_ADC_Init>:
  if(hadc == NULL)
 80019fc:	2800      	cmp	r0, #0
 80019fe:	d07a      	beq.n	8001af6 <HAL_ADC_Init+0xfa>
{
 8001a00:	b570      	push	{r4, r5, r6, lr}
 8001a02:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a04:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d04f      	beq.n	8001aaa <HAL_ADC_Init+0xae>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001a0a:	4620      	mov	r0, r4
 8001a0c:	f7ff ffc4 	bl	8001998 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001a10:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001a12:	f013 0310 	ands.w	r3, r3, #16
 8001a16:	d168      	bne.n	8001aea <HAL_ADC_Init+0xee>
 8001a18:	2800      	cmp	r0, #0
 8001a1a:	d166      	bne.n	8001aea <HAL_ADC_Init+0xee>
    ADC_STATE_CLR_SET(hadc->State,
 8001a1c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001a1e:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 8001a22:	f022 0202 	bic.w	r2, r2, #2
 8001a26:	f042 0202 	orr.w	r2, r2, #2
 8001a2a:	62a2      	str	r2, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001a2c:	7b21      	ldrb	r1, [r4, #12]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001a2e:	6862      	ldr	r2, [r4, #4]
 8001a30:	69e5      	ldr	r5, [r4, #28]
 8001a32:	432a      	orrs	r2, r5
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001a34:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001a38:	68a5      	ldr	r5, [r4, #8]
 8001a3a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8001a3e:	d004      	beq.n	8001a4a <HAL_ADC_Init+0x4e>
 8001a40:	2d01      	cmp	r5, #1
 8001a42:	bf14      	ite	ne
 8001a44:	461d      	movne	r5, r3
 8001a46:	f44f 7580 	moveq.w	r5, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001a4a:	7d26      	ldrb	r6, [r4, #20]
 8001a4c:	2e01      	cmp	r6, #1
 8001a4e:	d032      	beq.n	8001ab6 <HAL_ADC_Init+0xba>
      MODIFY_REG(hadc->Instance->CR1,
 8001a50:	6826      	ldr	r6, [r4, #0]
 8001a52:	6871      	ldr	r1, [r6, #4]
 8001a54:	f421 4169 	bic.w	r1, r1, #59648	; 0xe900
 8001a58:	4329      	orrs	r1, r5
 8001a5a:	6071      	str	r1, [r6, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8001a5c:	6825      	ldr	r5, [r4, #0]
 8001a5e:	68ae      	ldr	r6, [r5, #8]
 8001a60:	4926      	ldr	r1, [pc, #152]	; (8001afc <HAL_ADC_Init+0x100>)
 8001a62:	4031      	ands	r1, r6
 8001a64:	4311      	orrs	r1, r2
 8001a66:	60a9      	str	r1, [r5, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001a68:	68a1      	ldr	r1, [r4, #8]
 8001a6a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8001a6e:	d001      	beq.n	8001a74 <HAL_ADC_Init+0x78>
 8001a70:	2901      	cmp	r1, #1
 8001a72:	d102      	bne.n	8001a7a <HAL_ADC_Init+0x7e>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001a74:	6923      	ldr	r3, [r4, #16]
 8001a76:	3b01      	subs	r3, #1
 8001a78:	051b      	lsls	r3, r3, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8001a7a:	6825      	ldr	r5, [r4, #0]
 8001a7c:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 8001a7e:	f421 0170 	bic.w	r1, r1, #15728640	; 0xf00000
 8001a82:	430b      	orrs	r3, r1
 8001a84:	62eb      	str	r3, [r5, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001a86:	6823      	ldr	r3, [r4, #0]
 8001a88:	6899      	ldr	r1, [r3, #8]
 8001a8a:	4b1d      	ldr	r3, [pc, #116]	; (8001b00 <HAL_ADC_Init+0x104>)
 8001a8c:	400b      	ands	r3, r1
 8001a8e:	429a      	cmp	r2, r3
 8001a90:	d022      	beq.n	8001ad8 <HAL_ADC_Init+0xdc>
      ADC_STATE_CLR_SET(hadc->State,
 8001a92:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001a94:	f023 0312 	bic.w	r3, r3, #18
 8001a98:	f043 0310 	orr.w	r3, r3, #16
 8001a9c:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a9e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001aa0:	f043 0301 	orr.w	r3, r3, #1
 8001aa4:	62e3      	str	r3, [r4, #44]	; 0x2c
      tmp_hal_status = HAL_ERROR;
 8001aa6:	2001      	movs	r0, #1
 8001aa8:	e024      	b.n	8001af4 <HAL_ADC_Init+0xf8>
    ADC_CLEAR_ERRORCODE(hadc);
 8001aaa:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8001aac:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 8001ab0:	f7ff fcb2 	bl	8001418 <HAL_ADC_MspInit>
 8001ab4:	e7a9      	b.n	8001a0a <HAL_ADC_Init+0xe>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001ab6:	b931      	cbnz	r1, 8001ac6 <HAL_ADC_Init+0xca>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001ab8:	69a1      	ldr	r1, [r4, #24]
 8001aba:	3901      	subs	r1, #1
 8001abc:	ea45 3141 	orr.w	r1, r5, r1, lsl #13
 8001ac0:	f441 6500 	orr.w	r5, r1, #2048	; 0x800
 8001ac4:	e7c4      	b.n	8001a50 <HAL_ADC_Init+0x54>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ac6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001ac8:	f041 0120 	orr.w	r1, r1, #32
 8001acc:	62a1      	str	r1, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ace:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001ad0:	f041 0101 	orr.w	r1, r1, #1
 8001ad4:	62e1      	str	r1, [r4, #44]	; 0x2c
 8001ad6:	e7bb      	b.n	8001a50 <HAL_ADC_Init+0x54>
      ADC_CLEAR_ERRORCODE(hadc);
 8001ad8:	2300      	movs	r3, #0
 8001ada:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8001adc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001ade:	f023 0303 	bic.w	r3, r3, #3
 8001ae2:	f043 0301 	orr.w	r3, r3, #1
 8001ae6:	62a3      	str	r3, [r4, #40]	; 0x28
 8001ae8:	e004      	b.n	8001af4 <HAL_ADC_Init+0xf8>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001aea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001aec:	f043 0310 	orr.w	r3, r3, #16
 8001af0:	62a3      	str	r3, [r4, #40]	; 0x28
    tmp_hal_status = HAL_ERROR;
 8001af2:	2001      	movs	r0, #1
}
 8001af4:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8001af6:	2001      	movs	r0, #1
}
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	ffe1f7fd 	.word	0xffe1f7fd
 8001b00:	ff1f0efe 	.word	0xff1f0efe

08001b04 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b04:	4907      	ldr	r1, [pc, #28]	; (8001b24 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001b06:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001b08:	0203      	lsls	r3, r0, #8
 8001b0a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b0e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001b12:	0412      	lsls	r2, r2, #16
 8001b14:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001b20:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001b22:	4770      	bx	lr
 8001b24:	e000ed00 	.word	0xe000ed00

08001b28 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b28:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b2a:	4b16      	ldr	r3, [pc, #88]	; (8001b84 <HAL_NVIC_SetPriority+0x5c>)
 8001b2c:	68db      	ldr	r3, [r3, #12]
 8001b2e:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b32:	f1c3 0407 	rsb	r4, r3, #7
 8001b36:	2c04      	cmp	r4, #4
 8001b38:	bf28      	it	cs
 8001b3a:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b3c:	1d1d      	adds	r5, r3, #4
 8001b3e:	2d06      	cmp	r5, #6
 8001b40:	bf8c      	ite	hi
 8001b42:	3b03      	subhi	r3, #3
 8001b44:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b46:	f04f 35ff 	mov.w	r5, #4294967295
 8001b4a:	fa05 f404 	lsl.w	r4, r5, r4
 8001b4e:	ea21 0104 	bic.w	r1, r1, r4
 8001b52:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b54:	fa05 f303 	lsl.w	r3, r5, r3
 8001b58:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b5c:	4311      	orrs	r1, r2
  if ((int32_t)(IRQn) >= 0)
 8001b5e:	2800      	cmp	r0, #0
 8001b60:	db09      	blt.n	8001b76 <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b62:	0109      	lsls	r1, r1, #4
 8001b64:	b2c9      	uxtb	r1, r1
 8001b66:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001b6a:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001b6e:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001b72:	bc30      	pop	{r4, r5}
 8001b74:	4770      	bx	lr
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b76:	f000 000f 	and.w	r0, r0, #15
 8001b7a:	0109      	lsls	r1, r1, #4
 8001b7c:	b2c9      	uxtb	r1, r1
 8001b7e:	4b02      	ldr	r3, [pc, #8]	; (8001b88 <HAL_NVIC_SetPriority+0x60>)
 8001b80:	5419      	strb	r1, [r3, r0]
 8001b82:	e7f6      	b.n	8001b72 <HAL_NVIC_SetPriority+0x4a>
 8001b84:	e000ed00 	.word	0xe000ed00
 8001b88:	e000ed14 	.word	0xe000ed14

08001b8c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001b8c:	2800      	cmp	r0, #0
 8001b8e:	db08      	blt.n	8001ba2 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b90:	0942      	lsrs	r2, r0, #5
 8001b92:	f000 001f 	and.w	r0, r0, #31
 8001b96:	2301      	movs	r3, #1
 8001b98:	fa03 f000 	lsl.w	r0, r3, r0
 8001b9c:	4b01      	ldr	r3, [pc, #4]	; (8001ba4 <HAL_NVIC_EnableIRQ+0x18>)
 8001b9e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001ba2:	4770      	bx	lr
 8001ba4:	e000e100 	.word	0xe000e100

08001ba8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ba8:	3801      	subs	r0, #1
 8001baa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001bae:	d20a      	bcs.n	8001bc6 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bb0:	4b06      	ldr	r3, [pc, #24]	; (8001bcc <HAL_SYSTICK_Config+0x24>)
 8001bb2:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bb4:	4a06      	ldr	r2, [pc, #24]	; (8001bd0 <HAL_SYSTICK_Config+0x28>)
 8001bb6:	21f0      	movs	r1, #240	; 0xf0
 8001bb8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bbc:	2000      	movs	r0, #0
 8001bbe:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bc0:	2207      	movs	r2, #7
 8001bc2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bc4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001bc6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001bc8:	4770      	bx	lr
 8001bca:	bf00      	nop
 8001bcc:	e000e010 	.word	0xe000e010
 8001bd0:	e000ed00 	.word	0xe000ed00

08001bd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001bd8:	b083      	sub	sp, #12
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bda:	680f      	ldr	r7, [r1, #0]
 8001bdc:	2f00      	cmp	r7, #0
 8001bde:	f000 80f2 	beq.w	8001dc6 <HAL_GPIO_Init+0x1f2>
  uint32_t config = 0x00u;
 8001be2:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 8001be4:	4613      	mov	r3, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001be6:	f8df c1f4 	ldr.w	ip, [pc, #500]	; 8001ddc <HAL_GPIO_Init+0x208>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001bea:	4d78      	ldr	r5, [pc, #480]	; (8001dcc <HAL_GPIO_Init+0x1f8>)
      switch (GPIO_Init->Mode)
 8001bec:	4e78      	ldr	r6, [pc, #480]	; (8001dd0 <HAL_GPIO_Init+0x1fc>)
 8001bee:	f8df e1f0 	ldr.w	lr, [pc, #496]	; 8001de0 <HAL_GPIO_Init+0x20c>
 8001bf2:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 8001de4 <HAL_GPIO_Init+0x210>
 8001bf6:	e095      	b.n	8001d24 <HAL_GPIO_Init+0x150>
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	e01e      	b.n	8001c3a <HAL_GPIO_Init+0x66>
 8001bfc:	42b4      	cmp	r4, r6
 8001bfe:	d00c      	beq.n	8001c1a <HAL_GPIO_Init+0x46>
 8001c00:	d904      	bls.n	8001c0c <HAL_GPIO_Init+0x38>
 8001c02:	4574      	cmp	r4, lr
 8001c04:	d009      	beq.n	8001c1a <HAL_GPIO_Init+0x46>
 8001c06:	4544      	cmp	r4, r8
 8001c08:	d007      	beq.n	8001c1a <HAL_GPIO_Init+0x46>
 8001c0a:	e016      	b.n	8001c3a <HAL_GPIO_Init+0x66>
 8001c0c:	4f71      	ldr	r7, [pc, #452]	; (8001dd4 <HAL_GPIO_Init+0x200>)
 8001c0e:	42bc      	cmp	r4, r7
 8001c10:	d003      	beq.n	8001c1a <HAL_GPIO_Init+0x46>
 8001c12:	f507 2770 	add.w	r7, r7, #983040	; 0xf0000
 8001c16:	42bc      	cmp	r4, r7
 8001c18:	d10b      	bne.n	8001c32 <HAL_GPIO_Init+0x5e>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c1a:	688a      	ldr	r2, [r1, #8]
 8001c1c:	2a00      	cmp	r2, #0
 8001c1e:	f000 80c6 	beq.w	8001dae <HAL_GPIO_Init+0x1da>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c22:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8001c24:	bf0c      	ite	eq
 8001c26:	f8c0 9010 	streq.w	r9, [r0, #16]
            GPIOx->BRR = ioposition;
 8001c2a:	f8c0 9014 	strne.w	r9, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c2e:	2208      	movs	r2, #8
 8001c30:	e003      	b.n	8001c3a <HAL_GPIO_Init+0x66>
      switch (GPIO_Init->Mode)
 8001c32:	f5a7 1780 	sub.w	r7, r7, #1048576	; 0x100000
 8001c36:	42bc      	cmp	r4, r7
 8001c38:	d0ef      	beq.n	8001c1a <HAL_GPIO_Init+0x46>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c3a:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 8001c3e:	f200 80b8 	bhi.w	8001db2 <HAL_GPIO_Init+0x1de>
 8001c42:	4607      	mov	r7, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c44:	ea4f 0983 	mov.w	r9, r3, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c48:	683c      	ldr	r4, [r7, #0]
 8001c4a:	f04f 0b0f 	mov.w	fp, #15
 8001c4e:	fa0b fb09 	lsl.w	fp, fp, r9
 8001c52:	ea24 040b 	bic.w	r4, r4, fp
 8001c56:	fa02 f909 	lsl.w	r9, r2, r9
 8001c5a:	ea44 0409 	orr.w	r4, r4, r9
 8001c5e:	603c      	str	r4, [r7, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c60:	684c      	ldr	r4, [r1, #4]
 8001c62:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
 8001c66:	d058      	beq.n	8001d1a <HAL_GPIO_Init+0x146>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c68:	f8dc 4018 	ldr.w	r4, [ip, #24]
 8001c6c:	f044 0401 	orr.w	r4, r4, #1
 8001c70:	f8cc 4018 	str.w	r4, [ip, #24]
 8001c74:	f8dc 4018 	ldr.w	r4, [ip, #24]
 8001c78:	f004 0401 	and.w	r4, r4, #1
 8001c7c:	9401      	str	r4, [sp, #4]
 8001c7e:	9c01      	ldr	r4, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 8001c80:	f023 0403 	bic.w	r4, r3, #3
 8001c84:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8001c88:	f504 3480 	add.w	r4, r4, #65536	; 0x10000
 8001c8c:	f8d4 9008 	ldr.w	r9, [r4, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c90:	f003 0703 	and.w	r7, r3, #3
 8001c94:	ea4f 0b87 	mov.w	fp, r7, lsl #2
 8001c98:	270f      	movs	r7, #15
 8001c9a:	fa07 f70b 	lsl.w	r7, r7, fp
 8001c9e:	ea29 0907 	bic.w	r9, r9, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ca2:	4f4d      	ldr	r7, [pc, #308]	; (8001dd8 <HAL_GPIO_Init+0x204>)
 8001ca4:	42b8      	cmp	r0, r7
 8001ca6:	f000 808a 	beq.w	8001dbe <HAL_GPIO_Init+0x1ea>
 8001caa:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001cae:	42b8      	cmp	r0, r7
 8001cb0:	f000 8087 	beq.w	8001dc2 <HAL_GPIO_Init+0x1ee>
 8001cb4:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001cb8:	42b8      	cmp	r0, r7
 8001cba:	bf0c      	ite	eq
 8001cbc:	2702      	moveq	r7, #2
 8001cbe:	2703      	movne	r7, #3
 8001cc0:	fa07 f70b 	lsl.w	r7, r7, fp
 8001cc4:	ea47 0709 	orr.w	r7, r7, r9
        AFIO->EXTICR[position >> 2u] = temp;
 8001cc8:	60a7      	str	r7, [r4, #8]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001cca:	684c      	ldr	r4, [r1, #4]
 8001ccc:	f414 3f80 	tst.w	r4, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8001cd0:	682c      	ldr	r4, [r5, #0]
 8001cd2:	bf14      	ite	ne
 8001cd4:	ea44 040a 	orrne.w	r4, r4, sl
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001cd8:	ea24 040a 	biceq.w	r4, r4, sl
 8001cdc:	602c      	str	r4, [r5, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001cde:	684c      	ldr	r4, [r1, #4]
 8001ce0:	f414 3f00 	tst.w	r4, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8001ce4:	686c      	ldr	r4, [r5, #4]
 8001ce6:	bf14      	ite	ne
 8001ce8:	ea44 040a 	orrne.w	r4, r4, sl
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001cec:	ea24 040a 	biceq.w	r4, r4, sl
 8001cf0:	606c      	str	r4, [r5, #4]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001cf2:	684c      	ldr	r4, [r1, #4]
 8001cf4:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8001cf8:	68ac      	ldr	r4, [r5, #8]
 8001cfa:	bf14      	ite	ne
 8001cfc:	ea44 040a 	orrne.w	r4, r4, sl
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d00:	ea24 040a 	biceq.w	r4, r4, sl
 8001d04:	60ac      	str	r4, [r5, #8]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d06:	684c      	ldr	r4, [r1, #4]
 8001d08:	f414 1f00 	tst.w	r4, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d0c:	68ec      	ldr	r4, [r5, #12]
 8001d0e:	bf14      	ite	ne
 8001d10:	ea44 040a 	orrne.w	r4, r4, sl
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d14:	ea24 040a 	biceq.w	r4, r4, sl
 8001d18:	60ec      	str	r4, [r5, #12]
        }
      }
    }

	position++;
 8001d1a:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d1c:	680f      	ldr	r7, [r1, #0]
 8001d1e:	fa37 f403 	lsrs.w	r4, r7, r3
 8001d22:	d050      	beq.n	8001dc6 <HAL_GPIO_Init+0x1f2>
    ioposition = (0x01uL << position);
 8001d24:	f04f 0901 	mov.w	r9, #1
 8001d28:	fa09 f903 	lsl.w	r9, r9, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d2c:	ea09 0a07 	and.w	sl, r9, r7
    if (iocurrent == ioposition)
 8001d30:	ea39 0407 	bics.w	r4, r9, r7
 8001d34:	d1f1      	bne.n	8001d1a <HAL_GPIO_Init+0x146>
      switch (GPIO_Init->Mode)
 8001d36:	684c      	ldr	r4, [r1, #4]
 8001d38:	2c12      	cmp	r4, #18
 8001d3a:	f63f af5f 	bhi.w	8001bfc <HAL_GPIO_Init+0x28>
 8001d3e:	2c12      	cmp	r4, #18
 8001d40:	f63f af7b 	bhi.w	8001c3a <HAL_GPIO_Init+0x66>
 8001d44:	a701      	add	r7, pc, #4	; (adr r7, 8001d4c <HAL_GPIO_Init+0x178>)
 8001d46:	f857 f024 	ldr.w	pc, [r7, r4, lsl #2]
 8001d4a:	bf00      	nop
 8001d4c:	08001c1b 	.word	0x08001c1b
 8001d50:	08001d99 	.word	0x08001d99
 8001d54:	08001da3 	.word	0x08001da3
 8001d58:	08001bf9 	.word	0x08001bf9
 8001d5c:	08001c3b 	.word	0x08001c3b
 8001d60:	08001c3b 	.word	0x08001c3b
 8001d64:	08001c3b 	.word	0x08001c3b
 8001d68:	08001c3b 	.word	0x08001c3b
 8001d6c:	08001c3b 	.word	0x08001c3b
 8001d70:	08001c3b 	.word	0x08001c3b
 8001d74:	08001c3b 	.word	0x08001c3b
 8001d78:	08001c3b 	.word	0x08001c3b
 8001d7c:	08001c3b 	.word	0x08001c3b
 8001d80:	08001c3b 	.word	0x08001c3b
 8001d84:	08001c3b 	.word	0x08001c3b
 8001d88:	08001c3b 	.word	0x08001c3b
 8001d8c:	08001c3b 	.word	0x08001c3b
 8001d90:	08001d9d 	.word	0x08001d9d
 8001d94:	08001da9 	.word	0x08001da9
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001d98:	68ca      	ldr	r2, [r1, #12]
          break;
 8001d9a:	e74e      	b.n	8001c3a <HAL_GPIO_Init+0x66>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d9c:	68ca      	ldr	r2, [r1, #12]
 8001d9e:	3204      	adds	r2, #4
          break;
 8001da0:	e74b      	b.n	8001c3a <HAL_GPIO_Init+0x66>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001da2:	68ca      	ldr	r2, [r1, #12]
 8001da4:	3208      	adds	r2, #8
          break;
 8001da6:	e748      	b.n	8001c3a <HAL_GPIO_Init+0x66>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001da8:	68ca      	ldr	r2, [r1, #12]
 8001daa:	320c      	adds	r2, #12
          break;
 8001dac:	e745      	b.n	8001c3a <HAL_GPIO_Init+0x66>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001dae:	2204      	movs	r2, #4
 8001db0:	e743      	b.n	8001c3a <HAL_GPIO_Init+0x66>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001db2:	1d07      	adds	r7, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001db4:	ea4f 0983 	mov.w	r9, r3, lsl #2
 8001db8:	f1a9 0920 	sub.w	r9, r9, #32
 8001dbc:	e744      	b.n	8001c48 <HAL_GPIO_Init+0x74>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001dbe:	2700      	movs	r7, #0
 8001dc0:	e77e      	b.n	8001cc0 <HAL_GPIO_Init+0xec>
 8001dc2:	2701      	movs	r7, #1
 8001dc4:	e77c      	b.n	8001cc0 <HAL_GPIO_Init+0xec>
  }
}
 8001dc6:	b003      	add	sp, #12
 8001dc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001dcc:	40010400 	.word	0x40010400
 8001dd0:	10220000 	.word	0x10220000
 8001dd4:	10120000 	.word	0x10120000
 8001dd8:	40010800 	.word	0x40010800
 8001ddc:	40021000 	.word	0x40021000
 8001de0:	10310000 	.word	0x10310000
 8001de4:	10320000 	.word	0x10320000

08001de8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001de8:	6883      	ldr	r3, [r0, #8]
 8001dea:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8001dec:	bf14      	ite	ne
 8001dee:	2001      	movne	r0, #1
 8001df0:	2000      	moveq	r0, #0
 8001df2:	4770      	bx	lr

08001df4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001df4:	b10a      	cbz	r2, 8001dfa <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001df6:	6101      	str	r1, [r0, #16]
 8001df8:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001dfa:	0409      	lsls	r1, r1, #16
 8001dfc:	6101      	str	r1, [r0, #16]
  }
}
 8001dfe:	4770      	bx	lr

08001e00 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e00:	2800      	cmp	r0, #0
 8001e02:	f000 8201 	beq.w	8002208 <HAL_RCC_OscConfig+0x408>
{
 8001e06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e0e:	6803      	ldr	r3, [r0, #0]
 8001e10:	f013 0f01 	tst.w	r3, #1
 8001e14:	d02c      	beq.n	8001e70 <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e16:	4baa      	ldr	r3, [pc, #680]	; (80020c0 <HAL_RCC_OscConfig+0x2c0>)
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	f003 030c 	and.w	r3, r3, #12
 8001e1e:	2b04      	cmp	r3, #4
 8001e20:	d01d      	beq.n	8001e5e <HAL_RCC_OscConfig+0x5e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e22:	4ba7      	ldr	r3, [pc, #668]	; (80020c0 <HAL_RCC_OscConfig+0x2c0>)
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	f003 030c 	and.w	r3, r3, #12
 8001e2a:	2b08      	cmp	r3, #8
 8001e2c:	d012      	beq.n	8001e54 <HAL_RCC_OscConfig+0x54>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e2e:	6863      	ldr	r3, [r4, #4]
 8001e30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e34:	d041      	beq.n	8001eba <HAL_RCC_OscConfig+0xba>
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d155      	bne.n	8001ee6 <HAL_RCC_OscConfig+0xe6>
 8001e3a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001e3e:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001e48:	601a      	str	r2, [r3, #0]
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001e50:	601a      	str	r2, [r3, #0]
 8001e52:	e037      	b.n	8001ec4 <HAL_RCC_OscConfig+0xc4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e54:	4b9a      	ldr	r3, [pc, #616]	; (80020c0 <HAL_RCC_OscConfig+0x2c0>)
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001e5c:	d0e7      	beq.n	8001e2e <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e5e:	4b98      	ldr	r3, [pc, #608]	; (80020c0 <HAL_RCC_OscConfig+0x2c0>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001e66:	d003      	beq.n	8001e70 <HAL_RCC_OscConfig+0x70>
 8001e68:	6863      	ldr	r3, [r4, #4]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	f000 81ce 	beq.w	800220c <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e70:	6823      	ldr	r3, [r4, #0]
 8001e72:	f013 0f02 	tst.w	r3, #2
 8001e76:	d075      	beq.n	8001f64 <HAL_RCC_OscConfig+0x164>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e78:	4b91      	ldr	r3, [pc, #580]	; (80020c0 <HAL_RCC_OscConfig+0x2c0>)
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	f013 0f0c 	tst.w	r3, #12
 8001e80:	d05f      	beq.n	8001f42 <HAL_RCC_OscConfig+0x142>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e82:	4b8f      	ldr	r3, [pc, #572]	; (80020c0 <HAL_RCC_OscConfig+0x2c0>)
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	f003 030c 	and.w	r3, r3, #12
 8001e8a:	2b08      	cmp	r3, #8
 8001e8c:	d054      	beq.n	8001f38 <HAL_RCC_OscConfig+0x138>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e8e:	6923      	ldr	r3, [r4, #16]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	f000 8089 	beq.w	8001fa8 <HAL_RCC_OscConfig+0x1a8>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e96:	4b8b      	ldr	r3, [pc, #556]	; (80020c4 <HAL_RCC_OscConfig+0x2c4>)
 8001e98:	2201      	movs	r2, #1
 8001e9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e9c:	f7ff fc00 	bl	80016a0 <HAL_GetTick>
 8001ea0:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ea2:	4e87      	ldr	r6, [pc, #540]	; (80020c0 <HAL_RCC_OscConfig+0x2c0>)
 8001ea4:	6833      	ldr	r3, [r6, #0]
 8001ea6:	f013 0f02 	tst.w	r3, #2
 8001eaa:	d174      	bne.n	8001f96 <HAL_RCC_OscConfig+0x196>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001eac:	f7ff fbf8 	bl	80016a0 <HAL_GetTick>
 8001eb0:	1b40      	subs	r0, r0, r5
 8001eb2:	2802      	cmp	r0, #2
 8001eb4:	d9f6      	bls.n	8001ea4 <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_TIMEOUT;
 8001eb6:	2003      	movs	r0, #3
 8001eb8:	e1ad      	b.n	8002216 <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001eba:	4a81      	ldr	r2, [pc, #516]	; (80020c0 <HAL_RCC_OscConfig+0x2c0>)
 8001ebc:	6813      	ldr	r3, [r2, #0]
 8001ebe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ec2:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ec4:	6863      	ldr	r3, [r4, #4]
 8001ec6:	b343      	cbz	r3, 8001f1a <HAL_RCC_OscConfig+0x11a>
        tickstart = HAL_GetTick();
 8001ec8:	f7ff fbea 	bl	80016a0 <HAL_GetTick>
 8001ecc:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ece:	4e7c      	ldr	r6, [pc, #496]	; (80020c0 <HAL_RCC_OscConfig+0x2c0>)
 8001ed0:	6833      	ldr	r3, [r6, #0]
 8001ed2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001ed6:	d1cb      	bne.n	8001e70 <HAL_RCC_OscConfig+0x70>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ed8:	f7ff fbe2 	bl	80016a0 <HAL_GetTick>
 8001edc:	1b40      	subs	r0, r0, r5
 8001ede:	2864      	cmp	r0, #100	; 0x64
 8001ee0:	d9f6      	bls.n	8001ed0 <HAL_RCC_OscConfig+0xd0>
            return HAL_TIMEOUT;
 8001ee2:	2003      	movs	r0, #3
 8001ee4:	e197      	b.n	8002216 <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ee6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001eea:	d009      	beq.n	8001f00 <HAL_RCC_OscConfig+0x100>
 8001eec:	4b74      	ldr	r3, [pc, #464]	; (80020c0 <HAL_RCC_OscConfig+0x2c0>)
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001ef4:	601a      	str	r2, [r3, #0]
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001efc:	601a      	str	r2, [r3, #0]
 8001efe:	e7e1      	b.n	8001ec4 <HAL_RCC_OscConfig+0xc4>
 8001f00:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001f04:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8001f08:	681a      	ldr	r2, [r3, #0]
 8001f0a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001f0e:	601a      	str	r2, [r3, #0]
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001f16:	601a      	str	r2, [r3, #0]
 8001f18:	e7d4      	b.n	8001ec4 <HAL_RCC_OscConfig+0xc4>
        tickstart = HAL_GetTick();
 8001f1a:	f7ff fbc1 	bl	80016a0 <HAL_GetTick>
 8001f1e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f20:	4e67      	ldr	r6, [pc, #412]	; (80020c0 <HAL_RCC_OscConfig+0x2c0>)
 8001f22:	6833      	ldr	r3, [r6, #0]
 8001f24:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001f28:	d0a2      	beq.n	8001e70 <HAL_RCC_OscConfig+0x70>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f2a:	f7ff fbb9 	bl	80016a0 <HAL_GetTick>
 8001f2e:	1b40      	subs	r0, r0, r5
 8001f30:	2864      	cmp	r0, #100	; 0x64
 8001f32:	d9f6      	bls.n	8001f22 <HAL_RCC_OscConfig+0x122>
            return HAL_TIMEOUT;
 8001f34:	2003      	movs	r0, #3
 8001f36:	e16e      	b.n	8002216 <HAL_RCC_OscConfig+0x416>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f38:	4b61      	ldr	r3, [pc, #388]	; (80020c0 <HAL_RCC_OscConfig+0x2c0>)
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001f40:	d1a5      	bne.n	8001e8e <HAL_RCC_OscConfig+0x8e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f42:	4b5f      	ldr	r3, [pc, #380]	; (80020c0 <HAL_RCC_OscConfig+0x2c0>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f013 0f02 	tst.w	r3, #2
 8001f4a:	d003      	beq.n	8001f54 <HAL_RCC_OscConfig+0x154>
 8001f4c:	6923      	ldr	r3, [r4, #16]
 8001f4e:	2b01      	cmp	r3, #1
 8001f50:	f040 815e 	bne.w	8002210 <HAL_RCC_OscConfig+0x410>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f54:	4a5a      	ldr	r2, [pc, #360]	; (80020c0 <HAL_RCC_OscConfig+0x2c0>)
 8001f56:	6813      	ldr	r3, [r2, #0]
 8001f58:	6961      	ldr	r1, [r4, #20]
 8001f5a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001f5e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001f62:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f64:	6823      	ldr	r3, [r4, #0]
 8001f66:	f013 0f08 	tst.w	r3, #8
 8001f6a:	d03c      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f6c:	69a3      	ldr	r3, [r4, #24]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d04f      	beq.n	8002012 <HAL_RCC_OscConfig+0x212>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f72:	4b55      	ldr	r3, [pc, #340]	; (80020c8 <HAL_RCC_OscConfig+0x2c8>)
 8001f74:	2201      	movs	r2, #1
 8001f76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f78:	f7ff fb92 	bl	80016a0 <HAL_GetTick>
 8001f7c:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f7e:	4e50      	ldr	r6, [pc, #320]	; (80020c0 <HAL_RCC_OscConfig+0x2c0>)
 8001f80:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8001f82:	f013 0f02 	tst.w	r3, #2
 8001f86:	d121      	bne.n	8001fcc <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f88:	f7ff fb8a 	bl	80016a0 <HAL_GetTick>
 8001f8c:	1b40      	subs	r0, r0, r5
 8001f8e:	2802      	cmp	r0, #2
 8001f90:	d9f6      	bls.n	8001f80 <HAL_RCC_OscConfig+0x180>
        {
          return HAL_TIMEOUT;
 8001f92:	2003      	movs	r0, #3
 8001f94:	e13f      	b.n	8002216 <HAL_RCC_OscConfig+0x416>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f96:	4a4a      	ldr	r2, [pc, #296]	; (80020c0 <HAL_RCC_OscConfig+0x2c0>)
 8001f98:	6813      	ldr	r3, [r2, #0]
 8001f9a:	6961      	ldr	r1, [r4, #20]
 8001f9c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001fa0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001fa4:	6013      	str	r3, [r2, #0]
 8001fa6:	e7dd      	b.n	8001f64 <HAL_RCC_OscConfig+0x164>
        __HAL_RCC_HSI_DISABLE();
 8001fa8:	4b46      	ldr	r3, [pc, #280]	; (80020c4 <HAL_RCC_OscConfig+0x2c4>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001fae:	f7ff fb77 	bl	80016a0 <HAL_GetTick>
 8001fb2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fb4:	4e42      	ldr	r6, [pc, #264]	; (80020c0 <HAL_RCC_OscConfig+0x2c0>)
 8001fb6:	6833      	ldr	r3, [r6, #0]
 8001fb8:	f013 0f02 	tst.w	r3, #2
 8001fbc:	d0d2      	beq.n	8001f64 <HAL_RCC_OscConfig+0x164>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fbe:	f7ff fb6f 	bl	80016a0 <HAL_GetTick>
 8001fc2:	1b40      	subs	r0, r0, r5
 8001fc4:	2802      	cmp	r0, #2
 8001fc6:	d9f6      	bls.n	8001fb6 <HAL_RCC_OscConfig+0x1b6>
            return HAL_TIMEOUT;
 8001fc8:	2003      	movs	r0, #3
 8001fca:	e124      	b.n	8002216 <HAL_RCC_OscConfig+0x416>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001fcc:	4b3f      	ldr	r3, [pc, #252]	; (80020cc <HAL_RCC_OscConfig+0x2cc>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a3f      	ldr	r2, [pc, #252]	; (80020d0 <HAL_RCC_OscConfig+0x2d0>)
 8001fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8001fd6:	0a5b      	lsrs	r3, r3, #9
 8001fd8:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8001fda:	bf00      	nop
  }
  while (Delay --);
 8001fdc:	9b01      	ldr	r3, [sp, #4]
 8001fde:	1e5a      	subs	r2, r3, #1
 8001fe0:	9201      	str	r2, [sp, #4]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d1f9      	bne.n	8001fda <HAL_RCC_OscConfig+0x1da>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fe6:	6823      	ldr	r3, [r4, #0]
 8001fe8:	f013 0f04 	tst.w	r3, #4
 8001fec:	f000 809c 	beq.w	8002128 <HAL_RCC_OscConfig+0x328>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ff0:	4b33      	ldr	r3, [pc, #204]	; (80020c0 <HAL_RCC_OscConfig+0x2c0>)
 8001ff2:	69db      	ldr	r3, [r3, #28]
 8001ff4:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001ff8:	d11d      	bne.n	8002036 <HAL_RCC_OscConfig+0x236>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ffa:	4b31      	ldr	r3, [pc, #196]	; (80020c0 <HAL_RCC_OscConfig+0x2c0>)
 8001ffc:	69da      	ldr	r2, [r3, #28]
 8001ffe:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002002:	61da      	str	r2, [r3, #28]
 8002004:	69db      	ldr	r3, [r3, #28]
 8002006:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800200a:	9300      	str	r3, [sp, #0]
 800200c:	9b00      	ldr	r3, [sp, #0]
      pwrclkchanged = SET;
 800200e:	2501      	movs	r5, #1
 8002010:	e012      	b.n	8002038 <HAL_RCC_OscConfig+0x238>
      __HAL_RCC_LSI_DISABLE();
 8002012:	4b2d      	ldr	r3, [pc, #180]	; (80020c8 <HAL_RCC_OscConfig+0x2c8>)
 8002014:	2200      	movs	r2, #0
 8002016:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002018:	f7ff fb42 	bl	80016a0 <HAL_GetTick>
 800201c:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800201e:	4e28      	ldr	r6, [pc, #160]	; (80020c0 <HAL_RCC_OscConfig+0x2c0>)
 8002020:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8002022:	f013 0f02 	tst.w	r3, #2
 8002026:	d0de      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002028:	f7ff fb3a 	bl	80016a0 <HAL_GetTick>
 800202c:	1b40      	subs	r0, r0, r5
 800202e:	2802      	cmp	r0, #2
 8002030:	d9f6      	bls.n	8002020 <HAL_RCC_OscConfig+0x220>
          return HAL_TIMEOUT;
 8002032:	2003      	movs	r0, #3
 8002034:	e0ef      	b.n	8002216 <HAL_RCC_OscConfig+0x416>
    FlagStatus       pwrclkchanged = RESET;
 8002036:	2500      	movs	r5, #0
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002038:	4b26      	ldr	r3, [pc, #152]	; (80020d4 <HAL_RCC_OscConfig+0x2d4>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002040:	d011      	beq.n	8002066 <HAL_RCC_OscConfig+0x266>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002042:	68e3      	ldr	r3, [r4, #12]
 8002044:	2b01      	cmp	r3, #1
 8002046:	d022      	beq.n	800208e <HAL_RCC_OscConfig+0x28e>
 8002048:	2b00      	cmp	r3, #0
 800204a:	d145      	bne.n	80020d8 <HAL_RCC_OscConfig+0x2d8>
 800204c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002050:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002054:	6a1a      	ldr	r2, [r3, #32]
 8002056:	f022 0201 	bic.w	r2, r2, #1
 800205a:	621a      	str	r2, [r3, #32]
 800205c:	6a1a      	ldr	r2, [r3, #32]
 800205e:	f022 0204 	bic.w	r2, r2, #4
 8002062:	621a      	str	r2, [r3, #32]
 8002064:	e018      	b.n	8002098 <HAL_RCC_OscConfig+0x298>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002066:	4a1b      	ldr	r2, [pc, #108]	; (80020d4 <HAL_RCC_OscConfig+0x2d4>)
 8002068:	6813      	ldr	r3, [r2, #0]
 800206a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800206e:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002070:	f7ff fb16 	bl	80016a0 <HAL_GetTick>
 8002074:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002076:	4f17      	ldr	r7, [pc, #92]	; (80020d4 <HAL_RCC_OscConfig+0x2d4>)
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	f413 7f80 	tst.w	r3, #256	; 0x100
 800207e:	d1e0      	bne.n	8002042 <HAL_RCC_OscConfig+0x242>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002080:	f7ff fb0e 	bl	80016a0 <HAL_GetTick>
 8002084:	1b80      	subs	r0, r0, r6
 8002086:	2864      	cmp	r0, #100	; 0x64
 8002088:	d9f6      	bls.n	8002078 <HAL_RCC_OscConfig+0x278>
          return HAL_TIMEOUT;
 800208a:	2003      	movs	r0, #3
 800208c:	e0c3      	b.n	8002216 <HAL_RCC_OscConfig+0x416>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800208e:	4a0c      	ldr	r2, [pc, #48]	; (80020c0 <HAL_RCC_OscConfig+0x2c0>)
 8002090:	6a13      	ldr	r3, [r2, #32]
 8002092:	f043 0301 	orr.w	r3, r3, #1
 8002096:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002098:	68e3      	ldr	r3, [r4, #12]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d032      	beq.n	8002104 <HAL_RCC_OscConfig+0x304>
      tickstart = HAL_GetTick();
 800209e:	f7ff faff 	bl	80016a0 <HAL_GetTick>
 80020a2:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020a4:	4f06      	ldr	r7, [pc, #24]	; (80020c0 <HAL_RCC_OscConfig+0x2c0>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020a6:	f241 3888 	movw	r8, #5000	; 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020aa:	6a3b      	ldr	r3, [r7, #32]
 80020ac:	f013 0f02 	tst.w	r3, #2
 80020b0:	d139      	bne.n	8002126 <HAL_RCC_OscConfig+0x326>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020b2:	f7ff faf5 	bl	80016a0 <HAL_GetTick>
 80020b6:	1b80      	subs	r0, r0, r6
 80020b8:	4540      	cmp	r0, r8
 80020ba:	d9f6      	bls.n	80020aa <HAL_RCC_OscConfig+0x2aa>
          return HAL_TIMEOUT;
 80020bc:	2003      	movs	r0, #3
 80020be:	e0aa      	b.n	8002216 <HAL_RCC_OscConfig+0x416>
 80020c0:	40021000 	.word	0x40021000
 80020c4:	42420000 	.word	0x42420000
 80020c8:	42420480 	.word	0x42420480
 80020cc:	20000000 	.word	0x20000000
 80020d0:	10624dd3 	.word	0x10624dd3
 80020d4:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020d8:	2b05      	cmp	r3, #5
 80020da:	d009      	beq.n	80020f0 <HAL_RCC_OscConfig+0x2f0>
 80020dc:	4b51      	ldr	r3, [pc, #324]	; (8002224 <HAL_RCC_OscConfig+0x424>)
 80020de:	6a1a      	ldr	r2, [r3, #32]
 80020e0:	f022 0201 	bic.w	r2, r2, #1
 80020e4:	621a      	str	r2, [r3, #32]
 80020e6:	6a1a      	ldr	r2, [r3, #32]
 80020e8:	f022 0204 	bic.w	r2, r2, #4
 80020ec:	621a      	str	r2, [r3, #32]
 80020ee:	e7d3      	b.n	8002098 <HAL_RCC_OscConfig+0x298>
 80020f0:	4b4c      	ldr	r3, [pc, #304]	; (8002224 <HAL_RCC_OscConfig+0x424>)
 80020f2:	6a1a      	ldr	r2, [r3, #32]
 80020f4:	f042 0204 	orr.w	r2, r2, #4
 80020f8:	621a      	str	r2, [r3, #32]
 80020fa:	6a1a      	ldr	r2, [r3, #32]
 80020fc:	f042 0201 	orr.w	r2, r2, #1
 8002100:	621a      	str	r2, [r3, #32]
 8002102:	e7c9      	b.n	8002098 <HAL_RCC_OscConfig+0x298>
      tickstart = HAL_GetTick();
 8002104:	f7ff facc 	bl	80016a0 <HAL_GetTick>
 8002108:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800210a:	4f46      	ldr	r7, [pc, #280]	; (8002224 <HAL_RCC_OscConfig+0x424>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800210c:	f241 3888 	movw	r8, #5000	; 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002110:	6a3b      	ldr	r3, [r7, #32]
 8002112:	f013 0f02 	tst.w	r3, #2
 8002116:	d006      	beq.n	8002126 <HAL_RCC_OscConfig+0x326>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002118:	f7ff fac2 	bl	80016a0 <HAL_GetTick>
 800211c:	1b80      	subs	r0, r0, r6
 800211e:	4540      	cmp	r0, r8
 8002120:	d9f6      	bls.n	8002110 <HAL_RCC_OscConfig+0x310>
          return HAL_TIMEOUT;
 8002122:	2003      	movs	r0, #3
 8002124:	e077      	b.n	8002216 <HAL_RCC_OscConfig+0x416>
    if (pwrclkchanged == SET)
 8002126:	b9e5      	cbnz	r5, 8002162 <HAL_RCC_OscConfig+0x362>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002128:	69e3      	ldr	r3, [r4, #28]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d072      	beq.n	8002214 <HAL_RCC_OscConfig+0x414>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800212e:	4a3d      	ldr	r2, [pc, #244]	; (8002224 <HAL_RCC_OscConfig+0x424>)
 8002130:	6852      	ldr	r2, [r2, #4]
 8002132:	f002 020c 	and.w	r2, r2, #12
 8002136:	2a08      	cmp	r2, #8
 8002138:	d056      	beq.n	80021e8 <HAL_RCC_OscConfig+0x3e8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800213a:	2b02      	cmp	r3, #2
 800213c:	d017      	beq.n	800216e <HAL_RCC_OscConfig+0x36e>
        __HAL_RCC_PLL_DISABLE();
 800213e:	4b3a      	ldr	r3, [pc, #232]	; (8002228 <HAL_RCC_OscConfig+0x428>)
 8002140:	2200      	movs	r2, #0
 8002142:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002144:	f7ff faac 	bl	80016a0 <HAL_GetTick>
 8002148:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800214a:	4d36      	ldr	r5, [pc, #216]	; (8002224 <HAL_RCC_OscConfig+0x424>)
 800214c:	682b      	ldr	r3, [r5, #0]
 800214e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002152:	d047      	beq.n	80021e4 <HAL_RCC_OscConfig+0x3e4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002154:	f7ff faa4 	bl	80016a0 <HAL_GetTick>
 8002158:	1b00      	subs	r0, r0, r4
 800215a:	2802      	cmp	r0, #2
 800215c:	d9f6      	bls.n	800214c <HAL_RCC_OscConfig+0x34c>
            return HAL_TIMEOUT;
 800215e:	2003      	movs	r0, #3
 8002160:	e059      	b.n	8002216 <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002162:	4a30      	ldr	r2, [pc, #192]	; (8002224 <HAL_RCC_OscConfig+0x424>)
 8002164:	69d3      	ldr	r3, [r2, #28]
 8002166:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800216a:	61d3      	str	r3, [r2, #28]
 800216c:	e7dc      	b.n	8002128 <HAL_RCC_OscConfig+0x328>
        __HAL_RCC_PLL_DISABLE();
 800216e:	4b2e      	ldr	r3, [pc, #184]	; (8002228 <HAL_RCC_OscConfig+0x428>)
 8002170:	2200      	movs	r2, #0
 8002172:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002174:	f7ff fa94 	bl	80016a0 <HAL_GetTick>
 8002178:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800217a:	4e2a      	ldr	r6, [pc, #168]	; (8002224 <HAL_RCC_OscConfig+0x424>)
 800217c:	6833      	ldr	r3, [r6, #0]
 800217e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002182:	d006      	beq.n	8002192 <HAL_RCC_OscConfig+0x392>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002184:	f7ff fa8c 	bl	80016a0 <HAL_GetTick>
 8002188:	1b40      	subs	r0, r0, r5
 800218a:	2802      	cmp	r0, #2
 800218c:	d9f6      	bls.n	800217c <HAL_RCC_OscConfig+0x37c>
            return HAL_TIMEOUT;
 800218e:	2003      	movs	r0, #3
 8002190:	e041      	b.n	8002216 <HAL_RCC_OscConfig+0x416>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002192:	6a23      	ldr	r3, [r4, #32]
 8002194:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002198:	d01a      	beq.n	80021d0 <HAL_RCC_OscConfig+0x3d0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800219a:	4922      	ldr	r1, [pc, #136]	; (8002224 <HAL_RCC_OscConfig+0x424>)
 800219c:	684a      	ldr	r2, [r1, #4]
 800219e:	6a23      	ldr	r3, [r4, #32]
 80021a0:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80021a2:	4303      	orrs	r3, r0
 80021a4:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80021a8:	4313      	orrs	r3, r2
 80021aa:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 80021ac:	4b1e      	ldr	r3, [pc, #120]	; (8002228 <HAL_RCC_OscConfig+0x428>)
 80021ae:	2201      	movs	r2, #1
 80021b0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80021b2:	f7ff fa75 	bl	80016a0 <HAL_GetTick>
 80021b6:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021b8:	4d1a      	ldr	r5, [pc, #104]	; (8002224 <HAL_RCC_OscConfig+0x424>)
 80021ba:	682b      	ldr	r3, [r5, #0]
 80021bc:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80021c0:	d10e      	bne.n	80021e0 <HAL_RCC_OscConfig+0x3e0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021c2:	f7ff fa6d 	bl	80016a0 <HAL_GetTick>
 80021c6:	1b00      	subs	r0, r0, r4
 80021c8:	2802      	cmp	r0, #2
 80021ca:	d9f6      	bls.n	80021ba <HAL_RCC_OscConfig+0x3ba>
            return HAL_TIMEOUT;
 80021cc:	2003      	movs	r0, #3
 80021ce:	e022      	b.n	8002216 <HAL_RCC_OscConfig+0x416>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80021d0:	4a14      	ldr	r2, [pc, #80]	; (8002224 <HAL_RCC_OscConfig+0x424>)
 80021d2:	6853      	ldr	r3, [r2, #4]
 80021d4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80021d8:	68a1      	ldr	r1, [r4, #8]
 80021da:	430b      	orrs	r3, r1
 80021dc:	6053      	str	r3, [r2, #4]
 80021de:	e7dc      	b.n	800219a <HAL_RCC_OscConfig+0x39a>
  return HAL_OK;
 80021e0:	2000      	movs	r0, #0
 80021e2:	e018      	b.n	8002216 <HAL_RCC_OscConfig+0x416>
 80021e4:	2000      	movs	r0, #0
 80021e6:	e016      	b.n	8002216 <HAL_RCC_OscConfig+0x416>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d017      	beq.n	800221c <HAL_RCC_OscConfig+0x41c>
        pll_config = RCC->CFGR;
 80021ec:	4b0d      	ldr	r3, [pc, #52]	; (8002224 <HAL_RCC_OscConfig+0x424>)
 80021ee:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021f0:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 80021f4:	6a22      	ldr	r2, [r4, #32]
 80021f6:	4291      	cmp	r1, r2
 80021f8:	d112      	bne.n	8002220 <HAL_RCC_OscConfig+0x420>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80021fa:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021fe:	6a60      	ldr	r0, [r4, #36]	; 0x24
        return HAL_ERROR;
 8002200:	1a18      	subs	r0, r3, r0
 8002202:	bf18      	it	ne
 8002204:	2001      	movne	r0, #1
 8002206:	e006      	b.n	8002216 <HAL_RCC_OscConfig+0x416>
    return HAL_ERROR;
 8002208:	2001      	movs	r0, #1
}
 800220a:	4770      	bx	lr
        return HAL_ERROR;
 800220c:	2001      	movs	r0, #1
 800220e:	e002      	b.n	8002216 <HAL_RCC_OscConfig+0x416>
        return HAL_ERROR;
 8002210:	2001      	movs	r0, #1
 8002212:	e000      	b.n	8002216 <HAL_RCC_OscConfig+0x416>
  return HAL_OK;
 8002214:	2000      	movs	r0, #0
}
 8002216:	b002      	add	sp, #8
 8002218:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return HAL_ERROR;
 800221c:	2001      	movs	r0, #1
 800221e:	e7fa      	b.n	8002216 <HAL_RCC_OscConfig+0x416>
          return HAL_ERROR;
 8002220:	2001      	movs	r0, #1
 8002222:	e7f8      	b.n	8002216 <HAL_RCC_OscConfig+0x416>
 8002224:	40021000 	.word	0x40021000
 8002228:	42420060 	.word	0x42420060

0800222c <HAL_RCC_GetSysClockFreq>:
{
 800222c:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800222e:	4b16      	ldr	r3, [pc, #88]	; (8002288 <HAL_RCC_GetSysClockFreq+0x5c>)
 8002230:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002232:	f10d 0c18 	add.w	ip, sp, #24
 8002236:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800223a:	f240 2301 	movw	r3, #513	; 0x201
 800223e:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 8002242:	4b12      	ldr	r3, [pc, #72]	; (800228c <HAL_RCC_GetSysClockFreq+0x60>)
 8002244:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8002246:	f003 020c 	and.w	r2, r3, #12
 800224a:	2a08      	cmp	r2, #8
 800224c:	d002      	beq.n	8002254 <HAL_RCC_GetSysClockFreq+0x28>
      sysclockfreq = HSE_VALUE;
 800224e:	4810      	ldr	r0, [pc, #64]	; (8002290 <HAL_RCC_GetSysClockFreq+0x64>)
}
 8002250:	b006      	add	sp, #24
 8002252:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002254:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8002258:	4462      	add	r2, ip
 800225a:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800225e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002262:	d00c      	beq.n	800227e <HAL_RCC_GetSysClockFreq+0x52>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002264:	4b09      	ldr	r3, [pc, #36]	; (800228c <HAL_RCC_GetSysClockFreq+0x60>)
 8002266:	685b      	ldr	r3, [r3, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002268:	4809      	ldr	r0, [pc, #36]	; (8002290 <HAL_RCC_GetSysClockFreq+0x64>)
 800226a:	fb00 f002 	mul.w	r0, r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800226e:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8002272:	4463      	add	r3, ip
 8002274:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002278:	fbb0 f0f3 	udiv	r0, r0, r3
 800227c:	e7e8      	b.n	8002250 <HAL_RCC_GetSysClockFreq+0x24>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800227e:	4805      	ldr	r0, [pc, #20]	; (8002294 <HAL_RCC_GetSysClockFreq+0x68>)
 8002280:	fb00 f002 	mul.w	r0, r0, r2
 8002284:	e7e4      	b.n	8002250 <HAL_RCC_GetSysClockFreq+0x24>
 8002286:	bf00      	nop
 8002288:	08005f18 	.word	0x08005f18
 800228c:	40021000 	.word	0x40021000
 8002290:	007a1200 	.word	0x007a1200
 8002294:	003d0900 	.word	0x003d0900

08002298 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8002298:	2800      	cmp	r0, #0
 800229a:	f000 80a2 	beq.w	80023e2 <HAL_RCC_ClockConfig+0x14a>
{
 800229e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80022a2:	460d      	mov	r5, r1
 80022a4:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022a6:	4b53      	ldr	r3, [pc, #332]	; (80023f4 <HAL_RCC_ClockConfig+0x15c>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f003 0307 	and.w	r3, r3, #7
 80022ae:	428b      	cmp	r3, r1
 80022b0:	d20b      	bcs.n	80022ca <HAL_RCC_ClockConfig+0x32>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022b2:	4a50      	ldr	r2, [pc, #320]	; (80023f4 <HAL_RCC_ClockConfig+0x15c>)
 80022b4:	6813      	ldr	r3, [r2, #0]
 80022b6:	f023 0307 	bic.w	r3, r3, #7
 80022ba:	430b      	orrs	r3, r1
 80022bc:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022be:	6813      	ldr	r3, [r2, #0]
 80022c0:	f003 0307 	and.w	r3, r3, #7
 80022c4:	428b      	cmp	r3, r1
 80022c6:	f040 808e 	bne.w	80023e6 <HAL_RCC_ClockConfig+0x14e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022ca:	6823      	ldr	r3, [r4, #0]
 80022cc:	f013 0f02 	tst.w	r3, #2
 80022d0:	d017      	beq.n	8002302 <HAL_RCC_ClockConfig+0x6a>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022d2:	f013 0f04 	tst.w	r3, #4
 80022d6:	d004      	beq.n	80022e2 <HAL_RCC_ClockConfig+0x4a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80022d8:	4a47      	ldr	r2, [pc, #284]	; (80023f8 <HAL_RCC_ClockConfig+0x160>)
 80022da:	6853      	ldr	r3, [r2, #4]
 80022dc:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80022e0:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022e2:	6823      	ldr	r3, [r4, #0]
 80022e4:	f013 0f08 	tst.w	r3, #8
 80022e8:	d004      	beq.n	80022f4 <HAL_RCC_ClockConfig+0x5c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80022ea:	4a43      	ldr	r2, [pc, #268]	; (80023f8 <HAL_RCC_ClockConfig+0x160>)
 80022ec:	6853      	ldr	r3, [r2, #4]
 80022ee:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80022f2:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022f4:	4a40      	ldr	r2, [pc, #256]	; (80023f8 <HAL_RCC_ClockConfig+0x160>)
 80022f6:	6853      	ldr	r3, [r2, #4]
 80022f8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80022fc:	68a1      	ldr	r1, [r4, #8]
 80022fe:	430b      	orrs	r3, r1
 8002300:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002302:	6823      	ldr	r3, [r4, #0]
 8002304:	f013 0f01 	tst.w	r3, #1
 8002308:	d031      	beq.n	800236e <HAL_RCC_ClockConfig+0xd6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800230a:	6862      	ldr	r2, [r4, #4]
 800230c:	2a01      	cmp	r2, #1
 800230e:	d020      	beq.n	8002352 <HAL_RCC_ClockConfig+0xba>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002310:	2a02      	cmp	r2, #2
 8002312:	d025      	beq.n	8002360 <HAL_RCC_ClockConfig+0xc8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002314:	4b38      	ldr	r3, [pc, #224]	; (80023f8 <HAL_RCC_ClockConfig+0x160>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f013 0f02 	tst.w	r3, #2
 800231c:	d065      	beq.n	80023ea <HAL_RCC_ClockConfig+0x152>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800231e:	4936      	ldr	r1, [pc, #216]	; (80023f8 <HAL_RCC_ClockConfig+0x160>)
 8002320:	684b      	ldr	r3, [r1, #4]
 8002322:	f023 0303 	bic.w	r3, r3, #3
 8002326:	4313      	orrs	r3, r2
 8002328:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 800232a:	f7ff f9b9 	bl	80016a0 <HAL_GetTick>
 800232e:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002330:	4f31      	ldr	r7, [pc, #196]	; (80023f8 <HAL_RCC_ClockConfig+0x160>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002332:	f241 3888 	movw	r8, #5000	; 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	f003 030c 	and.w	r3, r3, #12
 800233c:	6862      	ldr	r2, [r4, #4]
 800233e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002342:	d014      	beq.n	800236e <HAL_RCC_ClockConfig+0xd6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002344:	f7ff f9ac 	bl	80016a0 <HAL_GetTick>
 8002348:	1b80      	subs	r0, r0, r6
 800234a:	4540      	cmp	r0, r8
 800234c:	d9f3      	bls.n	8002336 <HAL_RCC_ClockConfig+0x9e>
        return HAL_TIMEOUT;
 800234e:	2003      	movs	r0, #3
 8002350:	e045      	b.n	80023de <HAL_RCC_ClockConfig+0x146>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002352:	4b29      	ldr	r3, [pc, #164]	; (80023f8 <HAL_RCC_ClockConfig+0x160>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800235a:	d1e0      	bne.n	800231e <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 800235c:	2001      	movs	r0, #1
 800235e:	e03e      	b.n	80023de <HAL_RCC_ClockConfig+0x146>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002360:	4b25      	ldr	r3, [pc, #148]	; (80023f8 <HAL_RCC_ClockConfig+0x160>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002368:	d1d9      	bne.n	800231e <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 800236a:	2001      	movs	r0, #1
 800236c:	e037      	b.n	80023de <HAL_RCC_ClockConfig+0x146>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800236e:	4b21      	ldr	r3, [pc, #132]	; (80023f4 <HAL_RCC_ClockConfig+0x15c>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 0307 	and.w	r3, r3, #7
 8002376:	42ab      	cmp	r3, r5
 8002378:	d90a      	bls.n	8002390 <HAL_RCC_ClockConfig+0xf8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800237a:	4a1e      	ldr	r2, [pc, #120]	; (80023f4 <HAL_RCC_ClockConfig+0x15c>)
 800237c:	6813      	ldr	r3, [r2, #0]
 800237e:	f023 0307 	bic.w	r3, r3, #7
 8002382:	432b      	orrs	r3, r5
 8002384:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002386:	6813      	ldr	r3, [r2, #0]
 8002388:	f003 0307 	and.w	r3, r3, #7
 800238c:	42ab      	cmp	r3, r5
 800238e:	d12e      	bne.n	80023ee <HAL_RCC_ClockConfig+0x156>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002390:	6823      	ldr	r3, [r4, #0]
 8002392:	f013 0f04 	tst.w	r3, #4
 8002396:	d006      	beq.n	80023a6 <HAL_RCC_ClockConfig+0x10e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002398:	4a17      	ldr	r2, [pc, #92]	; (80023f8 <HAL_RCC_ClockConfig+0x160>)
 800239a:	6853      	ldr	r3, [r2, #4]
 800239c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80023a0:	68e1      	ldr	r1, [r4, #12]
 80023a2:	430b      	orrs	r3, r1
 80023a4:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023a6:	6823      	ldr	r3, [r4, #0]
 80023a8:	f013 0f08 	tst.w	r3, #8
 80023ac:	d007      	beq.n	80023be <HAL_RCC_ClockConfig+0x126>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80023ae:	4a12      	ldr	r2, [pc, #72]	; (80023f8 <HAL_RCC_ClockConfig+0x160>)
 80023b0:	6853      	ldr	r3, [r2, #4]
 80023b2:	6921      	ldr	r1, [r4, #16]
 80023b4:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80023b8:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80023bc:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80023be:	f7ff ff35 	bl	800222c <HAL_RCC_GetSysClockFreq>
 80023c2:	4b0d      	ldr	r3, [pc, #52]	; (80023f8 <HAL_RCC_ClockConfig+0x160>)
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80023ca:	4a0c      	ldr	r2, [pc, #48]	; (80023fc <HAL_RCC_ClockConfig+0x164>)
 80023cc:	5cd3      	ldrb	r3, [r2, r3]
 80023ce:	40d8      	lsrs	r0, r3
 80023d0:	4b0b      	ldr	r3, [pc, #44]	; (8002400 <HAL_RCC_ClockConfig+0x168>)
 80023d2:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80023d4:	4b0b      	ldr	r3, [pc, #44]	; (8002404 <HAL_RCC_ClockConfig+0x16c>)
 80023d6:	6818      	ldr	r0, [r3, #0]
 80023d8:	f7ff f91e 	bl	8001618 <HAL_InitTick>
  return HAL_OK;
 80023dc:	2000      	movs	r0, #0
}
 80023de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 80023e2:	2001      	movs	r0, #1
}
 80023e4:	4770      	bx	lr
    return HAL_ERROR;
 80023e6:	2001      	movs	r0, #1
 80023e8:	e7f9      	b.n	80023de <HAL_RCC_ClockConfig+0x146>
        return HAL_ERROR;
 80023ea:	2001      	movs	r0, #1
 80023ec:	e7f7      	b.n	80023de <HAL_RCC_ClockConfig+0x146>
    return HAL_ERROR;
 80023ee:	2001      	movs	r0, #1
 80023f0:	e7f5      	b.n	80023de <HAL_RCC_ClockConfig+0x146>
 80023f2:	bf00      	nop
 80023f4:	40022000 	.word	0x40022000
 80023f8:	40021000 	.word	0x40021000
 80023fc:	08005f08 	.word	0x08005f08
 8002400:	20000000 	.word	0x20000000
 8002404:	20000008 	.word	0x20000008

08002408 <HAL_RCC_GetHCLKFreq>:
}
 8002408:	4b01      	ldr	r3, [pc, #4]	; (8002410 <HAL_RCC_GetHCLKFreq+0x8>)
 800240a:	6818      	ldr	r0, [r3, #0]
 800240c:	4770      	bx	lr
 800240e:	bf00      	nop
 8002410:	20000000 	.word	0x20000000

08002414 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002414:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002418:	b082      	sub	sp, #8
 800241a:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800241c:	6803      	ldr	r3, [r0, #0]
 800241e:	f013 0f01 	tst.w	r3, #1
 8002422:	d034      	beq.n	800248e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002424:	4b3e      	ldr	r3, [pc, #248]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8002426:	69db      	ldr	r3, [r3, #28]
 8002428:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800242c:	d147      	bne.n	80024be <HAL_RCCEx_PeriphCLKConfig+0xaa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800242e:	4b3c      	ldr	r3, [pc, #240]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8002430:	69da      	ldr	r2, [r3, #28]
 8002432:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002436:	61da      	str	r2, [r3, #28]
 8002438:	69db      	ldr	r3, [r3, #28]
 800243a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800243e:	9301      	str	r3, [sp, #4]
 8002440:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002442:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002444:	4b37      	ldr	r3, [pc, #220]	; (8002524 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f413 7f80 	tst.w	r3, #256	; 0x100
 800244c:	d039      	beq.n	80024c2 <HAL_RCCEx_PeriphCLKConfig+0xae>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800244e:	4b34      	ldr	r3, [pc, #208]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8002450:	6a1b      	ldr	r3, [r3, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002452:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002456:	d011      	beq.n	800247c <HAL_RCCEx_PeriphCLKConfig+0x68>
 8002458:	6862      	ldr	r2, [r4, #4]
 800245a:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800245e:	429a      	cmp	r2, r3
 8002460:	d00c      	beq.n	800247c <HAL_RCCEx_PeriphCLKConfig+0x68>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002462:	4a2f      	ldr	r2, [pc, #188]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8002464:	6a13      	ldr	r3, [r2, #32]
 8002466:	f423 7040 	bic.w	r0, r3, #768	; 0x300
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800246a:	492f      	ldr	r1, [pc, #188]	; (8002528 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 800246c:	2601      	movs	r6, #1
 800246e:	600e      	str	r6, [r1, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002470:	2600      	movs	r6, #0
 8002472:	600e      	str	r6, [r1, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002474:	6210      	str	r0, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002476:	f013 0f01 	tst.w	r3, #1
 800247a:	d136      	bne.n	80024ea <HAL_RCCEx_PeriphCLKConfig+0xd6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800247c:	4a28      	ldr	r2, [pc, #160]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 800247e:	6a13      	ldr	r3, [r2, #32]
 8002480:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002484:	6861      	ldr	r1, [r4, #4]
 8002486:	430b      	orrs	r3, r1
 8002488:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800248a:	2d00      	cmp	r5, #0
 800248c:	d13e      	bne.n	800250c <HAL_RCCEx_PeriphCLKConfig+0xf8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800248e:	6823      	ldr	r3, [r4, #0]
 8002490:	f013 0f02 	tst.w	r3, #2
 8002494:	d006      	beq.n	80024a4 <HAL_RCCEx_PeriphCLKConfig+0x90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002496:	4a22      	ldr	r2, [pc, #136]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8002498:	6853      	ldr	r3, [r2, #4]
 800249a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800249e:	68a1      	ldr	r1, [r4, #8]
 80024a0:	430b      	orrs	r3, r1
 80024a2:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80024a4:	6823      	ldr	r3, [r4, #0]
 80024a6:	f013 0f10 	tst.w	r3, #16
 80024aa:	d034      	beq.n	8002516 <HAL_RCCEx_PeriphCLKConfig+0x102>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80024ac:	4a1c      	ldr	r2, [pc, #112]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80024ae:	6853      	ldr	r3, [r2, #4]
 80024b0:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80024b4:	68e1      	ldr	r1, [r4, #12]
 80024b6:	430b      	orrs	r3, r1
 80024b8:	6053      	str	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80024ba:	2000      	movs	r0, #0
 80024bc:	e02c      	b.n	8002518 <HAL_RCCEx_PeriphCLKConfig+0x104>
    FlagStatus pwrclkchanged = RESET;
 80024be:	2500      	movs	r5, #0
 80024c0:	e7c0      	b.n	8002444 <HAL_RCCEx_PeriphCLKConfig+0x30>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024c2:	4a18      	ldr	r2, [pc, #96]	; (8002524 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 80024c4:	6813      	ldr	r3, [r2, #0]
 80024c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024ca:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80024cc:	f7ff f8e8 	bl	80016a0 <HAL_GetTick>
 80024d0:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024d2:	4f14      	ldr	r7, [pc, #80]	; (8002524 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	f413 7f80 	tst.w	r3, #256	; 0x100
 80024da:	d1b8      	bne.n	800244e <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024dc:	f7ff f8e0 	bl	80016a0 <HAL_GetTick>
 80024e0:	1b80      	subs	r0, r0, r6
 80024e2:	2864      	cmp	r0, #100	; 0x64
 80024e4:	d9f6      	bls.n	80024d4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
          return HAL_TIMEOUT;
 80024e6:	2003      	movs	r0, #3
 80024e8:	e016      	b.n	8002518 <HAL_RCCEx_PeriphCLKConfig+0x104>
        tickstart = HAL_GetTick();
 80024ea:	f7ff f8d9 	bl	80016a0 <HAL_GetTick>
 80024ee:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024f0:	4f0b      	ldr	r7, [pc, #44]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024f2:	f241 3888 	movw	r8, #5000	; 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024f6:	6a3b      	ldr	r3, [r7, #32]
 80024f8:	f013 0f02 	tst.w	r3, #2
 80024fc:	d1be      	bne.n	800247c <HAL_RCCEx_PeriphCLKConfig+0x68>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024fe:	f7ff f8cf 	bl	80016a0 <HAL_GetTick>
 8002502:	1b80      	subs	r0, r0, r6
 8002504:	4540      	cmp	r0, r8
 8002506:	d9f6      	bls.n	80024f6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
            return HAL_TIMEOUT;
 8002508:	2003      	movs	r0, #3
 800250a:	e005      	b.n	8002518 <HAL_RCCEx_PeriphCLKConfig+0x104>
      __HAL_RCC_PWR_CLK_DISABLE();
 800250c:	69d3      	ldr	r3, [r2, #28]
 800250e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002512:	61d3      	str	r3, [r2, #28]
 8002514:	e7bb      	b.n	800248e <HAL_RCCEx_PeriphCLKConfig+0x7a>
  return HAL_OK;
 8002516:	2000      	movs	r0, #0
}
 8002518:	b002      	add	sp, #8
 800251a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800251e:	bf00      	nop
 8002520:	40021000 	.word	0x40021000
 8002524:	40007000 	.word	0x40007000
 8002528:	42420440 	.word	0x42420440

0800252c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800252c:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800252e:	6a03      	ldr	r3, [r0, #32]
 8002530:	f023 0301 	bic.w	r3, r3, #1
 8002534:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002536:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002538:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800253a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800253c:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002540:	680d      	ldr	r5, [r1, #0]
 8002542:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002544:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002548:	688d      	ldr	r5, [r1, #8]
 800254a:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800254c:	4d0b      	ldr	r5, [pc, #44]	; (800257c <TIM_OC1_SetConfig+0x50>)
 800254e:	42a8      	cmp	r0, r5
 8002550:	d006      	beq.n	8002560 <TIM_OC1_SetConfig+0x34>
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002552:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002554:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002556:	684a      	ldr	r2, [r1, #4]
 8002558:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800255a:	6203      	str	r3, [r0, #32]
}
 800255c:	bc70      	pop	{r4, r5, r6}
 800255e:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC1NP;
 8002560:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8002564:	68cd      	ldr	r5, [r1, #12]
 8002566:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8002568:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800256c:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8002570:	694d      	ldr	r5, [r1, #20]
 8002572:	698e      	ldr	r6, [r1, #24]
 8002574:	4335      	orrs	r5, r6
 8002576:	432c      	orrs	r4, r5
 8002578:	e7eb      	b.n	8002552 <TIM_OC1_SetConfig+0x26>
 800257a:	bf00      	nop
 800257c:	40012c00 	.word	0x40012c00

08002580 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002580:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002582:	6a03      	ldr	r3, [r0, #32]
 8002584:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002588:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800258a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800258c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800258e:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002590:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002594:	680d      	ldr	r5, [r1, #0]
 8002596:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002598:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800259c:	688d      	ldr	r5, [r1, #8]
 800259e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80025a2:	4d0c      	ldr	r5, [pc, #48]	; (80025d4 <TIM_OC3_SetConfig+0x54>)
 80025a4:	42a8      	cmp	r0, r5
 80025a6:	d006      	beq.n	80025b6 <TIM_OC3_SetConfig+0x36>
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80025a8:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80025aa:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80025ac:	684a      	ldr	r2, [r1, #4]
 80025ae:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80025b0:	6203      	str	r3, [r0, #32]
}
 80025b2:	bc70      	pop	{r4, r5, r6}
 80025b4:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 80025b6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80025ba:	68cd      	ldr	r5, [r1, #12]
 80025bc:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 80025c0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80025c4:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80025c8:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80025ca:	698e      	ldr	r6, [r1, #24]
 80025cc:	4335      	orrs	r5, r6
 80025ce:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
 80025d2:	e7e9      	b.n	80025a8 <TIM_OC3_SetConfig+0x28>
 80025d4:	40012c00 	.word	0x40012c00

080025d8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80025d8:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80025da:	6a03      	ldr	r3, [r0, #32]
 80025dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80025e0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80025e2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80025e4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80025e6:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80025e8:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80025ec:	680d      	ldr	r5, [r1, #0]
 80025ee:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80025f2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80025f6:	688d      	ldr	r5, [r1, #8]
 80025f8:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80025fc:	4d07      	ldr	r5, [pc, #28]	; (800261c <TIM_OC4_SetConfig+0x44>)
 80025fe:	42a8      	cmp	r0, r5
 8002600:	d006      	beq.n	8002610 <TIM_OC4_SetConfig+0x38>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002602:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002604:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002606:	684a      	ldr	r2, [r1, #4]
 8002608:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800260a:	6203      	str	r3, [r0, #32]
}
 800260c:	bc30      	pop	{r4, r5}
 800260e:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002610:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002614:	694d      	ldr	r5, [r1, #20]
 8002616:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 800261a:	e7f2      	b.n	8002602 <TIM_OC4_SetConfig+0x2a>
 800261c:	40012c00 	.word	0x40012c00

08002620 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8002620:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002624:	b2db      	uxtb	r3, r3
 8002626:	2b01      	cmp	r3, #1
 8002628:	d123      	bne.n	8002672 <HAL_TIM_Base_Start_IT+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 800262a:	2302      	movs	r3, #2
 800262c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002630:	6802      	ldr	r2, [r0, #0]
 8002632:	68d3      	ldr	r3, [r2, #12]
 8002634:	f043 0301 	orr.w	r3, r3, #1
 8002638:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800263a:	6803      	ldr	r3, [r0, #0]
 800263c:	4a0f      	ldr	r2, [pc, #60]	; (800267c <HAL_TIM_Base_Start_IT+0x5c>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d00c      	beq.n	800265c <HAL_TIM_Base_Start_IT+0x3c>
 8002642:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002646:	d009      	beq.n	800265c <HAL_TIM_Base_Start_IT+0x3c>
 8002648:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800264c:	4293      	cmp	r3, r2
 800264e:	d005      	beq.n	800265c <HAL_TIM_Base_Start_IT+0x3c>
    __HAL_TIM_ENABLE(htim);
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	f042 0201 	orr.w	r2, r2, #1
 8002656:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002658:	2000      	movs	r0, #0
 800265a:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800265c:	689a      	ldr	r2, [r3, #8]
 800265e:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002662:	2a06      	cmp	r2, #6
 8002664:	d007      	beq.n	8002676 <HAL_TIM_Base_Start_IT+0x56>
      __HAL_TIM_ENABLE(htim);
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	f042 0201 	orr.w	r2, r2, #1
 800266c:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800266e:	2000      	movs	r0, #0
 8002670:	4770      	bx	lr
    return HAL_ERROR;
 8002672:	2001      	movs	r0, #1
 8002674:	4770      	bx	lr
  return HAL_OK;
 8002676:	2000      	movs	r0, #0
}
 8002678:	4770      	bx	lr
 800267a:	bf00      	nop
 800267c:	40012c00 	.word	0x40012c00

08002680 <HAL_TIM_PWM_MspInit>:
}
 8002680:	4770      	bx	lr

08002682 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8002682:	4770      	bx	lr

08002684 <HAL_TIM_IC_CaptureCallback>:
}
 8002684:	4770      	bx	lr

08002686 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8002686:	4770      	bx	lr

08002688 <HAL_TIM_TriggerCallback>:
}
 8002688:	4770      	bx	lr

0800268a <HAL_TIM_IRQHandler>:
{
 800268a:	b510      	push	{r4, lr}
 800268c:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800268e:	6803      	ldr	r3, [r0, #0]
 8002690:	691a      	ldr	r2, [r3, #16]
 8002692:	f012 0f02 	tst.w	r2, #2
 8002696:	d011      	beq.n	80026bc <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002698:	68da      	ldr	r2, [r3, #12]
 800269a:	f012 0f02 	tst.w	r2, #2
 800269e:	d00d      	beq.n	80026bc <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80026a0:	f06f 0202 	mvn.w	r2, #2
 80026a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80026a6:	2301      	movs	r3, #1
 80026a8:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80026aa:	6803      	ldr	r3, [r0, #0]
 80026ac:	699b      	ldr	r3, [r3, #24]
 80026ae:	f013 0f03 	tst.w	r3, #3
 80026b2:	d070      	beq.n	8002796 <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 80026b4:	f7ff ffe6 	bl	8002684 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026b8:	2300      	movs	r3, #0
 80026ba:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80026bc:	6823      	ldr	r3, [r4, #0]
 80026be:	691a      	ldr	r2, [r3, #16]
 80026c0:	f012 0f04 	tst.w	r2, #4
 80026c4:	d012      	beq.n	80026ec <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80026c6:	68da      	ldr	r2, [r3, #12]
 80026c8:	f012 0f04 	tst.w	r2, #4
 80026cc:	d00e      	beq.n	80026ec <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80026ce:	f06f 0204 	mvn.w	r2, #4
 80026d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80026d4:	2302      	movs	r3, #2
 80026d6:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80026d8:	6823      	ldr	r3, [r4, #0]
 80026da:	699b      	ldr	r3, [r3, #24]
 80026dc:	f413 7f40 	tst.w	r3, #768	; 0x300
 80026e0:	d05f      	beq.n	80027a2 <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 80026e2:	4620      	mov	r0, r4
 80026e4:	f7ff ffce 	bl	8002684 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026e8:	2300      	movs	r3, #0
 80026ea:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80026ec:	6823      	ldr	r3, [r4, #0]
 80026ee:	691a      	ldr	r2, [r3, #16]
 80026f0:	f012 0f08 	tst.w	r2, #8
 80026f4:	d012      	beq.n	800271c <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80026f6:	68da      	ldr	r2, [r3, #12]
 80026f8:	f012 0f08 	tst.w	r2, #8
 80026fc:	d00e      	beq.n	800271c <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80026fe:	f06f 0208 	mvn.w	r2, #8
 8002702:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002704:	2304      	movs	r3, #4
 8002706:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002708:	6823      	ldr	r3, [r4, #0]
 800270a:	69db      	ldr	r3, [r3, #28]
 800270c:	f013 0f03 	tst.w	r3, #3
 8002710:	d04e      	beq.n	80027b0 <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 8002712:	4620      	mov	r0, r4
 8002714:	f7ff ffb6 	bl	8002684 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002718:	2300      	movs	r3, #0
 800271a:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800271c:	6823      	ldr	r3, [r4, #0]
 800271e:	691a      	ldr	r2, [r3, #16]
 8002720:	f012 0f10 	tst.w	r2, #16
 8002724:	d012      	beq.n	800274c <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002726:	68da      	ldr	r2, [r3, #12]
 8002728:	f012 0f10 	tst.w	r2, #16
 800272c:	d00e      	beq.n	800274c <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800272e:	f06f 0210 	mvn.w	r2, #16
 8002732:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002734:	2308      	movs	r3, #8
 8002736:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002738:	6823      	ldr	r3, [r4, #0]
 800273a:	69db      	ldr	r3, [r3, #28]
 800273c:	f413 7f40 	tst.w	r3, #768	; 0x300
 8002740:	d03d      	beq.n	80027be <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_IC_CaptureCallback(htim);
 8002742:	4620      	mov	r0, r4
 8002744:	f7ff ff9e 	bl	8002684 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002748:	2300      	movs	r3, #0
 800274a:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800274c:	6823      	ldr	r3, [r4, #0]
 800274e:	691a      	ldr	r2, [r3, #16]
 8002750:	f012 0f01 	tst.w	r2, #1
 8002754:	d003      	beq.n	800275e <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002756:	68da      	ldr	r2, [r3, #12]
 8002758:	f012 0f01 	tst.w	r2, #1
 800275c:	d136      	bne.n	80027cc <HAL_TIM_IRQHandler+0x142>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800275e:	6823      	ldr	r3, [r4, #0]
 8002760:	691a      	ldr	r2, [r3, #16]
 8002762:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002766:	d003      	beq.n	8002770 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002768:	68da      	ldr	r2, [r3, #12]
 800276a:	f012 0f80 	tst.w	r2, #128	; 0x80
 800276e:	d134      	bne.n	80027da <HAL_TIM_IRQHandler+0x150>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002770:	6823      	ldr	r3, [r4, #0]
 8002772:	691a      	ldr	r2, [r3, #16]
 8002774:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002778:	d003      	beq.n	8002782 <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800277a:	68da      	ldr	r2, [r3, #12]
 800277c:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002780:	d132      	bne.n	80027e8 <HAL_TIM_IRQHandler+0x15e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002782:	6823      	ldr	r3, [r4, #0]
 8002784:	691a      	ldr	r2, [r3, #16]
 8002786:	f012 0f20 	tst.w	r2, #32
 800278a:	d003      	beq.n	8002794 <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800278c:	68da      	ldr	r2, [r3, #12]
 800278e:	f012 0f20 	tst.w	r2, #32
 8002792:	d130      	bne.n	80027f6 <HAL_TIM_IRQHandler+0x16c>
}
 8002794:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002796:	f7ff ff74 	bl	8002682 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800279a:	4620      	mov	r0, r4
 800279c:	f7ff ff73 	bl	8002686 <HAL_TIM_PWM_PulseFinishedCallback>
 80027a0:	e78a      	b.n	80026b8 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027a2:	4620      	mov	r0, r4
 80027a4:	f7ff ff6d 	bl	8002682 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027a8:	4620      	mov	r0, r4
 80027aa:	f7ff ff6c 	bl	8002686 <HAL_TIM_PWM_PulseFinishedCallback>
 80027ae:	e79b      	b.n	80026e8 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027b0:	4620      	mov	r0, r4
 80027b2:	f7ff ff66 	bl	8002682 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027b6:	4620      	mov	r0, r4
 80027b8:	f7ff ff65 	bl	8002686 <HAL_TIM_PWM_PulseFinishedCallback>
 80027bc:	e7ac      	b.n	8002718 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027be:	4620      	mov	r0, r4
 80027c0:	f7ff ff5f 	bl	8002682 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027c4:	4620      	mov	r0, r4
 80027c6:	f7ff ff5e 	bl	8002686 <HAL_TIM_PWM_PulseFinishedCallback>
 80027ca:	e7bd      	b.n	8002748 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80027cc:	f06f 0201 	mvn.w	r2, #1
 80027d0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80027d2:	4620      	mov	r0, r4
 80027d4:	f7fe fdf6 	bl	80013c4 <HAL_TIM_PeriodElapsedCallback>
 80027d8:	e7c1      	b.n	800275e <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80027da:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80027de:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80027e0:	4620      	mov	r0, r4
 80027e2:	f000 fa4b 	bl	8002c7c <HAL_TIMEx_BreakCallback>
 80027e6:	e7c3      	b.n	8002770 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80027e8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80027ec:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80027ee:	4620      	mov	r0, r4
 80027f0:	f7ff ff4a 	bl	8002688 <HAL_TIM_TriggerCallback>
 80027f4:	e7c5      	b.n	8002782 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80027f6:	f06f 0220 	mvn.w	r2, #32
 80027fa:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80027fc:	4620      	mov	r0, r4
 80027fe:	f000 fa3c 	bl	8002c7a <HAL_TIMEx_CommutCallback>
}
 8002802:	e7c7      	b.n	8002794 <HAL_TIM_IRQHandler+0x10a>

08002804 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8002804:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002806:	4a21      	ldr	r2, [pc, #132]	; (800288c <TIM_Base_SetConfig+0x88>)
 8002808:	4290      	cmp	r0, r2
 800280a:	d015      	beq.n	8002838 <TIM_Base_SetConfig+0x34>
 800280c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002810:	d027      	beq.n	8002862 <TIM_Base_SetConfig+0x5e>
 8002812:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002816:	4290      	cmp	r0, r2
 8002818:	d009      	beq.n	800282e <TIM_Base_SetConfig+0x2a>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800281a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800281e:	694a      	ldr	r2, [r1, #20]
 8002820:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002822:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002824:	688b      	ldr	r3, [r1, #8]
 8002826:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002828:	680b      	ldr	r3, [r1, #0]
 800282a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800282c:	e02a      	b.n	8002884 <TIM_Base_SetConfig+0x80>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800282e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002832:	684a      	ldr	r2, [r1, #4]
 8002834:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002836:	e018      	b.n	800286a <TIM_Base_SetConfig+0x66>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002838:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800283c:	684a      	ldr	r2, [r1, #4]
 800283e:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8002840:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002844:	68ca      	ldr	r2, [r1, #12]
 8002846:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002848:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800284c:	694a      	ldr	r2, [r1, #20]
 800284e:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002850:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002852:	688b      	ldr	r3, [r1, #8]
 8002854:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002856:	680b      	ldr	r3, [r1, #0]
 8002858:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 800285a:	690a      	ldr	r2, [r1, #16]
 800285c:	4b0b      	ldr	r3, [pc, #44]	; (800288c <TIM_Base_SetConfig+0x88>)
 800285e:	631a      	str	r2, [r3, #48]	; 0x30
 8002860:	e010      	b.n	8002884 <TIM_Base_SetConfig+0x80>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002862:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002866:	684a      	ldr	r2, [r1, #4]
 8002868:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 800286a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800286e:	68ca      	ldr	r2, [r1, #12]
 8002870:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002872:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002876:	694a      	ldr	r2, [r1, #20]
 8002878:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800287a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800287c:	688b      	ldr	r3, [r1, #8]
 800287e:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002880:	680b      	ldr	r3, [r1, #0]
 8002882:	6283      	str	r3, [r0, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8002884:	2301      	movs	r3, #1
 8002886:	6143      	str	r3, [r0, #20]
}
 8002888:	4770      	bx	lr
 800288a:	bf00      	nop
 800288c:	40012c00 	.word	0x40012c00

08002890 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8002890:	b340      	cbz	r0, 80028e4 <HAL_TIM_Base_Init+0x54>
{
 8002892:	b510      	push	{r4, lr}
 8002894:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8002896:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800289a:	b1f3      	cbz	r3, 80028da <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 800289c:	2302      	movs	r3, #2
 800289e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028a2:	4621      	mov	r1, r4
 80028a4:	f851 0b04 	ldr.w	r0, [r1], #4
 80028a8:	f7ff ffac 	bl	8002804 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80028ac:	2301      	movs	r3, #1
 80028ae:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028b2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80028b6:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80028ba:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80028be:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028c2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80028c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80028ca:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80028ce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 80028d2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80028d6:	2000      	movs	r0, #0
}
 80028d8:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80028da:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80028de:	f7fe fdcb 	bl	8001478 <HAL_TIM_Base_MspInit>
 80028e2:	e7db      	b.n	800289c <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80028e4:	2001      	movs	r0, #1
}
 80028e6:	4770      	bx	lr

080028e8 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80028e8:	b340      	cbz	r0, 800293c <HAL_TIM_PWM_Init+0x54>
{
 80028ea:	b510      	push	{r4, lr}
 80028ec:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80028ee:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80028f2:	b1f3      	cbz	r3, 8002932 <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 80028f4:	2302      	movs	r3, #2
 80028f6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028fa:	4621      	mov	r1, r4
 80028fc:	f851 0b04 	ldr.w	r0, [r1], #4
 8002900:	f7ff ff80 	bl	8002804 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002904:	2301      	movs	r3, #1
 8002906:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800290a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800290e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8002912:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8002916:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800291a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800291e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002922:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8002926:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 800292a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800292e:	2000      	movs	r0, #0
}
 8002930:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8002932:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8002936:	f7ff fea3 	bl	8002680 <HAL_TIM_PWM_MspInit>
 800293a:	e7db      	b.n	80028f4 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 800293c:	2001      	movs	r0, #1
}
 800293e:	4770      	bx	lr

08002940 <TIM_OC2_SetConfig>:
{
 8002940:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002942:	6a03      	ldr	r3, [r0, #32]
 8002944:	f023 0310 	bic.w	r3, r3, #16
 8002948:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800294a:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800294c:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800294e:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002950:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002954:	680d      	ldr	r5, [r1, #0]
 8002956:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 800295a:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800295e:	688d      	ldr	r5, [r1, #8]
 8002960:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002964:	4d0c      	ldr	r5, [pc, #48]	; (8002998 <TIM_OC2_SetConfig+0x58>)
 8002966:	42a8      	cmp	r0, r5
 8002968:	d006      	beq.n	8002978 <TIM_OC2_SetConfig+0x38>
  TIMx->CR2 = tmpcr2;
 800296a:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800296c:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800296e:	684a      	ldr	r2, [r1, #4]
 8002970:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8002972:	6203      	str	r3, [r0, #32]
}
 8002974:	bc70      	pop	{r4, r5, r6}
 8002976:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 8002978:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800297c:	68cd      	ldr	r5, [r1, #12]
 800297e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8002982:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002986:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800298a:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800298c:	698e      	ldr	r6, [r1, #24]
 800298e:	4335      	orrs	r5, r6
 8002990:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 8002994:	e7e9      	b.n	800296a <TIM_OC2_SetConfig+0x2a>
 8002996:	bf00      	nop
 8002998:	40012c00 	.word	0x40012c00

0800299c <HAL_TIM_PWM_ConfigChannel>:
{
 800299c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800299e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80029a2:	2b01      	cmp	r3, #1
 80029a4:	d060      	beq.n	8002a68 <HAL_TIM_PWM_ConfigChannel+0xcc>
 80029a6:	4604      	mov	r4, r0
 80029a8:	460d      	mov	r5, r1
 80029aa:	2301      	movs	r3, #1
 80029ac:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 80029b0:	2a0c      	cmp	r2, #12
 80029b2:	d81a      	bhi.n	80029ea <HAL_TIM_PWM_ConfigChannel+0x4e>
 80029b4:	e8df f002 	tbb	[pc, r2]
 80029b8:	19191907 	.word	0x19191907
 80029bc:	1919191d 	.word	0x1919191d
 80029c0:	19191931 	.word	0x19191931
 80029c4:	44          	.byte	0x44
 80029c5:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80029c6:	6800      	ldr	r0, [r0, #0]
 80029c8:	f7ff fdb0 	bl	800252c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80029cc:	6822      	ldr	r2, [r4, #0]
 80029ce:	6993      	ldr	r3, [r2, #24]
 80029d0:	f043 0308 	orr.w	r3, r3, #8
 80029d4:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80029d6:	6822      	ldr	r2, [r4, #0]
 80029d8:	6993      	ldr	r3, [r2, #24]
 80029da:	f023 0304 	bic.w	r3, r3, #4
 80029de:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80029e0:	6822      	ldr	r2, [r4, #0]
 80029e2:	6993      	ldr	r3, [r2, #24]
 80029e4:	6929      	ldr	r1, [r5, #16]
 80029e6:	430b      	orrs	r3, r1
 80029e8:	6193      	str	r3, [r2, #24]
  __HAL_UNLOCK(htim);
 80029ea:	2000      	movs	r0, #0
 80029ec:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80029f0:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80029f2:	6800      	ldr	r0, [r0, #0]
 80029f4:	f7ff ffa4 	bl	8002940 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80029f8:	6822      	ldr	r2, [r4, #0]
 80029fa:	6993      	ldr	r3, [r2, #24]
 80029fc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002a00:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002a02:	6822      	ldr	r2, [r4, #0]
 8002a04:	6993      	ldr	r3, [r2, #24]
 8002a06:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002a0a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002a0c:	6822      	ldr	r2, [r4, #0]
 8002a0e:	6993      	ldr	r3, [r2, #24]
 8002a10:	6929      	ldr	r1, [r5, #16]
 8002a12:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002a16:	6193      	str	r3, [r2, #24]
      break;
 8002a18:	e7e7      	b.n	80029ea <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002a1a:	6800      	ldr	r0, [r0, #0]
 8002a1c:	f7ff fdb0 	bl	8002580 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002a20:	6822      	ldr	r2, [r4, #0]
 8002a22:	69d3      	ldr	r3, [r2, #28]
 8002a24:	f043 0308 	orr.w	r3, r3, #8
 8002a28:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002a2a:	6822      	ldr	r2, [r4, #0]
 8002a2c:	69d3      	ldr	r3, [r2, #28]
 8002a2e:	f023 0304 	bic.w	r3, r3, #4
 8002a32:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002a34:	6822      	ldr	r2, [r4, #0]
 8002a36:	69d3      	ldr	r3, [r2, #28]
 8002a38:	6929      	ldr	r1, [r5, #16]
 8002a3a:	430b      	orrs	r3, r1
 8002a3c:	61d3      	str	r3, [r2, #28]
      break;
 8002a3e:	e7d4      	b.n	80029ea <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002a40:	6800      	ldr	r0, [r0, #0]
 8002a42:	f7ff fdc9 	bl	80025d8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002a46:	6822      	ldr	r2, [r4, #0]
 8002a48:	69d3      	ldr	r3, [r2, #28]
 8002a4a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002a4e:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002a50:	6822      	ldr	r2, [r4, #0]
 8002a52:	69d3      	ldr	r3, [r2, #28]
 8002a54:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002a58:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002a5a:	6822      	ldr	r2, [r4, #0]
 8002a5c:	69d3      	ldr	r3, [r2, #28]
 8002a5e:	6929      	ldr	r1, [r5, #16]
 8002a60:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002a64:	61d3      	str	r3, [r2, #28]
      break;
 8002a66:	e7c0      	b.n	80029ea <HAL_TIM_PWM_ConfigChannel+0x4e>
  __HAL_LOCK(htim);
 8002a68:	2002      	movs	r0, #2
 8002a6a:	e7c1      	b.n	80029f0 <HAL_TIM_PWM_ConfigChannel+0x54>

08002a6c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002a6c:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002a6e:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a70:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002a74:	430a      	orrs	r2, r1
 8002a76:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8002a7a:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a7c:	6082      	str	r2, [r0, #8]
}
 8002a7e:	bc10      	pop	{r4}
 8002a80:	4770      	bx	lr

08002a82 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002a82:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	f000 809c 	beq.w	8002bc4 <HAL_TIM_ConfigClockSource+0x142>
{
 8002a8c:	b570      	push	{r4, r5, r6, lr}
 8002a8e:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8002a90:	2301      	movs	r3, #1
 8002a92:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002a96:	2302      	movs	r3, #2
 8002a98:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8002a9c:	6802      	ldr	r2, [r0, #0]
 8002a9e:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002aa0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002aa4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8002aa8:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8002aaa:	680b      	ldr	r3, [r1, #0]
 8002aac:	2b60      	cmp	r3, #96	; 0x60
 8002aae:	d054      	beq.n	8002b5a <HAL_TIM_ConfigClockSource+0xd8>
 8002ab0:	d836      	bhi.n	8002b20 <HAL_TIM_ConfigClockSource+0x9e>
 8002ab2:	2b40      	cmp	r3, #64	; 0x40
 8002ab4:	d06c      	beq.n	8002b90 <HAL_TIM_ConfigClockSource+0x10e>
 8002ab6:	d91b      	bls.n	8002af0 <HAL_TIM_ConfigClockSource+0x6e>
 8002ab8:	2b50      	cmp	r3, #80	; 0x50
 8002aba:	d12a      	bne.n	8002b12 <HAL_TIM_ConfigClockSource+0x90>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002abc:	6803      	ldr	r3, [r0, #0]
 8002abe:	6848      	ldr	r0, [r1, #4]
 8002ac0:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002ac2:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ac4:	6a1d      	ldr	r5, [r3, #32]
 8002ac6:	f025 0501 	bic.w	r5, r5, #1
 8002aca:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002acc:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ace:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002ad2:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002ad6:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8002ada:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8002adc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ade:	6219      	str	r1, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002ae0:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8002ae2:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002ae4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002ae8:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8002aec:	6093      	str	r3, [r2, #8]
}
 8002aee:	e010      	b.n	8002b12 <HAL_TIM_ConfigClockSource+0x90>
  switch (sClockSourceConfig->ClockSource)
 8002af0:	2b20      	cmp	r3, #32
 8002af2:	d002      	beq.n	8002afa <HAL_TIM_ConfigClockSource+0x78>
 8002af4:	d90a      	bls.n	8002b0c <HAL_TIM_ConfigClockSource+0x8a>
 8002af6:	2b30      	cmp	r3, #48	; 0x30
 8002af8:	d10b      	bne.n	8002b12 <HAL_TIM_ConfigClockSource+0x90>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002afa:	6821      	ldr	r1, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8002afc:	688a      	ldr	r2, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002afe:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002b02:	4313      	orrs	r3, r2
 8002b04:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8002b08:	608b      	str	r3, [r1, #8]
}
 8002b0a:	e002      	b.n	8002b12 <HAL_TIM_ConfigClockSource+0x90>
  switch (sClockSourceConfig->ClockSource)
 8002b0c:	f033 0210 	bics.w	r2, r3, #16
 8002b10:	d0f3      	beq.n	8002afa <HAL_TIM_ConfigClockSource+0x78>
  htim->State = HAL_TIM_STATE_READY;
 8002b12:	2301      	movs	r3, #1
 8002b14:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002b18:	2000      	movs	r0, #0
 8002b1a:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002b1e:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8002b20:	2b70      	cmp	r3, #112	; 0x70
 8002b22:	d00e      	beq.n	8002b42 <HAL_TIM_ConfigClockSource+0xc0>
 8002b24:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b28:	d1f3      	bne.n	8002b12 <HAL_TIM_ConfigClockSource+0x90>
      TIM_ETR_SetConfig(htim->Instance,
 8002b2a:	68cb      	ldr	r3, [r1, #12]
 8002b2c:	684a      	ldr	r2, [r1, #4]
 8002b2e:	6889      	ldr	r1, [r1, #8]
 8002b30:	6800      	ldr	r0, [r0, #0]
 8002b32:	f7ff ff9b 	bl	8002a6c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002b36:	6822      	ldr	r2, [r4, #0]
 8002b38:	6893      	ldr	r3, [r2, #8]
 8002b3a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b3e:	6093      	str	r3, [r2, #8]
      break;
 8002b40:	e7e7      	b.n	8002b12 <HAL_TIM_ConfigClockSource+0x90>
      TIM_ETR_SetConfig(htim->Instance,
 8002b42:	68cb      	ldr	r3, [r1, #12]
 8002b44:	684a      	ldr	r2, [r1, #4]
 8002b46:	6889      	ldr	r1, [r1, #8]
 8002b48:	6800      	ldr	r0, [r0, #0]
 8002b4a:	f7ff ff8f 	bl	8002a6c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002b4e:	6822      	ldr	r2, [r4, #0]
 8002b50:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002b52:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8002b56:	6093      	str	r3, [r2, #8]
      break;
 8002b58:	e7db      	b.n	8002b12 <HAL_TIM_ConfigClockSource+0x90>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002b5a:	6803      	ldr	r3, [r0, #0]
 8002b5c:	684d      	ldr	r5, [r1, #4]
 8002b5e:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b60:	6a18      	ldr	r0, [r3, #32]
 8002b62:	f020 0010 	bic.w	r0, r0, #16
 8002b66:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b68:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8002b6a:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002b6c:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002b70:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002b74:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002b78:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 8002b7c:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b7e:	621a      	str	r2, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002b80:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8002b82:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002b84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002b88:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8002b8c:	6093      	str	r3, [r2, #8]
}
 8002b8e:	e7c0      	b.n	8002b12 <HAL_TIM_ConfigClockSource+0x90>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b90:	6803      	ldr	r3, [r0, #0]
 8002b92:	6848      	ldr	r0, [r1, #4]
 8002b94:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002b96:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b98:	6a1d      	ldr	r5, [r3, #32]
 8002b9a:	f025 0501 	bic.w	r5, r5, #1
 8002b9e:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ba0:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ba2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002ba6:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002baa:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8002bae:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8002bb0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002bb2:	6219      	str	r1, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002bb4:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8002bb6:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002bb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002bbc:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8002bc0:	6093      	str	r3, [r2, #8]
}
 8002bc2:	e7a6      	b.n	8002b12 <HAL_TIM_ConfigClockSource+0x90>
  __HAL_LOCK(htim);
 8002bc4:	2002      	movs	r0, #2
}
 8002bc6:	4770      	bx	lr

08002bc8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002bc8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d027      	beq.n	8002c20 <HAL_TIMEx_MasterConfigSynchronization+0x58>
{
 8002bd0:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bd8:	2302      	movs	r3, #2
 8002bda:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002bde:	6804      	ldr	r4, [r0, #0]
 8002be0:	6863      	ldr	r3, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002be2:	68a2      	ldr	r2, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002be4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002be8:	680d      	ldr	r5, [r1, #0]
 8002bea:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002bec:	6063      	str	r3, [r4, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bee:	6803      	ldr	r3, [r0, #0]
 8002bf0:	4c0c      	ldr	r4, [pc, #48]	; (8002c24 <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 8002bf2:	42a3      	cmp	r3, r4
 8002bf4:	d006      	beq.n	8002c04 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8002bf6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bfa:	d003      	beq.n	8002c04 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8002bfc:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 8002c00:	42a3      	cmp	r3, r4
 8002c02:	d104      	bne.n	8002c0e <HAL_TIMEx_MasterConfigSynchronization+0x46>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002c04:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002c08:	6849      	ldr	r1, [r1, #4]
 8002c0a:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002c0c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c14:	2300      	movs	r3, #0
 8002c16:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8002c1a:	4618      	mov	r0, r3
}
 8002c1c:	bc30      	pop	{r4, r5}
 8002c1e:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002c20:	2002      	movs	r0, #2
}
 8002c22:	4770      	bx	lr
 8002c24:	40012c00 	.word	0x40012c00

08002c28 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c28:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	d022      	beq.n	8002c76 <HAL_TIMEx_ConfigBreakDeadTime+0x4e>
 8002c30:	2301      	movs	r3, #1
 8002c32:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002c36:	68cb      	ldr	r3, [r1, #12]
 8002c38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c3c:	688a      	ldr	r2, [r1, #8]
 8002c3e:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002c40:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002c44:	684a      	ldr	r2, [r1, #4]
 8002c46:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002c48:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002c4c:	680a      	ldr	r2, [r1, #0]
 8002c4e:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002c50:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002c54:	690a      	ldr	r2, [r1, #16]
 8002c56:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002c58:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002c5c:	694a      	ldr	r2, [r1, #20]
 8002c5e:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002c60:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002c64:	69ca      	ldr	r2, [r1, #28]
 8002c66:	4313      	orrs	r3, r2


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002c68:	6802      	ldr	r2, [r0, #0]
 8002c6a:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8002c72:	4618      	mov	r0, r3
 8002c74:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002c76:	2002      	movs	r0, #2
}
 8002c78:	4770      	bx	lr

08002c7a <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002c7a:	4770      	bx	lr

08002c7c <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c7c:	4770      	bx	lr
	...

08002c80 <app_menu_main>:
 *
 * Descrio mais detalhada da funo exemploFuncao.
 *
 * @param parametro Descrio do parmetro.
 */
void app_menu_main(app_t * app){
 8002c80:	b510      	push	{r4, lr}
 8002c82:	4604      	mov	r4, r0

	limiter_saturation(app->menu_selection, 1, MENU_NUMBERS-1)
 8002c84:	f8d0 314c 	ldr.w	r3, [r0, #332]	; 0x14c
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	dd57      	ble.n	8002d3c <app_menu_main+0xbc>
 8002c8c:	2302      	movs	r3, #2
 8002c8e:	f8c0 314c 	str.w	r3, [r0, #332]	; 0x14c

	lcd16x2_setCursor(0,0);
 8002c92:	2100      	movs	r1, #0
 8002c94:	4608      	mov	r0, r1
 8002c96:	f000 fc45 	bl	8003524 <lcd16x2_setCursor>
	lcd16x2_printf(app->menu_name[0]);
 8002c9a:	f504 708e 	add.w	r0, r4, #284	; 0x11c
 8002c9e:	f000 fc57 	bl	8003550 <lcd16x2_printf>
	lcd16x2_setCursor(1,0);
 8002ca2:	2100      	movs	r1, #0
 8002ca4:	2001      	movs	r0, #1
 8002ca6:	f000 fc3d 	bl	8003524 <lcd16x2_setCursor>
	lcd16x2_printf("%d-> ", app->menu_selection);
 8002caa:	f8d4 114c 	ldr.w	r1, [r4, #332]	; 0x14c
 8002cae:	4825      	ldr	r0, [pc, #148]	; (8002d44 <app_menu_main+0xc4>)
 8002cb0:	f000 fc4e 	bl	8003550 <lcd16x2_printf>
	lcd16x2_printf(app->menu_name[app->menu_selection]);
 8002cb4:	f8d4 014c 	ldr.w	r0, [r4, #332]	; 0x14c
 8002cb8:	eb04 1000 	add.w	r0, r4, r0, lsl #4
 8002cbc:	f500 708e 	add.w	r0, r0, #284	; 0x11c
 8002cc0:	f000 fc46 	bl	8003550 <lcd16x2_printf>

	if(BT_PRESS(BT_UP)){
 8002cc4:	f8d4 31f0 	ldr.w	r3, [r4, #496]	; 0x1f0
 8002cc8:	b113      	cbz	r3, 8002cd0 <app_menu_main+0x50>
 8002cca:	f8d4 31ec 	ldr.w	r3, [r4, #492]	; 0x1ec
 8002cce:	b9ab      	cbnz	r3, 8002cfc <app_menu_main+0x7c>
		BT_RESET(BT_UP);
		app->menu_selection ++;
		lcd16x2_clear();
	}
	if(BT_PRESS(BT_DOWN)){
 8002cd0:	f8d4 31f8 	ldr.w	r3, [r4, #504]	; 0x1f8
 8002cd4:	b113      	cbz	r3, 8002cdc <app_menu_main+0x5c>
 8002cd6:	f8d4 31f4 	ldr.w	r3, [r4, #500]	; 0x1f4
 8002cda:	b9d3      	cbnz	r3, 8002d12 <app_menu_main+0x92>
		BT_RESET(BT_DOWN);
		app->menu_selection --;
		lcd16x2_clear();
	}

	if(BT_PRESS(BT_MENU)){
 8002cdc:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
 8002ce0:	b113      	cbz	r3, 8002ce8 <app_menu_main+0x68>
 8002ce2:	f8d4 31fc 	ldr.w	r3, [r4, #508]	; 0x1fc
 8002ce6:	b9fb      	cbnz	r3, 8002d28 <app_menu_main+0xa8>
		BT_RESET(BT_MENU);
		app->menu_function = app->menu_selection;
		lcd16x2_clear();
	}

	if(BT_PRESS(BT_ENTER)){
 8002ce8:	f8d4 31e8 	ldr.w	r3, [r4, #488]	; 0x1e8
 8002cec:	b12b      	cbz	r3, 8002cfa <app_menu_main+0x7a>
 8002cee:	f8d4 31e4 	ldr.w	r3, [r4, #484]	; 0x1e4
 8002cf2:	b113      	cbz	r3, 8002cfa <app_menu_main+0x7a>
		BT_RESET(BT_ENTER);
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	f8c4 31e4 	str.w	r3, [r4, #484]	; 0x1e4
	}
}
 8002cfa:	bd10      	pop	{r4, pc}
		BT_RESET(BT_UP);
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	f8c4 31ec 	str.w	r3, [r4, #492]	; 0x1ec
		app->menu_selection ++;
 8002d02:	f8d4 314c 	ldr.w	r3, [r4, #332]	; 0x14c
 8002d06:	3301      	adds	r3, #1
 8002d08:	f8c4 314c 	str.w	r3, [r4, #332]	; 0x14c
		lcd16x2_clear();
 8002d0c:	f000 fc18 	bl	8003540 <lcd16x2_clear>
 8002d10:	e7de      	b.n	8002cd0 <app_menu_main+0x50>
		BT_RESET(BT_DOWN);
 8002d12:	2300      	movs	r3, #0
 8002d14:	f8c4 31f4 	str.w	r3, [r4, #500]	; 0x1f4
		app->menu_selection --;
 8002d18:	f8d4 314c 	ldr.w	r3, [r4, #332]	; 0x14c
 8002d1c:	3b01      	subs	r3, #1
 8002d1e:	f8c4 314c 	str.w	r3, [r4, #332]	; 0x14c
		lcd16x2_clear();
 8002d22:	f000 fc0d 	bl	8003540 <lcd16x2_clear>
 8002d26:	e7d9      	b.n	8002cdc <app_menu_main+0x5c>
		BT_RESET(BT_MENU);
 8002d28:	2300      	movs	r3, #0
 8002d2a:	f8c4 31fc 	str.w	r3, [r4, #508]	; 0x1fc
		app->menu_function = app->menu_selection;
 8002d2e:	f8d4 314c 	ldr.w	r3, [r4, #332]	; 0x14c
 8002d32:	f8c4 3150 	str.w	r3, [r4, #336]	; 0x150
		lcd16x2_clear();
 8002d36:	f000 fc03 	bl	8003540 <lcd16x2_clear>
 8002d3a:	e7d5      	b.n	8002ce8 <app_menu_main+0x68>
	limiter_saturation(app->menu_selection, 1, MENU_NUMBERS-1)
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	f8c0 314c 	str.w	r3, [r0, #332]	; 0x14c
 8002d42:	e7a6      	b.n	8002c92 <app_menu_main+0x12>
 8002d44:	08005f2c 	.word	0x08005f2c

08002d48 <app_menu_monitor>:
 *
 * Descrio mais detalhada da funo exemploFuncao.
 *
 * @param parametro Descrio do parmetro.
 */
void app_menu_monitor(app_t * app){
 8002d48:	b538      	push	{r3, r4, r5, lr}
 8002d4a:	4604      	mov	r4, r0

	lcd16x2_setCursor(0,0);
 8002d4c:	2100      	movs	r1, #0
 8002d4e:	4608      	mov	r0, r1
 8002d50:	f000 fbe8 	bl	8003524 <lcd16x2_setCursor>
	lcd16x2_printf("Act Freq = %d", (int) app->modulation_freq);
 8002d54:	f8d4 0100 	ldr.w	r0, [r4, #256]	; 0x100
 8002d58:	f7fe f9a4 	bl	80010a4 <__aeabi_f2iz>
 8002d5c:	4601      	mov	r1, r0
 8002d5e:	482d      	ldr	r0, [pc, #180]	; (8002e14 <app_menu_monitor+0xcc>)
 8002d60:	f000 fbf6 	bl	8003550 <lcd16x2_printf>
	lcd16x2_setCursor(1,0);
 8002d64:	2100      	movs	r1, #0
 8002d66:	2001      	movs	r0, #1
 8002d68:	f000 fbdc 	bl	8003524 <lcd16x2_setCursor>
	lcd16x2_printf("Ref Freq = %d", (int) app->ref_freq);
 8002d6c:	f8d4 00f8 	ldr.w	r0, [r4, #248]	; 0xf8
 8002d70:	f7fe f998 	bl	80010a4 <__aeabi_f2iz>
 8002d74:	4601      	mov	r1, r0
 8002d76:	4828      	ldr	r0, [pc, #160]	; (8002e18 <app_menu_monitor+0xd0>)
 8002d78:	f000 fbea 	bl	8003550 <lcd16x2_printf>

	if(BT_PRESS(BT_MENU)){
 8002d7c:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
 8002d80:	b113      	cbz	r3, 8002d88 <app_menu_monitor+0x40>
 8002d82:	f8d4 31fc 	ldr.w	r3, [r4, #508]	; 0x1fc
 8002d86:	b9b3      	cbnz	r3, 8002db6 <app_menu_monitor+0x6e>
		BT_RESET(BT_MENU);
		app->menu_function = 0;
		lcd16x2_clear();
	}

	if(BT_PRESS(BT_UP)){
 8002d88:	f8d4 31f0 	ldr.w	r3, [r4, #496]	; 0x1f0
 8002d8c:	b113      	cbz	r3, 8002d94 <app_menu_monitor+0x4c>
 8002d8e:	f8d4 31ec 	ldr.w	r3, [r4, #492]	; 0x1ec
 8002d92:	b9c3      	cbnz	r3, 8002dc6 <app_menu_monitor+0x7e>
		BT_RESET(BT_UP);
		app->ref_freq = app->ref_freq + 1.0;
		lcd16x2_clear();
	}
	if(BT_PRESS(BT_DOWN)){
 8002d94:	f8d4 31f8 	ldr.w	r3, [r4, #504]	; 0x1f8
 8002d98:	b113      	cbz	r3, 8002da0 <app_menu_monitor+0x58>
 8002d9a:	f8d4 31f4 	ldr.w	r3, [r4, #500]	; 0x1f4
 8002d9e:	bb03      	cbnz	r3, 8002de2 <app_menu_monitor+0x9a>
		BT_RESET(BT_DOWN);
		app->ref_freq = app->ref_freq - 1.0;
		lcd16x2_clear();
	}
	limiter_saturation(app->ref_freq, 0, 60.0)
 8002da0:	f8d4 50f8 	ldr.w	r5, [r4, #248]	; 0xf8
 8002da4:	491d      	ldr	r1, [pc, #116]	; (8002e1c <app_menu_monitor+0xd4>)
 8002da6:	4628      	mov	r0, r5
 8002da8:	f7fe f968 	bl	800107c <__aeabi_fcmpge>
 8002dac:	b338      	cbz	r0, 8002dfe <app_menu_monitor+0xb6>
 8002dae:	4b1b      	ldr	r3, [pc, #108]	; (8002e1c <app_menu_monitor+0xd4>)
 8002db0:	f8c4 30f8 	str.w	r3, [r4, #248]	; 0xf8
}
 8002db4:	bd38      	pop	{r3, r4, r5, pc}
		BT_RESET(BT_MENU);
 8002db6:	2300      	movs	r3, #0
 8002db8:	f8c4 31fc 	str.w	r3, [r4, #508]	; 0x1fc
		app->menu_function = 0;
 8002dbc:	f8c4 3150 	str.w	r3, [r4, #336]	; 0x150
		lcd16x2_clear();
 8002dc0:	f000 fbbe 	bl	8003540 <lcd16x2_clear>
 8002dc4:	e7e0      	b.n	8002d88 <app_menu_monitor+0x40>
		BT_RESET(BT_UP);
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	f8c4 31ec 	str.w	r3, [r4, #492]	; 0x1ec
		app->ref_freq = app->ref_freq + 1.0;
 8002dcc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8002dd0:	f8d4 00f8 	ldr.w	r0, [r4, #248]	; 0xf8
 8002dd4:	f7fd fe98 	bl	8000b08 <__addsf3>
 8002dd8:	f8c4 00f8 	str.w	r0, [r4, #248]	; 0xf8
		lcd16x2_clear();
 8002ddc:	f000 fbb0 	bl	8003540 <lcd16x2_clear>
 8002de0:	e7d8      	b.n	8002d94 <app_menu_monitor+0x4c>
		BT_RESET(BT_DOWN);
 8002de2:	2300      	movs	r3, #0
 8002de4:	f8c4 31f4 	str.w	r3, [r4, #500]	; 0x1f4
		app->ref_freq = app->ref_freq - 1.0;
 8002de8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8002dec:	f8d4 00f8 	ldr.w	r0, [r4, #248]	; 0xf8
 8002df0:	f7fd fe88 	bl	8000b04 <__aeabi_fsub>
 8002df4:	f8c4 00f8 	str.w	r0, [r4, #248]	; 0xf8
		lcd16x2_clear();
 8002df8:	f000 fba2 	bl	8003540 <lcd16x2_clear>
 8002dfc:	e7d0      	b.n	8002da0 <app_menu_monitor+0x58>
	limiter_saturation(app->ref_freq, 0, 60.0)
 8002dfe:	2100      	movs	r1, #0
 8002e00:	4628      	mov	r0, r5
 8002e02:	f7fe f931 	bl	8001068 <__aeabi_fcmple>
 8002e06:	2800      	cmp	r0, #0
 8002e08:	d0d4      	beq.n	8002db4 <app_menu_monitor+0x6c>
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	f8c4 30f8 	str.w	r3, [r4, #248]	; 0xf8
}
 8002e10:	e7d0      	b.n	8002db4 <app_menu_monitor+0x6c>
 8002e12:	bf00      	nop
 8002e14:	08005f34 	.word	0x08005f34
 8002e18:	08005f44 	.word	0x08005f44
 8002e1c:	42700000 	.word	0x42700000

08002e20 <app_menu_parameters>:
 * Os botes UP e DOWN so usados para navegar entre os parmetros.
 * O boto MENU  usado para sair do modo de ajuste de parmetros.
 *
 * @param app Ponteiro para a estrutura do aplicativo.
 */
void app_menu_parameters(app_t * app){
 8002e20:	b510      	push	{r4, lr}
 8002e22:	4604      	mov	r4, r0

	limiter_saturation(app->param_index, 0, PARAMETERS_SIZE-1)
 8002e24:	f8d0 3154 	ldr.w	r3, [r0, #340]	; 0x154
 8002e28:	2b05      	cmp	r3, #5
 8002e2a:	dd3d      	ble.n	8002ea8 <app_menu_parameters+0x88>
 8002e2c:	2306      	movs	r3, #6
 8002e2e:	f8c0 3154 	str.w	r3, [r0, #340]	; 0x154

	lcd16x2_setCursor(0,0);
 8002e32:	2100      	movs	r1, #0
 8002e34:	4608      	mov	r0, r1
 8002e36:	f000 fb75 	bl	8003524 <lcd16x2_setCursor>
	lcd16x2_printf(app->menu_name[app->menu_selection]);
 8002e3a:	f8d4 014c 	ldr.w	r0, [r4, #332]	; 0x14c
 8002e3e:	eb04 1000 	add.w	r0, r4, r0, lsl #4
 8002e42:	f500 708e 	add.w	r0, r0, #284	; 0x11c
 8002e46:	f000 fb83 	bl	8003550 <lcd16x2_printf>

	lcd16x2_setCursor(1,0);
 8002e4a:	2100      	movs	r1, #0
 8002e4c:	2001      	movs	r0, #1
 8002e4e:	f000 fb69 	bl	8003524 <lcd16x2_setCursor>
	lcd16x2_printf(app->param_name[app->param_index]);
 8002e52:	f8d4 0154 	ldr.w	r0, [r4, #340]	; 0x154
 8002e56:	eb04 1000 	add.w	r0, r4, r0, lsl #4
 8002e5a:	f500 70ba 	add.w	r0, r0, #372	; 0x174
 8002e5e:	f000 fb77 	bl	8003550 <lcd16x2_printf>

	lcd16x2_setCursor(1,10);
 8002e62:	210a      	movs	r1, #10
 8002e64:	2001      	movs	r0, #1
 8002e66:	f000 fb5d 	bl	8003524 <lcd16x2_setCursor>
	lcd16x2_printf("%d", (int) * app->param_ptr[app->param_index]);
 8002e6a:	f8d4 3154 	ldr.w	r3, [r4, #340]	; 0x154
 8002e6e:	3356      	adds	r3, #86	; 0x56
 8002e70:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8002e74:	6818      	ldr	r0, [r3, #0]
 8002e76:	f7fe f915 	bl	80010a4 <__aeabi_f2iz>
 8002e7a:	4601      	mov	r1, r0
 8002e7c:	481c      	ldr	r0, [pc, #112]	; (8002ef0 <app_menu_parameters+0xd0>)
 8002e7e:	f000 fb67 	bl	8003550 <lcd16x2_printf>

	if(BT_PRESS(BT_UP)){
 8002e82:	f8d4 31f0 	ldr.w	r3, [r4, #496]	; 0x1f0
 8002e86:	b113      	cbz	r3, 8002e8e <app_menu_parameters+0x6e>
 8002e88:	f8d4 31ec 	ldr.w	r3, [r4, #492]	; 0x1ec
 8002e8c:	b993      	cbnz	r3, 8002eb4 <app_menu_parameters+0x94>
		BT_RESET(BT_UP);
		app->param_index ++;
		lcd16x2_clear();
	}
	if(BT_PRESS(BT_DOWN)){
 8002e8e:	f8d4 31f8 	ldr.w	r3, [r4, #504]	; 0x1f8
 8002e92:	b113      	cbz	r3, 8002e9a <app_menu_parameters+0x7a>
 8002e94:	f8d4 31f4 	ldr.w	r3, [r4, #500]	; 0x1f4
 8002e98:	b9bb      	cbnz	r3, 8002eca <app_menu_parameters+0xaa>
		BT_RESET(BT_DOWN);
		app->param_index --;
		lcd16x2_clear();
	}

	if(BT_PRESS(BT_MENU)){
 8002e9a:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
 8002e9e:	b113      	cbz	r3, 8002ea6 <app_menu_parameters+0x86>
 8002ea0:	f8d4 31fc 	ldr.w	r3, [r4, #508]	; 0x1fc
 8002ea4:	b9e3      	cbnz	r3, 8002ee0 <app_menu_parameters+0xc0>
		BT_RESET(BT_MENU);
		app->menu_function = 0;
		lcd16x2_clear();
	}
}
 8002ea6:	bd10      	pop	{r4, pc}
	limiter_saturation(app->param_index, 0, PARAMETERS_SIZE-1)
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	bfdc      	itt	le
 8002eac:	2300      	movle	r3, #0
 8002eae:	f8c0 3154 	strle.w	r3, [r0, #340]	; 0x154
 8002eb2:	e7be      	b.n	8002e32 <app_menu_parameters+0x12>
		BT_RESET(BT_UP);
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	f8c4 31ec 	str.w	r3, [r4, #492]	; 0x1ec
		app->param_index ++;
 8002eba:	f8d4 3154 	ldr.w	r3, [r4, #340]	; 0x154
 8002ebe:	3301      	adds	r3, #1
 8002ec0:	f8c4 3154 	str.w	r3, [r4, #340]	; 0x154
		lcd16x2_clear();
 8002ec4:	f000 fb3c 	bl	8003540 <lcd16x2_clear>
 8002ec8:	e7e1      	b.n	8002e8e <app_menu_parameters+0x6e>
		BT_RESET(BT_DOWN);
 8002eca:	2300      	movs	r3, #0
 8002ecc:	f8c4 31f4 	str.w	r3, [r4, #500]	; 0x1f4
		app->param_index --;
 8002ed0:	f8d4 3154 	ldr.w	r3, [r4, #340]	; 0x154
 8002ed4:	3b01      	subs	r3, #1
 8002ed6:	f8c4 3154 	str.w	r3, [r4, #340]	; 0x154
		lcd16x2_clear();
 8002eda:	f000 fb31 	bl	8003540 <lcd16x2_clear>
 8002ede:	e7dc      	b.n	8002e9a <app_menu_parameters+0x7a>
		BT_RESET(BT_MENU);
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	f8c4 31fc 	str.w	r3, [r4, #508]	; 0x1fc
		app->menu_function = 0;
 8002ee6:	f8c4 3150 	str.w	r3, [r4, #336]	; 0x150
		lcd16x2_clear();
 8002eea:	f000 fb29 	bl	8003540 <lcd16x2_clear>
}
 8002eee:	e7da      	b.n	8002ea6 <app_menu_parameters+0x86>
 8002ef0:	08005f54 	.word	0x08005f54

08002ef4 <app_init>:
 * Descrio mais detalhada da funo exemploFuncao.
 *
 * @param parametro Descrio do parmetro.
 * @return void
 */
void app_init(app_t * app) {
 8002ef4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ef8:	b082      	sub	sp, #8
 8002efa:	4604      	mov	r4, r0

    /** Configs **/

	app->fs = 72000000 / TIM1->ARR ;
 8002efc:	4b5e      	ldr	r3, [pc, #376]	; (8003078 <app_init+0x184>)
 8002efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f00:	485e      	ldr	r0, [pc, #376]	; (800307c <app_init+0x188>)
 8002f02:	fbb0 f0f3 	udiv	r0, r0, r3
 8002f06:	f7fd feaf 	bl	8000c68 <__aeabi_ui2f>
 8002f0a:	4605      	mov	r5, r0
 8002f0c:	6020      	str	r0, [r4, #0]
	app->ts = 1.0 / app->fs;
 8002f0e:	4601      	mov	r1, r0
 8002f10:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8002f14:	f7fd ffb4 	bl	8000e80 <__aeabi_fdiv>
 8002f18:	6060      	str	r0, [r4, #4]

    /** Bus voltage **/

	so_filter_initialize(&app->lpo  , app->fs, LPO_FC  , LPO_Q  , LPO_TYPE  , LPO_WARP  );
 8002f1a:	f104 081c 	add.w	r8, r4, #28
 8002f1e:	f04f 577e 	mov.w	r7, #1065353216	; 0x3f800000
 8002f22:	2600      	movs	r6, #0
 8002f24:	9601      	str	r6, [sp, #4]
 8002f26:	9600      	str	r6, [sp, #0]
 8002f28:	463b      	mov	r3, r7
 8002f2a:	4a55      	ldr	r2, [pc, #340]	; (8003080 <app_init+0x18c>)
 8002f2c:	4629      	mov	r1, r5
 8002f2e:	4640      	mov	r0, r8
 8002f30:	f000 fcb6 	bl	80038a0 <so_filter_initialize>
	so_filter_update_coeff_lowpass(&app->lpo);
 8002f34:	4640      	mov	r0, r8
 8002f36:	f000 fb97 	bl	8003668 <so_filter_update_coeff_lowpass>
	so_filter_initialize(&app->notch, app->fs, NOTCH_FC, NOTCH_Q, NOTCH_TYPE, NOTCH_WARP);
 8002f3a:	4625      	mov	r5, r4
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	9301      	str	r3, [sp, #4]
 8002f40:	2302      	movs	r3, #2
 8002f42:	9300      	str	r3, [sp, #0]
 8002f44:	4b4f      	ldr	r3, [pc, #316]	; (8003084 <app_init+0x190>)
 8002f46:	4a50      	ldr	r2, [pc, #320]	; (8003088 <app_init+0x194>)
 8002f48:	f855 1b64 	ldr.w	r1, [r5], #100
 8002f4c:	4628      	mov	r0, r5
 8002f4e:	f000 fca7 	bl	80038a0 <so_filter_initialize>
	so_filter_update_coeff_notch(&app->notch);
 8002f52:	4628      	mov	r0, r5
 8002f54:	f000 fbfa 	bl	800374c <so_filter_update_coeff_notch>

    /** Controle V/F **/

	app->ref_freq = 1.0;
 8002f58:	f8c4 70f8 	str.w	r7, [r4, #248]	; 0xf8
	app->modulation_amp = 0.0;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	f8c4 30fc 	str.w	r3, [r4, #252]	; 0xfc
	app->modulation_freq = 0.0;
 8002f62:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100

	limiter_initialize(&app->limiter, app->fs, 1.0);
 8002f66:	4620      	mov	r0, r4
 8002f68:	463a      	mov	r2, r7
 8002f6a:	f850 1bd8 	ldr.w	r1, [r0], #216
 8002f6e:	f000 fb12 	bl	8003596 <limiter_initialize>


	WaveGenerator_update(&app->gerador, app->fs, app->modulation_freq, app->modulation_amp);
 8002f72:	4620      	mov	r0, r4
 8002f74:	f8d4 30fc 	ldr.w	r3, [r4, #252]	; 0xfc
 8002f78:	f8d4 2100 	ldr.w	r2, [r4, #256]	; 0x100
 8002f7c:	f850 1bac 	ldr.w	r1, [r0], #172
 8002f80:	f000 fcb6 	bl	80038f0 <WaveGenerator_update>

    /** Menus **/

	app->menu_selection = 0;
 8002f84:	f8c4 614c 	str.w	r6, [r4, #332]	; 0x14c
	app->menu_vector[0] = &app_menu_main;
 8002f88:	4b40      	ldr	r3, [pc, #256]	; (800308c <app_init+0x198>)
 8002f8a:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
	app->menu_vector[1] = &app_menu_monitor;
 8002f8e:	4b40      	ldr	r3, [pc, #256]	; (8003090 <app_init+0x19c>)
 8002f90:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
	app->menu_vector[2] = &app_menu_parameters;
 8002f94:	4b3f      	ldr	r3, [pc, #252]	; (8003094 <app_init+0x1a0>)
 8002f96:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118

	strcpy(app->menu_name[0], "Main menu");
 8002f9a:	4b3f      	ldr	r3, [pc, #252]	; (8003098 <app_init+0x1a4>)
 8002f9c:	cb03      	ldmia	r3!, {r0, r1}
 8002f9e:	f8c4 011c 	str.w	r0, [r4, #284]	; 0x11c
 8002fa2:	f8c4 1120 	str.w	r1, [r4, #288]	; 0x120
 8002fa6:	881b      	ldrh	r3, [r3, #0]
 8002fa8:	f8a4 3124 	strh.w	r3, [r4, #292]	; 0x124
	strcpy(app->menu_name[1], "Monitor");
 8002fac:	4b3b      	ldr	r3, [pc, #236]	; (800309c <app_init+0x1a8>)
 8002fae:	cb03      	ldmia	r3!, {r0, r1}
 8002fb0:	f8c4 012c 	str.w	r0, [r4, #300]	; 0x12c
 8002fb4:	f8c4 1130 	str.w	r1, [r4, #304]	; 0x130
	strcpy(app->menu_name[2], "Parameters");
 8002fb8:	4b39      	ldr	r3, [pc, #228]	; (80030a0 <app_init+0x1ac>)
 8002fba:	cb03      	ldmia	r3!, {r0, r1}
 8002fbc:	f8c4 013c 	str.w	r0, [r4, #316]	; 0x13c
 8002fc0:	f8c4 1140 	str.w	r1, [r4, #320]	; 0x140
 8002fc4:	881a      	ldrh	r2, [r3, #0]
 8002fc6:	789b      	ldrb	r3, [r3, #2]
 8002fc8:	f8a4 2144 	strh.w	r2, [r4, #324]	; 0x144
 8002fcc:	f884 3146 	strb.w	r3, [r4, #326]	; 0x146

    /** Parameters
     * Use 8 Char for name
     * **/

	app->param_ptr[0] = &app->lpo.fc;
 8002fd0:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8002fd4:	f8c4 1158 	str.w	r1, [r4, #344]	; 0x158
	strcpy(app->param_name[0], "LPO Fc");
 8002fd8:	4b32      	ldr	r3, [pc, #200]	; (80030a4 <app_init+0x1b0>)
 8002fda:	6818      	ldr	r0, [r3, #0]
 8002fdc:	f8c4 0174 	str.w	r0, [r4, #372]	; 0x174
 8002fe0:	889a      	ldrh	r2, [r3, #4]
 8002fe2:	799b      	ldrb	r3, [r3, #6]
 8002fe4:	f8a4 2178 	strh.w	r2, [r4, #376]	; 0x178
 8002fe8:	f884 317a 	strb.w	r3, [r4, #378]	; 0x17a

	app->param_ptr[1] = &app->lpo.Q;
 8002fec:	f104 0224 	add.w	r2, r4, #36	; 0x24
 8002ff0:	f8c4 215c 	str.w	r2, [r4, #348]	; 0x15c
	strcpy(app->param_name[1], "LPO Q");
 8002ff4:	4b2c      	ldr	r3, [pc, #176]	; (80030a8 <app_init+0x1b4>)
 8002ff6:	6818      	ldr	r0, [r3, #0]
 8002ff8:	f8c4 0184 	str.w	r0, [r4, #388]	; 0x184
 8002ffc:	889b      	ldrh	r3, [r3, #4]
 8002ffe:	f8a4 3188 	strh.w	r3, [r4, #392]	; 0x188

	app->param_ptr[2] = &app->lpo.fc;
 8003002:	f8c4 1160 	str.w	r1, [r4, #352]	; 0x160
	strcpy(app->param_name[2], "Notch Fc");
 8003006:	4b29      	ldr	r3, [pc, #164]	; (80030ac <app_init+0x1b8>)
 8003008:	cb03      	ldmia	r3!, {r0, r1}
 800300a:	f8c4 0194 	str.w	r0, [r4, #404]	; 0x194
 800300e:	f8c4 1198 	str.w	r1, [r4, #408]	; 0x198
 8003012:	781b      	ldrb	r3, [r3, #0]
 8003014:	f884 319c 	strb.w	r3, [r4, #412]	; 0x19c

	app->param_ptr[3] = &app->lpo.Q;
 8003018:	f8c4 2164 	str.w	r2, [r4, #356]	; 0x164
	strcpy(app->param_name[3], "Notch Q");
 800301c:	4b24      	ldr	r3, [pc, #144]	; (80030b0 <app_init+0x1bc>)
 800301e:	cb03      	ldmia	r3!, {r0, r1}
 8003020:	f8c4 01a4 	str.w	r0, [r4, #420]	; 0x1a4
 8003024:	f8c4 11a8 	str.w	r1, [r4, #424]	; 0x1a8

	app->param_ptr[4] = &app->limiter.rate;
 8003028:	f104 03e0 	add.w	r3, r4, #224	; 0xe0
 800302c:	f8c4 3168 	str.w	r3, [r4, #360]	; 0x168
	strcpy(app->param_name[4], "Rate Lim");
 8003030:	4b20      	ldr	r3, [pc, #128]	; (80030b4 <app_init+0x1c0>)
 8003032:	cb03      	ldmia	r3!, {r0, r1}
 8003034:	f8c4 01b4 	str.w	r0, [r4, #436]	; 0x1b4
 8003038:	f8c4 11b8 	str.w	r1, [r4, #440]	; 0x1b8
 800303c:	781b      	ldrb	r3, [r3, #0]
 800303e:	f884 31bc 	strb.w	r3, [r4, #444]	; 0x1bc

	app->param_ptr[5] = &app->ref_freq;
 8003042:	f104 03f8 	add.w	r3, r4, #248	; 0xf8
 8003046:	f8c4 316c 	str.w	r3, [r4, #364]	; 0x16c
	strcpy(app->param_name[5], "Ref Freq");
 800304a:	4b1b      	ldr	r3, [pc, #108]	; (80030b8 <app_init+0x1c4>)
 800304c:	cb03      	ldmia	r3!, {r0, r1}
 800304e:	f8c4 01c4 	str.w	r0, [r4, #452]	; 0x1c4
 8003052:	f8c4 11c8 	str.w	r1, [r4, #456]	; 0x1c8
 8003056:	781b      	ldrb	r3, [r3, #0]
 8003058:	f884 31cc 	strb.w	r3, [r4, #460]	; 0x1cc

	app->param_ptr[6] = &app->vbus.filtered;
 800305c:	f104 0318 	add.w	r3, r4, #24
 8003060:	f8c4 3170 	str.w	r3, [r4, #368]	; 0x170
	strcpy(app->param_name[6], "Vbus");
 8003064:	4b15      	ldr	r3, [pc, #84]	; (80030bc <app_init+0x1c8>)
 8003066:	6818      	ldr	r0, [r3, #0]
 8003068:	f8c4 01d4 	str.w	r0, [r4, #468]	; 0x1d4
 800306c:	791b      	ldrb	r3, [r3, #4]
 800306e:	f884 31d8 	strb.w	r3, [r4, #472]	; 0x1d8


    /** Buttons **/


}
 8003072:	b002      	add	sp, #8
 8003074:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003078:	40012c00 	.word	0x40012c00
 800307c:	044aa200 	.word	0x044aa200
 8003080:	41f00000 	.word	0x41f00000
 8003084:	41400000 	.word	0x41400000
 8003088:	42f00000 	.word	0x42f00000
 800308c:	08002c81 	.word	0x08002c81
 8003090:	08002d49 	.word	0x08002d49
 8003094:	08002e21 	.word	0x08002e21
 8003098:	08005f58 	.word	0x08005f58
 800309c:	08005f64 	.word	0x08005f64
 80030a0:	08005f6c 	.word	0x08005f6c
 80030a4:	08005f78 	.word	0x08005f78
 80030a8:	08005f80 	.word	0x08005f80
 80030ac:	08005f88 	.word	0x08005f88
 80030b0:	08005f94 	.word	0x08005f94
 80030b4:	08005f9c 	.word	0x08005f9c
 80030b8:	08005fa8 	.word	0x08005fa8
 80030bc:	08005fb4 	.word	0x08005fb4

080030c0 <app_loop>:

void app_loop(app_t * app){
 80030c0:	b538      	push	{r3, r4, r5, lr}
 80030c2:	4604      	mov	r4, r0

		app->button[0].state = HAL_GPIO_ReadPin(BT1_GPIO_Port, BT1_Pin);
 80030c4:	4d1b      	ldr	r5, [pc, #108]	; (8003134 <app_loop+0x74>)
 80030c6:	2110      	movs	r1, #16
 80030c8:	4628      	mov	r0, r5
 80030ca:	f7fe fe8d 	bl	8001de8 <HAL_GPIO_ReadPin>
 80030ce:	f8c4 01e8 	str.w	r0, [r4, #488]	; 0x1e8
		app->button[1].state = HAL_GPIO_ReadPin(BT2_GPIO_Port, BT2_Pin);
 80030d2:	2120      	movs	r1, #32
 80030d4:	4628      	mov	r0, r5
 80030d6:	f7fe fe87 	bl	8001de8 <HAL_GPIO_ReadPin>
 80030da:	f8c4 01f0 	str.w	r0, [r4, #496]	; 0x1f0
		app->button[2].state = HAL_GPIO_ReadPin(BT3_GPIO_Port, BT3_Pin);
 80030de:	2140      	movs	r1, #64	; 0x40
 80030e0:	4628      	mov	r0, r5
 80030e2:	f7fe fe81 	bl	8001de8 <HAL_GPIO_ReadPin>
 80030e6:	f8c4 01f8 	str.w	r0, [r4, #504]	; 0x1f8
		app->button[3].state = HAL_GPIO_ReadPin(BT4_GPIO_Port, BT4_Pin);
 80030ea:	2180      	movs	r1, #128	; 0x80
 80030ec:	4628      	mov	r0, r5
 80030ee:	f7fe fe7b 	bl	8001de8 <HAL_GPIO_ReadPin>
 80030f2:	f8c4 0200 	str.w	r0, [r4, #512]	; 0x200

		if(!app->button[0].state) app->button[0].flag = 1;
 80030f6:	f8d4 31e8 	ldr.w	r3, [r4, #488]	; 0x1e8
 80030fa:	b913      	cbnz	r3, 8003102 <app_loop+0x42>
 80030fc:	2301      	movs	r3, #1
 80030fe:	f8c4 31e4 	str.w	r3, [r4, #484]	; 0x1e4
		if(!app->button[1].state) app->button[1].flag = 1;
 8003102:	f8d4 31f0 	ldr.w	r3, [r4, #496]	; 0x1f0
 8003106:	b913      	cbnz	r3, 800310e <app_loop+0x4e>
 8003108:	2301      	movs	r3, #1
 800310a:	f8c4 31ec 	str.w	r3, [r4, #492]	; 0x1ec
		if(!app->button[2].state) app->button[2].flag = 1;
 800310e:	f8d4 31f8 	ldr.w	r3, [r4, #504]	; 0x1f8
 8003112:	b913      	cbnz	r3, 800311a <app_loop+0x5a>
 8003114:	2301      	movs	r3, #1
 8003116:	f8c4 31f4 	str.w	r3, [r4, #500]	; 0x1f4
		if(!app->button[3].state) app->button[3].flag = 1;
 800311a:	b910      	cbnz	r0, 8003122 <app_loop+0x62>
 800311c:	2301      	movs	r3, #1
 800311e:	f8c4 31fc 	str.w	r3, [r4, #508]	; 0x1fc

		app->menu_vector[app->menu_function](app);
 8003122:	f8d4 3150 	ldr.w	r3, [r4, #336]	; 0x150
 8003126:	3344      	adds	r3, #68	; 0x44
 8003128:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800312c:	4620      	mov	r0, r4
 800312e:	4798      	blx	r3

}
 8003130:	bd38      	pop	{r3, r4, r5, pc}
 8003132:	bf00      	nop
 8003134:	40010c00 	.word	0x40010c00

08003138 <app_isr>:

void app_isr(app_t * app){
 8003138:	b570      	push	{r4, r5, r6, lr}
 800313a:	4604      	mov	r4, r0

	app->vbus.raw = ADC_VOLTAGE_GAIN * ( (float) HAL_ADC_GetValue(&hadc1));
 800313c:	4825      	ldr	r0, [pc, #148]	; (80031d4 <app_isr+0x9c>)
 800313e:	f7fe fac9 	bl	80016d4 <HAL_ADC_GetValue>
 8003142:	f7fd fd91 	bl	8000c68 <__aeabi_ui2f>
 8003146:	4924      	ldr	r1, [pc, #144]	; (80031d8 <app_isr+0xa0>)
 8003148:	f7fd fde6 	bl	8000d18 <__aeabi_fmul>
 800314c:	4605      	mov	r5, r0
 800314e:	60e0      	str	r0, [r4, #12]

	app->timer = app->timer + app->ts;
 8003150:	6861      	ldr	r1, [r4, #4]
 8003152:	68a0      	ldr	r0, [r4, #8]
 8003154:	f7fd fcd8 	bl	8000b08 <__addsf3>
 8003158:	60a0      	str	r0, [r4, #8]

	/** Bus voltage **/

	app->vbus.max = fmaxf(app->vbus.raw, app->vbus.max);
 800315a:	6921      	ldr	r1, [r4, #16]
 800315c:	4628      	mov	r0, r5
 800315e:	f001 f8ad 	bl	80042bc <fmaxf>
 8003162:	6120      	str	r0, [r4, #16]
	app->vbus.min = fminf(app->vbus.raw, app->vbus.min);
 8003164:	6961      	ldr	r1, [r4, #20]
 8003166:	4628      	mov	r0, r5
 8003168:	f001 f8ba 	bl	80042e0 <fminf>
 800316c:	6160      	str	r0, [r4, #20]

	so_filter_run(&app->lpo,   app->vbus.raw);
 800316e:	4629      	mov	r1, r5
 8003170:	f104 001c 	add.w	r0, r4, #28
 8003174:	f000 fb58 	bl	8003828 <so_filter_run>
	app->vbus.filtered = so_filter_run(&app->notch, app->lpo.states.y0);
 8003178:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800317a:	f104 0064 	add.w	r0, r4, #100	; 0x64
 800317e:	f000 fb53 	bl	8003828 <so_filter_run>
 8003182:	61a0      	str	r0, [r4, #24]

    /** Controle V/F **/

	limiter_rate_run(&app->limiter, app->ref_freq);
 8003184:	f8d4 10f8 	ldr.w	r1, [r4, #248]	; 0xf8
 8003188:	f104 00d8 	add.w	r0, r4, #216	; 0xd8
 800318c:	f000 fa11 	bl	80035b2 <limiter_rate_run>

	app->modulation_freq = app->limiter.output;
 8003190:	f8d4 60f4 	ldr.w	r6, [r4, #244]	; 0xf4
 8003194:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
	app->modulation_amp  = app->limiter.output * GENERATOR_NOMINAL_TS;
 8003198:	4910      	ldr	r1, [pc, #64]	; (80031dc <app_isr+0xa4>)
 800319a:	4630      	mov	r0, r6
 800319c:	f7fd fe70 	bl	8000e80 <__aeabi_fdiv>
 80031a0:	4603      	mov	r3, r0
 80031a2:	f8c4 00fc 	str.w	r0, [r4, #252]	; 0xfc

	WaveGenerator_update(&app->gerador, app->fs, app->modulation_freq, app->modulation_amp);
 80031a6:	4625      	mov	r5, r4
 80031a8:	4632      	mov	r2, r6
 80031aa:	f855 1bac 	ldr.w	r1, [r5], #172
 80031ae:	4628      	mov	r0, r5
 80031b0:	f000 fb9e 	bl	80038f0 <WaveGenerator_update>
	WaveGenerator_sine_single_run(&app->gerador);
 80031b4:	4628      	mov	r0, r5
 80031b6:	f000 fbbf 	bl	8003938 <WaveGenerator_sine_single_run>

	app->sa = app->gerador.a;
 80031ba:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 80031be:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
	app->sb = app->gerador.b;
 80031c2:	f8d4 30d0 	ldr.w	r3, [r4, #208]	; 0xd0
 80031c6:	f8c4 3108 	str.w	r3, [r4, #264]	; 0x108
	app->sc = app->gerador.c;
 80031ca:	f8d4 30d4 	ldr.w	r3, [r4, #212]	; 0xd4
 80031ce:	f8c4 310c 	str.w	r3, [r4, #268]	; 0x10c

    /** PWM **/


}
 80031d2:	bd70      	pop	{r4, r5, r6, pc}
 80031d4:	200000bc 	.word	0x200000bc
 80031d8:	3e0aa244 	.word	0x3e0aa244
 80031dc:	42700000 	.word	0x42700000

080031e0 <DWT_Delay_Init>:
/**
 * @brief DWT Cortex Tick counter for Microsecond delay
 */
static uint32_t DWT_Delay_Init(void) {
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 80031e0:	4b0d      	ldr	r3, [pc, #52]	; (8003218 <DWT_Delay_Init+0x38>)
 80031e2:	68da      	ldr	r2, [r3, #12]
 80031e4:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80031e8:	60da      	str	r2, [r3, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80031ea:	68da      	ldr	r2, [r3, #12]
 80031ec:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80031f0:	60da      	str	r2, [r3, #12]
  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk;
 80031f2:	4b0a      	ldr	r3, [pc, #40]	; (800321c <DWT_Delay_Init+0x3c>)
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	f022 0201 	bic.w	r2, r2, #1
 80031fa:	601a      	str	r2, [r3, #0]
  /* Enable clock cycle counter */
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	f042 0201 	orr.w	r2, r2, #1
 8003202:	601a      	str	r2, [r3, #0]
  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 8003204:	2200      	movs	r2, #0
 8003206:	605a      	str	r2, [r3, #4]
  /* 3 NO OPERATION instructions */
  __NOP();
 8003208:	bf00      	nop
  __NOP();
 800320a:	bf00      	nop
  __NOP();
 800320c:	bf00      	nop
  /* Check if clock cycle counter has started */
  if(DWT->CYCCNT)
 800320e:	6858      	ldr	r0, [r3, #4]
  }
  else
  {
    return 1;
  }
}
 8003210:	fab0 f080 	clz	r0, r0
 8003214:	0940      	lsrs	r0, r0, #5
 8003216:	4770      	bx	lr
 8003218:	e000edf0 	.word	0xe000edf0
 800321c:	e0001000 	.word	0xe0001000

08003220 <lcd16x2_rs>:

/**
 * @brief RS control
 */
static void lcd16x2_rs(bool state)
{
 8003220:	b508      	push	{r3, lr}
 8003222:	4602      	mov	r2, r0
  HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, (GPIO_PinState)state);
 8003224:	4b03      	ldr	r3, [pc, #12]	; (8003234 <lcd16x2_rs+0x14>)
 8003226:	8819      	ldrh	r1, [r3, #0]
 8003228:	4b03      	ldr	r3, [pc, #12]	; (8003238 <lcd16x2_rs+0x18>)
 800322a:	6818      	ldr	r0, [r3, #0]
 800322c:	f7fe fde2 	bl	8001df4 <HAL_GPIO_WritePin>
}
 8003230:	bd08      	pop	{r3, pc}
 8003232:	bf00      	nop
 8003234:	200000a6 	.word	0x200000a6
 8003238:	200000b0 	.word	0x200000b0

0800323c <lcd16x2_enablePulse>:
{
 800323c:	b538      	push	{r3, r4, r5, lr}
  HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_SET);
 800323e:	2201      	movs	r2, #1
 8003240:	4b16      	ldr	r3, [pc, #88]	; (800329c <lcd16x2_enablePulse+0x60>)
 8003242:	8819      	ldrh	r1, [r3, #0]
 8003244:	4b16      	ldr	r3, [pc, #88]	; (80032a0 <lcd16x2_enablePulse+0x64>)
 8003246:	6818      	ldr	r0, [r3, #0]
 8003248:	f7fe fdd4 	bl	8001df4 <HAL_GPIO_WritePin>
  DWT_Delay_us(T_CONST);
 800324c:	2414      	movs	r4, #20
 uint32_t clk_cycle_start = DWT->CYCCNT;
 800324e:	4b15      	ldr	r3, [pc, #84]	; (80032a4 <lcd16x2_enablePulse+0x68>)
 8003250:	685d      	ldr	r5, [r3, #4]
 usec *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8003252:	f7ff f8d9 	bl	8002408 <HAL_RCC_GetHCLKFreq>
 8003256:	4b14      	ldr	r3, [pc, #80]	; (80032a8 <lcd16x2_enablePulse+0x6c>)
 8003258:	fba3 3000 	umull	r3, r0, r3, r0
 800325c:	0c80      	lsrs	r0, r0, #18
 800325e:	fb04 f400 	mul.w	r4, r4, r0
 while ((DWT->CYCCNT - clk_cycle_start) < usec);
 8003262:	4a10      	ldr	r2, [pc, #64]	; (80032a4 <lcd16x2_enablePulse+0x68>)
 8003264:	6853      	ldr	r3, [r2, #4]
 8003266:	1b5b      	subs	r3, r3, r5
 8003268:	42a3      	cmp	r3, r4
 800326a:	d3fb      	bcc.n	8003264 <lcd16x2_enablePulse+0x28>
  HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_RESET);
 800326c:	2200      	movs	r2, #0
 800326e:	4b0b      	ldr	r3, [pc, #44]	; (800329c <lcd16x2_enablePulse+0x60>)
 8003270:	8819      	ldrh	r1, [r3, #0]
 8003272:	4b0b      	ldr	r3, [pc, #44]	; (80032a0 <lcd16x2_enablePulse+0x64>)
 8003274:	6818      	ldr	r0, [r3, #0]
 8003276:	f7fe fdbd 	bl	8001df4 <HAL_GPIO_WritePin>
  DWT_Delay_us(60);
 800327a:	243c      	movs	r4, #60	; 0x3c
 uint32_t clk_cycle_start = DWT->CYCCNT;
 800327c:	4b09      	ldr	r3, [pc, #36]	; (80032a4 <lcd16x2_enablePulse+0x68>)
 800327e:	685d      	ldr	r5, [r3, #4]
 usec *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8003280:	f7ff f8c2 	bl	8002408 <HAL_RCC_GetHCLKFreq>
 8003284:	4b08      	ldr	r3, [pc, #32]	; (80032a8 <lcd16x2_enablePulse+0x6c>)
 8003286:	fba3 3000 	umull	r3, r0, r3, r0
 800328a:	0c80      	lsrs	r0, r0, #18
 800328c:	fb04 f400 	mul.w	r4, r4, r0
 while ((DWT->CYCCNT - clk_cycle_start) < usec);
 8003290:	4a04      	ldr	r2, [pc, #16]	; (80032a4 <lcd16x2_enablePulse+0x68>)
 8003292:	6853      	ldr	r3, [r2, #4]
 8003294:	1b5b      	subs	r3, r3, r5
 8003296:	42a3      	cmp	r3, r4
 8003298:	d3fb      	bcc.n	8003292 <lcd16x2_enablePulse+0x56>
}
 800329a:	bd38      	pop	{r3, r4, r5, pc}
 800329c:	200000a4 	.word	0x200000a4
 80032a0:	200000b0 	.word	0x200000b0
 80032a4:	e0001000 	.word	0xe0001000
 80032a8:	431bde83 	.word	0x431bde83

080032ac <lcd16x2_write>:

/**
 * @brief Write parallel signal to lcd
 */
static void lcd16x2_write(uint8_t wbyte)
{
 80032ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80032b0:	4604      	mov	r4, r0
  uint8_t LSB_nibble = wbyte&0xF, MSB_nibble = (wbyte>>4)&0xF;
 80032b2:	0906      	lsrs	r6, r0, #4
  if(is8BitsMode)
 80032b4:	4b42      	ldr	r3, [pc, #264]	; (80033c0 <lcd16x2_write+0x114>)
 80032b6:	781b      	ldrb	r3, [r3, #0]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d03d      	beq.n	8003338 <lcd16x2_write+0x8c>
  {
    //LSB data
    HAL_GPIO_WritePin(PORT_LSB, D0_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 80032bc:	4d41      	ldr	r5, [pc, #260]	; (80033c4 <lcd16x2_write+0x118>)
 80032be:	f000 0201 	and.w	r2, r0, #1
 80032c2:	4b41      	ldr	r3, [pc, #260]	; (80033c8 <lcd16x2_write+0x11c>)
 80032c4:	8819      	ldrh	r1, [r3, #0]
 80032c6:	6828      	ldr	r0, [r5, #0]
 80032c8:	f7fe fd94 	bl	8001df4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_LSB, D1_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 80032cc:	f004 0202 	and.w	r2, r4, #2
 80032d0:	4b3e      	ldr	r3, [pc, #248]	; (80033cc <lcd16x2_write+0x120>)
 80032d2:	8819      	ldrh	r1, [r3, #0]
 80032d4:	6828      	ldr	r0, [r5, #0]
 80032d6:	f7fe fd8d 	bl	8001df4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_LSB, D2_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 80032da:	f004 0204 	and.w	r2, r4, #4
 80032de:	4b3c      	ldr	r3, [pc, #240]	; (80033d0 <lcd16x2_write+0x124>)
 80032e0:	8819      	ldrh	r1, [r3, #0]
 80032e2:	6828      	ldr	r0, [r5, #0]
 80032e4:	f7fe fd86 	bl	8001df4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_LSB, D3_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 80032e8:	f004 0208 	and.w	r2, r4, #8
 80032ec:	4b39      	ldr	r3, [pc, #228]	; (80033d4 <lcd16x2_write+0x128>)
 80032ee:	8819      	ldrh	r1, [r3, #0]
 80032f0:	6828      	ldr	r0, [r5, #0]
 80032f2:	f7fe fd7f 	bl	8001df4 <HAL_GPIO_WritePin>
    //MSB data
    HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 80032f6:	4c38      	ldr	r4, [pc, #224]	; (80033d8 <lcd16x2_write+0x12c>)
 80032f8:	f006 0201 	and.w	r2, r6, #1
 80032fc:	4b37      	ldr	r3, [pc, #220]	; (80033dc <lcd16x2_write+0x130>)
 80032fe:	8819      	ldrh	r1, [r3, #0]
 8003300:	6820      	ldr	r0, [r4, #0]
 8003302:	f7fe fd77 	bl	8001df4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8003306:	f006 0202 	and.w	r2, r6, #2
 800330a:	4b35      	ldr	r3, [pc, #212]	; (80033e0 <lcd16x2_write+0x134>)
 800330c:	8819      	ldrh	r1, [r3, #0]
 800330e:	6820      	ldr	r0, [r4, #0]
 8003310:	f7fe fd70 	bl	8001df4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 8003314:	f006 0204 	and.w	r2, r6, #4
 8003318:	4b32      	ldr	r3, [pc, #200]	; (80033e4 <lcd16x2_write+0x138>)
 800331a:	8819      	ldrh	r1, [r3, #0]
 800331c:	6820      	ldr	r0, [r4, #0]
 800331e:	f7fe fd69 	bl	8001df4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8003322:	f006 0208 	and.w	r2, r6, #8
 8003326:	4b30      	ldr	r3, [pc, #192]	; (80033e8 <lcd16x2_write+0x13c>)
 8003328:	8819      	ldrh	r1, [r3, #0]
 800332a:	6820      	ldr	r0, [r4, #0]
 800332c:	f7fe fd62 	bl	8001df4 <HAL_GPIO_WritePin>
    lcd16x2_enablePulse();
 8003330:	f7ff ff84 	bl	800323c <lcd16x2_enablePulse>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
    lcd16x2_enablePulse();
  }
}
 8003334:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8003338:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 80033dc <lcd16x2_write+0x130>
 800333c:	4d26      	ldr	r5, [pc, #152]	; (80033d8 <lcd16x2_write+0x12c>)
 800333e:	f006 0201 	and.w	r2, r6, #1
 8003342:	f8ba 1000 	ldrh.w	r1, [sl]
 8003346:	6828      	ldr	r0, [r5, #0]
 8003348:	f7fe fd54 	bl	8001df4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 800334c:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80033e0 <lcd16x2_write+0x134>
 8003350:	f006 0202 	and.w	r2, r6, #2
 8003354:	f8b9 1000 	ldrh.w	r1, [r9]
 8003358:	6828      	ldr	r0, [r5, #0]
 800335a:	f7fe fd4b 	bl	8001df4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 800335e:	f8df 8084 	ldr.w	r8, [pc, #132]	; 80033e4 <lcd16x2_write+0x138>
 8003362:	f006 0204 	and.w	r2, r6, #4
 8003366:	f8b8 1000 	ldrh.w	r1, [r8]
 800336a:	6828      	ldr	r0, [r5, #0]
 800336c:	f7fe fd42 	bl	8001df4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8003370:	4f1d      	ldr	r7, [pc, #116]	; (80033e8 <lcd16x2_write+0x13c>)
 8003372:	f006 0208 	and.w	r2, r6, #8
 8003376:	8839      	ldrh	r1, [r7, #0]
 8003378:	6828      	ldr	r0, [r5, #0]
 800337a:	f7fe fd3b 	bl	8001df4 <HAL_GPIO_WritePin>
    lcd16x2_enablePulse();
 800337e:	f7ff ff5d 	bl	800323c <lcd16x2_enablePulse>
    HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8003382:	f004 0201 	and.w	r2, r4, #1
 8003386:	f8ba 1000 	ldrh.w	r1, [sl]
 800338a:	6828      	ldr	r0, [r5, #0]
 800338c:	f7fe fd32 	bl	8001df4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 8003390:	f004 0202 	and.w	r2, r4, #2
 8003394:	f8b9 1000 	ldrh.w	r1, [r9]
 8003398:	6828      	ldr	r0, [r5, #0]
 800339a:	f7fe fd2b 	bl	8001df4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 800339e:	f004 0204 	and.w	r2, r4, #4
 80033a2:	f8b8 1000 	ldrh.w	r1, [r8]
 80033a6:	6828      	ldr	r0, [r5, #0]
 80033a8:	f7fe fd24 	bl	8001df4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 80033ac:	f004 0208 	and.w	r2, r4, #8
 80033b0:	8839      	ldrh	r1, [r7, #0]
 80033b2:	6828      	ldr	r0, [r5, #0]
 80033b4:	f7fe fd1e 	bl	8001df4 <HAL_GPIO_WritePin>
    lcd16x2_enablePulse();
 80033b8:	f7ff ff40 	bl	800323c <lcd16x2_enablePulse>
}
 80033bc:	e7ba      	b.n	8003334 <lcd16x2_write+0x88>
 80033be:	bf00      	nop
 80033c0:	2000000d 	.word	0x2000000d
 80033c4:	200000a8 	.word	0x200000a8
 80033c8:	20000094 	.word	0x20000094
 80033cc:	20000096 	.word	0x20000096
 80033d0:	20000098 	.word	0x20000098
 80033d4:	2000009a 	.word	0x2000009a
 80033d8:	200000ac 	.word	0x200000ac
 80033dc:	2000009c 	.word	0x2000009c
 80033e0:	2000009e 	.word	0x2000009e
 80033e4:	200000a0 	.word	0x200000a0
 80033e8:	200000a2 	.word	0x200000a2

080033ec <lcd16x2_writeCommand>:

/**
 * @brief Write command
 */
static void lcd16x2_writeCommand(uint8_t cmd)
{
 80033ec:	b510      	push	{r4, lr}
 80033ee:	4604      	mov	r4, r0
  lcd16x2_rs(false);
 80033f0:	2000      	movs	r0, #0
 80033f2:	f7ff ff15 	bl	8003220 <lcd16x2_rs>
  lcd16x2_write(cmd);
 80033f6:	4620      	mov	r0, r4
 80033f8:	f7ff ff58 	bl	80032ac <lcd16x2_write>
}
 80033fc:	bd10      	pop	{r4, pc}
	...

08003400 <lcd16x2_write4>:

/**
 * @brief 4-bits write
 */
static void lcd16x2_write4(uint8_t nib)
{
 8003400:	b538      	push	{r3, r4, r5, lr}
 8003402:	4604      	mov	r4, r0
  nib &= 0xF;
  lcd16x2_rs(false);
 8003404:	2000      	movs	r0, #0
 8003406:	f7ff ff0b 	bl	8003220 <lcd16x2_rs>
  //LSB data
  HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(nib&0x1));
 800340a:	4d10      	ldr	r5, [pc, #64]	; (800344c <lcd16x2_write4+0x4c>)
 800340c:	f004 0201 	and.w	r2, r4, #1
 8003410:	4b0f      	ldr	r3, [pc, #60]	; (8003450 <lcd16x2_write4+0x50>)
 8003412:	8819      	ldrh	r1, [r3, #0]
 8003414:	6828      	ldr	r0, [r5, #0]
 8003416:	f7fe fced 	bl	8001df4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(nib&0x2));
 800341a:	f004 0202 	and.w	r2, r4, #2
 800341e:	4b0d      	ldr	r3, [pc, #52]	; (8003454 <lcd16x2_write4+0x54>)
 8003420:	8819      	ldrh	r1, [r3, #0]
 8003422:	6828      	ldr	r0, [r5, #0]
 8003424:	f7fe fce6 	bl	8001df4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(nib&0x4));
 8003428:	f004 0204 	and.w	r2, r4, #4
 800342c:	4b0a      	ldr	r3, [pc, #40]	; (8003458 <lcd16x2_write4+0x58>)
 800342e:	8819      	ldrh	r1, [r3, #0]
 8003430:	6828      	ldr	r0, [r5, #0]
 8003432:	f7fe fcdf 	bl	8001df4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(nib&0x8));
 8003436:	f004 0208 	and.w	r2, r4, #8
 800343a:	4b08      	ldr	r3, [pc, #32]	; (800345c <lcd16x2_write4+0x5c>)
 800343c:	8819      	ldrh	r1, [r3, #0]
 800343e:	6828      	ldr	r0, [r5, #0]
 8003440:	f7fe fcd8 	bl	8001df4 <HAL_GPIO_WritePin>
  lcd16x2_enablePulse();
 8003444:	f7ff fefa 	bl	800323c <lcd16x2_enablePulse>
}
 8003448:	bd38      	pop	{r3, r4, r5, pc}
 800344a:	bf00      	nop
 800344c:	200000ac 	.word	0x200000ac
 8003450:	2000009c 	.word	0x2000009c
 8003454:	2000009e 	.word	0x2000009e
 8003458:	200000a0 	.word	0x200000a0
 800345c:	200000a2 	.word	0x200000a2

08003460 <lcd16x2_init_4bits>:
 * @param[in] x_pin GPIO pin (e.g. GPIO_PIN_1)
 */
void lcd16x2_init_4bits(
    GPIO_TypeDef* port_rs_e, uint16_t rs_pin, uint16_t e_pin,
    GPIO_TypeDef* port_4_7, uint16_t d4_pin, uint16_t d5_pin, uint16_t d6_pin, uint16_t d7_pin)
{
 8003460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003462:	4607      	mov	r7, r0
 8003464:	460e      	mov	r6, r1
 8003466:	4615      	mov	r5, r2
 8003468:	461c      	mov	r4, r3
  DWT_Delay_Init();
 800346a:	f7ff feb9 	bl	80031e0 <DWT_Delay_Init>
  //Set GPIO Ports and Pins data
  PORT_RS_and_E = port_rs_e;
 800346e:	4b23      	ldr	r3, [pc, #140]	; (80034fc <lcd16x2_init_4bits+0x9c>)
 8003470:	601f      	str	r7, [r3, #0]
  PIN_RS = rs_pin;
 8003472:	4b23      	ldr	r3, [pc, #140]	; (8003500 <lcd16x2_init_4bits+0xa0>)
 8003474:	801e      	strh	r6, [r3, #0]
  PIN_E = e_pin;
 8003476:	4b23      	ldr	r3, [pc, #140]	; (8003504 <lcd16x2_init_4bits+0xa4>)
 8003478:	801d      	strh	r5, [r3, #0]
  PORT_MSB = port_4_7;
 800347a:	4b23      	ldr	r3, [pc, #140]	; (8003508 <lcd16x2_init_4bits+0xa8>)
 800347c:	601c      	str	r4, [r3, #0]
  D4_PIN = d4_pin;
 800347e:	f8bd 2018 	ldrh.w	r2, [sp, #24]
 8003482:	4b22      	ldr	r3, [pc, #136]	; (800350c <lcd16x2_init_4bits+0xac>)
 8003484:	801a      	strh	r2, [r3, #0]
  D5_PIN = d5_pin;
 8003486:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800348a:	4b21      	ldr	r3, [pc, #132]	; (8003510 <lcd16x2_init_4bits+0xb0>)
 800348c:	801a      	strh	r2, [r3, #0]
  D6_PIN = d6_pin;
 800348e:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8003492:	4b20      	ldr	r3, [pc, #128]	; (8003514 <lcd16x2_init_4bits+0xb4>)
 8003494:	801a      	strh	r2, [r3, #0]
  D7_PIN = d7_pin;
 8003496:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 800349a:	4b1f      	ldr	r3, [pc, #124]	; (8003518 <lcd16x2_init_4bits+0xb8>)
 800349c:	801a      	strh	r2, [r3, #0]
  is8BitsMode = false;
 800349e:	4b1f      	ldr	r3, [pc, #124]	; (800351c <lcd16x2_init_4bits+0xbc>)
 80034a0:	2200      	movs	r2, #0
 80034a2:	701a      	strb	r2, [r3, #0]
  FunctionSet = 0x28;
 80034a4:	2428      	movs	r4, #40	; 0x28
 80034a6:	4b1e      	ldr	r3, [pc, #120]	; (8003520 <lcd16x2_init_4bits+0xc0>)
 80034a8:	701c      	strb	r4, [r3, #0]

  //Initialise LCD
  //1. Wait at least 15ms
  LCD_MS_DELAY(20);
 80034aa:	2014      	movs	r0, #20
 80034ac:	f7fe f8fe 	bl	80016ac <HAL_Delay>
  //2. Attentions sequence
  lcd16x2_write4(0x3);
 80034b0:	2003      	movs	r0, #3
 80034b2:	f7ff ffa5 	bl	8003400 <lcd16x2_write4>
  LCD_MS_DELAY(5);
 80034b6:	2005      	movs	r0, #5
 80034b8:	f7fe f8f8 	bl	80016ac <HAL_Delay>
  lcd16x2_write4(0x3);
 80034bc:	2003      	movs	r0, #3
 80034be:	f7ff ff9f 	bl	8003400 <lcd16x2_write4>
  LCD_MS_DELAY(1);
 80034c2:	2001      	movs	r0, #1
 80034c4:	f7fe f8f2 	bl	80016ac <HAL_Delay>
  lcd16x2_write4(0x3);
 80034c8:	2003      	movs	r0, #3
 80034ca:	f7ff ff99 	bl	8003400 <lcd16x2_write4>
  LCD_MS_DELAY(1);
 80034ce:	2001      	movs	r0, #1
 80034d0:	f7fe f8ec 	bl	80016ac <HAL_Delay>
  lcd16x2_write4(0x2);  //4 bit mode
 80034d4:	2002      	movs	r0, #2
 80034d6:	f7ff ff93 	bl	8003400 <lcd16x2_write4>
  LCD_MS_DELAY(1);
 80034da:	2001      	movs	r0, #1
 80034dc:	f7fe f8e6 	bl	80016ac <HAL_Delay>
  //4. Function set; Enable 2 lines, Data length to 4 bits
  lcd16x2_writeCommand(LCD_FUNCTIONSET | LCD_FUNCTION_N);
 80034e0:	4620      	mov	r0, r4
 80034e2:	f7ff ff83 	bl	80033ec <lcd16x2_writeCommand>
  //3. Display control (Display ON, Cursor ON, blink cursor)
  //lcd16x2_writeCommand(LCD_DISPLAYCONTROL | LCD_DISPLAY_B | LCD_DISPLAY_C | LCD_DISPLAY_D);
  //3. Display control (Display ON, Cursor OFF, blink cursor OFF)
  lcd16x2_writeCommand(LCD_DISPLAYCONTROL | LCD_DISPLAY_D );
 80034e6:	200c      	movs	r0, #12
 80034e8:	f7ff ff80 	bl	80033ec <lcd16x2_writeCommand>
  //4. Clear LCD and return home
  lcd16x2_writeCommand(LCD_CLEARDISPLAY);
 80034ec:	2001      	movs	r0, #1
 80034ee:	f7ff ff7d 	bl	80033ec <lcd16x2_writeCommand>
  LCD_MS_DELAY(3);
 80034f2:	2003      	movs	r0, #3
 80034f4:	f7fe f8da 	bl	80016ac <HAL_Delay>
}
 80034f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034fa:	bf00      	nop
 80034fc:	200000b0 	.word	0x200000b0
 8003500:	200000a6 	.word	0x200000a6
 8003504:	200000a4 	.word	0x200000a4
 8003508:	200000ac 	.word	0x200000ac
 800350c:	2000009c 	.word	0x2000009c
 8003510:	2000009e 	.word	0x2000009e
 8003514:	200000a0 	.word	0x200000a0
 8003518:	200000a2 	.word	0x200000a2
 800351c:	2000000d 	.word	0x2000000d
 8003520:	2000000c 	.word	0x2000000c

08003524 <lcd16x2_setCursor>:
 * @brief Set cursor position
 * @param[in] row - 0 or 1 for line1 or line2
 * @param[in] col - 0 - 15 (16 columns LCD)
 */
void lcd16x2_setCursor(uint8_t row, uint8_t col)
{
 8003524:	b508      	push	{r3, lr}
  uint8_t maskData;
  maskData = (col)&0x0F;
 8003526:	f001 010f 	and.w	r1, r1, #15
  if(row==0)
 800352a:	b920      	cbnz	r0, 8003536 <lcd16x2_setCursor+0x12>
  {
    maskData |= (0x80);
    lcd16x2_writeCommand(maskData);
 800352c:	f041 0080 	orr.w	r0, r1, #128	; 0x80
 8003530:	f7ff ff5c 	bl	80033ec <lcd16x2_writeCommand>
  else
  {
    maskData |= (0xc0);
    lcd16x2_writeCommand(maskData);
  }
}
 8003534:	bd08      	pop	{r3, pc}
    lcd16x2_writeCommand(maskData);
 8003536:	f041 00c0 	orr.w	r0, r1, #192	; 0xc0
 800353a:	f7ff ff57 	bl	80033ec <lcd16x2_writeCommand>
}
 800353e:	e7f9      	b.n	8003534 <lcd16x2_setCursor+0x10>

08003540 <lcd16x2_clear>:

/**
 * @brief Display clear
 */
void lcd16x2_clear(void)
{
 8003540:	b508      	push	{r3, lr}
  lcd16x2_writeCommand(LCD_CLEARDISPLAY);
 8003542:	2001      	movs	r0, #1
 8003544:	f7ff ff52 	bl	80033ec <lcd16x2_writeCommand>
  LCD_MS_DELAY(3);
 8003548:	2003      	movs	r0, #3
 800354a:	f7fe f8af 	bl	80016ac <HAL_Delay>
}
 800354e:	bd08      	pop	{r3, pc}

08003550 <lcd16x2_printf>:

/**
 * @brief Print to display any datatype (e.g. lcd16x2_printf("Value1 = %.1f", 123.45))
 */
void lcd16x2_printf(const char* str, ...)
{
 8003550:	b40f      	push	{r0, r1, r2, r3}
 8003552:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003554:	b087      	sub	sp, #28
 8003556:	aa0c      	add	r2, sp, #48	; 0x30
 8003558:	f852 1b04 	ldr.w	r1, [r2], #4
  char stringArray[20];
  va_list args;
  va_start(args, str);
 800355c:	9200      	str	r2, [sp, #0]
  vsprintf(stringArray, str, args);
 800355e:	a801      	add	r0, sp, #4
 8003560:	f000 fa5e 	bl	8003a20 <vsiprintf>
  va_end(args);
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 8003564:	ad01      	add	r5, sp, #4
 8003566:	2400      	movs	r4, #0
  lcd16x2_rs(true);
 8003568:	2701      	movs	r7, #1
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 800356a:	a801      	add	r0, sp, #4
 800356c:	f7fc fdf0 	bl	8000150 <strlen>
 8003570:	42a0      	cmp	r0, r4
 8003572:	d90b      	bls.n	800358c <lcd16x2_printf+0x3c>
 8003574:	3401      	adds	r4, #1
 8003576:	2c11      	cmp	r4, #17
 8003578:	d008      	beq.n	800358c <lcd16x2_printf+0x3c>
  {
    lcd16x2_writeData((uint8_t)stringArray[i]);
 800357a:	f815 6b01 	ldrb.w	r6, [r5], #1
  lcd16x2_rs(true);
 800357e:	4638      	mov	r0, r7
 8003580:	f7ff fe4e 	bl	8003220 <lcd16x2_rs>
  lcd16x2_write(data);
 8003584:	4630      	mov	r0, r6
 8003586:	f7ff fe91 	bl	80032ac <lcd16x2_write>
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 800358a:	e7ee      	b.n	800356a <lcd16x2_printf+0x1a>
  }
}
 800358c:	b007      	add	sp, #28
 800358e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8003592:	b004      	add	sp, #16
 8003594:	4770      	bx	lr

08003596 <limiter_initialize>:
 *
 * @param limiter  Ponteiro para a estrutura do limiter
 * @param fs    Frequencia de atualizacao do limiter
 */
void limiter_initialize(limiter_t *limiter, float fs, float rate)
{
 8003596:	b538      	push	{r3, r4, r5, lr}
 8003598:	4604      	mov	r4, r0
 800359a:	4615      	mov	r5, r2
    limiter->fs = fs;
 800359c:	6001      	str	r1, [r0, #0]
    limiter->ts = 1.0 / fs;
 800359e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80035a2:	f7fd fc6d 	bl	8000e80 <__aeabi_fdiv>
 80035a6:	6060      	str	r0, [r4, #4]
    limiter->input = 0.0;
 80035a8:	2300      	movs	r3, #0
 80035aa:	6163      	str	r3, [r4, #20]
    limiter->output = 0.0;
 80035ac:	61e3      	str	r3, [r4, #28]
    limiter->rate = rate;
 80035ae:	60a5      	str	r5, [r4, #8]
}
 80035b0:	bd38      	pop	{r3, r4, r5, pc}

080035b2 <limiter_rate_run>:
 * @param[in] limiter Ponteiro para a estrutura do limiter.
 * @param[in] input Entrada para o limitador de taxa.
 * @return Sada limitada pelo limite de taxa.
 */
float limiter_rate_run(limiter_t *limiter, float input)
{
 80035b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035b6:	4605      	mov	r5, r0
 80035b8:	460c      	mov	r4, r1
    float delta    = input - limiter->output;
 80035ba:	f8d0 801c 	ldr.w	r8, [r0, #28]
 80035be:	4641      	mov	r1, r8
 80035c0:	4620      	mov	r0, r4
 80035c2:	f7fd fa9f 	bl	8000b04 <__aeabi_fsub>
 80035c6:	4607      	mov	r7, r0
    float maxDelta = limiter->rate * limiter->ts;
 80035c8:	6869      	ldr	r1, [r5, #4]
 80035ca:	68a8      	ldr	r0, [r5, #8]
 80035cc:	f7fd fba4 	bl	8000d18 <__aeabi_fmul>
 80035d0:	4606      	mov	r6, r0

    if (delta > maxDelta) {
 80035d2:	4601      	mov	r1, r0
 80035d4:	4638      	mov	r0, r7
 80035d6:	f7fd fd5b 	bl	8001090 <__aeabi_fcmpgt>
 80035da:	b130      	cbz	r0, 80035ea <limiter_rate_run+0x38>
        input = limiter->output + maxDelta;
 80035dc:	4631      	mov	r1, r6
 80035de:	4640      	mov	r0, r8
 80035e0:	f7fd fa92 	bl	8000b08 <__addsf3>
    } else if (delta < -maxDelta) {
        input = limiter->output - maxDelta;
    }

    limiter->output = input;
 80035e4:	61e8      	str	r0, [r5, #28]
    return limiter->output;
}
 80035e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    } else if (delta < -maxDelta) {
 80035ea:	f106 4000 	add.w	r0, r6, #2147483648	; 0x80000000
 80035ee:	4639      	mov	r1, r7
 80035f0:	f7fd fd4e 	bl	8001090 <__aeabi_fcmpgt>
 80035f4:	b120      	cbz	r0, 8003600 <limiter_rate_run+0x4e>
        input = limiter->output - maxDelta;
 80035f6:	4631      	mov	r1, r6
 80035f8:	4640      	mov	r0, r8
 80035fa:	f7fd fa83 	bl	8000b04 <__aeabi_fsub>
 80035fe:	e7f1      	b.n	80035e4 <limiter_rate_run+0x32>
 8003600:	4620      	mov	r0, r4
 8003602:	e7ef      	b.n	80035e4 <limiter_rate_run+0x32>
 8003604:	0000      	movs	r0, r0
	...

08003608 <so_filter_prewarp_frequency>:
 *
 * @param   fc              Frequencia de atualizacao do so_filter em Hz
 * @return  wp              Retorna a frequencia de corte pre distorcida em radianos
 */
void so_filter_prewarp_frequency(so_filter_t * so_filter, float fc)
{
 8003608:	b5d0      	push	{r4, r6, r7, lr}
 800360a:	4604      	mov	r4, r0
 800360c:	4608      	mov	r0, r1
    so_filter->fc = fc;
 800360e:	6161      	str	r1, [r4, #20]
    so_filter->wc = 2.0 * so_filter->fs * tan( 3.1415926535897932384626433832795 * fc * so_filter->ts );
 8003610:	f7fc ff0a 	bl	8000428 <__aeabi_f2d>
 8003614:	a312      	add	r3, pc, #72	; (adr r3, 8003660 <so_filter_prewarp_frequency+0x58>)
 8003616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800361a:	f7fc ff5d 	bl	80004d8 <__aeabi_dmul>
 800361e:	4606      	mov	r6, r0
 8003620:	460f      	mov	r7, r1
 8003622:	6920      	ldr	r0, [r4, #16]
 8003624:	f7fc ff00 	bl	8000428 <__aeabi_f2d>
 8003628:	4602      	mov	r2, r0
 800362a:	460b      	mov	r3, r1
 800362c:	4630      	mov	r0, r6
 800362e:	4639      	mov	r1, r7
 8003630:	f7fc ff52 	bl	80004d8 <__aeabi_dmul>
 8003634:	f000 fe18 	bl	8004268 <tan>
 8003638:	4606      	mov	r6, r0
 800363a:	460f      	mov	r7, r1
 800363c:	68e0      	ldr	r0, [r4, #12]
 800363e:	f7fc fef3 	bl	8000428 <__aeabi_f2d>
 8003642:	4602      	mov	r2, r0
 8003644:	460b      	mov	r3, r1
 8003646:	f7fc fd91 	bl	800016c <__adddf3>
 800364a:	4632      	mov	r2, r6
 800364c:	463b      	mov	r3, r7
 800364e:	f7fc ff43 	bl	80004d8 <__aeabi_dmul>
 8003652:	f7fd fa03 	bl	8000a5c <__aeabi_d2f>
 8003656:	61a0      	str	r0, [r4, #24]
}
 8003658:	bdd0      	pop	{r4, r6, r7, pc}
 800365a:	bf00      	nop
 800365c:	f3af 8000 	nop.w
 8003660:	54442d18 	.word	0x54442d18
 8003664:	400921fb 	.word	0x400921fb

08003668 <so_filter_update_coeff_lowpass>:
 * @param fs            Frequencia de atualizacao do so_filter em Hz
 * @param Q             Fator de qualidade do filtro
 * @param fc            Frequencia de corte em Hertz
 */
void so_filter_update_coeff_lowpass(so_filter_t * so_filter)
{
 8003668:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800366c:	4604      	mov	r4, r0
    //!< Variaveis auxiliares para minimizar processamento
    float a = so_filter->ts * so_filter->ts * so_filter->wc *  so_filter->wc;   //!< (ts*wc)^2
 800366e:	6906      	ldr	r6, [r0, #16]
 8003670:	f8d0 8018 	ldr.w	r8, [r0, #24]
 8003674:	4631      	mov	r1, r6
 8003676:	4630      	mov	r0, r6
 8003678:	f7fd fb4e 	bl	8000d18 <__aeabi_fmul>
 800367c:	4641      	mov	r1, r8
 800367e:	f7fd fb4b 	bl	8000d18 <__aeabi_fmul>
 8003682:	4641      	mov	r1, r8
 8003684:	f7fd fb48 	bl	8000d18 <__aeabi_fmul>
 8003688:	4605      	mov	r5, r0
    float b = (2.0 * so_filter->ts * so_filter->wc) / so_filter->Q;             //!< 2*ts*wc/Q
 800368a:	4630      	mov	r0, r6
 800368c:	f7fc fecc 	bl	8000428 <__aeabi_f2d>
 8003690:	4602      	mov	r2, r0
 8003692:	460b      	mov	r3, r1
 8003694:	f7fc fd6a 	bl	800016c <__adddf3>
 8003698:	4606      	mov	r6, r0
 800369a:	460f      	mov	r7, r1
 800369c:	4640      	mov	r0, r8
 800369e:	f7fc fec3 	bl	8000428 <__aeabi_f2d>
 80036a2:	4602      	mov	r2, r0
 80036a4:	460b      	mov	r3, r1
 80036a6:	4630      	mov	r0, r6
 80036a8:	4639      	mov	r1, r7
 80036aa:	f7fc ff15 	bl	80004d8 <__aeabi_dmul>
 80036ae:	4606      	mov	r6, r0
 80036b0:	460f      	mov	r7, r1
 80036b2:	68a0      	ldr	r0, [r4, #8]
 80036b4:	f7fc feb8 	bl	8000428 <__aeabi_f2d>
 80036b8:	4602      	mov	r2, r0
 80036ba:	460b      	mov	r3, r1
 80036bc:	4630      	mov	r0, r6
 80036be:	4639      	mov	r1, r7
 80036c0:	f7fd f834 	bl	800072c <__aeabi_ddiv>
 80036c4:	f7fd f9ca 	bl	8000a5c <__aeabi_d2f>
 80036c8:	4607      	mov	r7, r0
    float aux_div = 1.0 / ( 4 + b + a );                                        //!< 1 / (4 + 2*ts*wc/Q + (ts*wc)^2)
 80036ca:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 80036ce:	f7fd fa1b 	bl	8000b08 <__addsf3>
 80036d2:	4629      	mov	r1, r5
 80036d4:	f7fd fa18 	bl	8000b08 <__addsf3>
 80036d8:	4601      	mov	r1, r0
 80036da:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80036de:	f7fd fbcf 	bl	8000e80 <__aeabi_fdiv>
 80036e2:	4606      	mov	r6, r0

    //!< Coeficientes do filtro de eixo direto
    so_filter->coeffs.a1 = ( (2.0 * a) - 8) * aux_div;
 80036e4:	4628      	mov	r0, r5
 80036e6:	f7fc fe9f 	bl	8000428 <__aeabi_f2d>
 80036ea:	4602      	mov	r2, r0
 80036ec:	460b      	mov	r3, r1
 80036ee:	f7fc fd3d 	bl	800016c <__adddf3>
 80036f2:	2200      	movs	r2, #0
 80036f4:	4b14      	ldr	r3, [pc, #80]	; (8003748 <so_filter_update_coeff_lowpass+0xe0>)
 80036f6:	f7fc fd37 	bl	8000168 <__aeabi_dsub>
 80036fa:	4680      	mov	r8, r0
 80036fc:	4689      	mov	r9, r1
 80036fe:	4630      	mov	r0, r6
 8003700:	f7fc fe92 	bl	8000428 <__aeabi_f2d>
 8003704:	4602      	mov	r2, r0
 8003706:	460b      	mov	r3, r1
 8003708:	4640      	mov	r0, r8
 800370a:	4649      	mov	r1, r9
 800370c:	f7fc fee4 	bl	80004d8 <__aeabi_dmul>
 8003710:	f7fd f9a4 	bl	8000a5c <__aeabi_d2f>
 8003714:	61e0      	str	r0, [r4, #28]
    so_filter->coeffs.a2 = (a - b + 4)      * aux_div;
 8003716:	4639      	mov	r1, r7
 8003718:	4628      	mov	r0, r5
 800371a:	f7fd f9f3 	bl	8000b04 <__aeabi_fsub>
 800371e:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8003722:	f7fd f9f1 	bl	8000b08 <__addsf3>
 8003726:	4631      	mov	r1, r6
 8003728:	f7fd faf6 	bl	8000d18 <__aeabi_fmul>
 800372c:	6220      	str	r0, [r4, #32]
    so_filter->coeffs.b0 = a                * aux_div;
 800372e:	4631      	mov	r1, r6
 8003730:	4628      	mov	r0, r5
 8003732:	f7fd faf1 	bl	8000d18 <__aeabi_fmul>
 8003736:	4605      	mov	r5, r0
 8003738:	6260      	str	r0, [r4, #36]	; 0x24
    so_filter->coeffs.b1 = 2.0 * so_filter->coeffs.b0;
 800373a:	4601      	mov	r1, r0
 800373c:	f7fd f9e4 	bl	8000b08 <__addsf3>
 8003740:	62a0      	str	r0, [r4, #40]	; 0x28
    so_filter->coeffs.b2 = so_filter->coeffs.b0;
 8003742:	62e5      	str	r5, [r4, #44]	; 0x2c
}
 8003744:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003748:	40200000 	.word	0x40200000

0800374c <so_filter_update_coeff_notch>:
 * @param fs            Frequencia de atualizacao do so_filter em Hz
 * @param Q             Fator de qualidade do filtro
 * @param fc            Frequencia de corte em Hertz
 */
void so_filter_update_coeff_notch(so_filter_t * so_filter)
{
 800374c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003750:	4604      	mov	r4, r0
    //!< Variaveis auxiliares para minimizar processamento
    float a = so_filter->ts * so_filter->ts * so_filter->wc *  so_filter->wc;   //!< (ts*wc)^2
 8003752:	6906      	ldr	r6, [r0, #16]
 8003754:	6985      	ldr	r5, [r0, #24]
 8003756:	4631      	mov	r1, r6
 8003758:	4630      	mov	r0, r6
 800375a:	f7fd fadd 	bl	8000d18 <__aeabi_fmul>
 800375e:	4629      	mov	r1, r5
 8003760:	f7fd fada 	bl	8000d18 <__aeabi_fmul>
 8003764:	4629      	mov	r1, r5
 8003766:	f7fd fad7 	bl	8000d18 <__aeabi_fmul>
 800376a:	4607      	mov	r7, r0
    float b = 2.0 * so_filter->ts * so_filter->wc / so_filter->Q;               //!< 2*ts*wc/Q
 800376c:	4630      	mov	r0, r6
 800376e:	f7fc fe5b 	bl	8000428 <__aeabi_f2d>
 8003772:	4602      	mov	r2, r0
 8003774:	460b      	mov	r3, r1
 8003776:	f7fc fcf9 	bl	800016c <__adddf3>
 800377a:	4680      	mov	r8, r0
 800377c:	4689      	mov	r9, r1
 800377e:	4628      	mov	r0, r5
 8003780:	f7fc fe52 	bl	8000428 <__aeabi_f2d>
 8003784:	4602      	mov	r2, r0
 8003786:	460b      	mov	r3, r1
 8003788:	4640      	mov	r0, r8
 800378a:	4649      	mov	r1, r9
 800378c:	f7fc fea4 	bl	80004d8 <__aeabi_dmul>
 8003790:	4680      	mov	r8, r0
 8003792:	4689      	mov	r9, r1
 8003794:	68a0      	ldr	r0, [r4, #8]
 8003796:	f7fc fe47 	bl	8000428 <__aeabi_f2d>
 800379a:	4602      	mov	r2, r0
 800379c:	460b      	mov	r3, r1
 800379e:	4640      	mov	r0, r8
 80037a0:	4649      	mov	r1, r9
 80037a2:	f7fc ffc3 	bl	800072c <__aeabi_ddiv>
 80037a6:	f7fd f959 	bl	8000a5c <__aeabi_d2f>
 80037aa:	4682      	mov	sl, r0
    float c = a + 4;                                                            //!< (ts*wc)^2 + 4
 80037ac:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 80037b0:	4638      	mov	r0, r7
 80037b2:	f7fd f9a9 	bl	8000b08 <__addsf3>
 80037b6:	4605      	mov	r5, r0
    float aux_div = 1.0 / ( b + c );                                            //!< 1 / (4 + 2*ts*wc/Q + (ts*wc)^2)
 80037b8:	4601      	mov	r1, r0
 80037ba:	4650      	mov	r0, sl
 80037bc:	f7fd f9a4 	bl	8000b08 <__addsf3>
 80037c0:	4601      	mov	r1, r0
 80037c2:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80037c6:	f7fd fb5b 	bl	8000e80 <__aeabi_fdiv>
 80037ca:	4606      	mov	r6, r0

    //!< Coeficientes do filtro de eixo direto
    so_filter->coeffs.a1 = (2.0 * a - 8)    * aux_div;
 80037cc:	4638      	mov	r0, r7
 80037ce:	f7fc fe2b 	bl	8000428 <__aeabi_f2d>
 80037d2:	4602      	mov	r2, r0
 80037d4:	460b      	mov	r3, r1
 80037d6:	f7fc fcc9 	bl	800016c <__adddf3>
 80037da:	2200      	movs	r2, #0
 80037dc:	4b11      	ldr	r3, [pc, #68]	; (8003824 <so_filter_update_coeff_notch+0xd8>)
 80037de:	f7fc fcc3 	bl	8000168 <__aeabi_dsub>
 80037e2:	4680      	mov	r8, r0
 80037e4:	4689      	mov	r9, r1
 80037e6:	4630      	mov	r0, r6
 80037e8:	f7fc fe1e 	bl	8000428 <__aeabi_f2d>
 80037ec:	4602      	mov	r2, r0
 80037ee:	460b      	mov	r3, r1
 80037f0:	4640      	mov	r0, r8
 80037f2:	4649      	mov	r1, r9
 80037f4:	f7fc fe70 	bl	80004d8 <__aeabi_dmul>
 80037f8:	f7fd f930 	bl	8000a5c <__aeabi_d2f>
 80037fc:	4607      	mov	r7, r0
 80037fe:	61e0      	str	r0, [r4, #28]
    so_filter->coeffs.a2 = (c - b)          * aux_div;
 8003800:	4651      	mov	r1, sl
 8003802:	4628      	mov	r0, r5
 8003804:	f7fd f97e 	bl	8000b04 <__aeabi_fsub>
 8003808:	4631      	mov	r1, r6
 800380a:	f7fd fa85 	bl	8000d18 <__aeabi_fmul>
 800380e:	6220      	str	r0, [r4, #32]
    so_filter->coeffs.b0 = c                * aux_div;
 8003810:	4631      	mov	r1, r6
 8003812:	4628      	mov	r0, r5
 8003814:	f7fd fa80 	bl	8000d18 <__aeabi_fmul>
 8003818:	6260      	str	r0, [r4, #36]	; 0x24
    so_filter->coeffs.b1 = so_filter->coeffs.a1;
 800381a:	62a7      	str	r7, [r4, #40]	; 0x28
    so_filter->coeffs.b2 = so_filter->coeffs.b0;
 800381c:	62e0      	str	r0, [r4, #44]	; 0x2c
}
 800381e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003822:	bf00      	nop
 8003824:	40200000 	.word	0x40200000

08003828 <so_filter_run>:
 * @brief Roda a estrutura do filtro SO
 *
 * @param so_filter Ponteiro para a estrutura do filtro
 * @param input     Entrada do filtro
 */
float so_filter_run(so_filter_t * so_filter, float input){
 8003828:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800382c:	4604      	mov	r4, r0
 800382e:	4608      	mov	r0, r1
    so_filter->states.u2 = so_filter->states.u1;
 8003830:	f8d4 8034 	ldr.w	r8, [r4, #52]	; 0x34
 8003834:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
    so_filter->states.u1 = so_filter->states.u0;
 8003838:	f8d4 9030 	ldr.w	r9, [r4, #48]	; 0x30
 800383c:	f8c4 9034 	str.w	r9, [r4, #52]	; 0x34
    so_filter->states.u0 = input;
 8003840:	6321      	str	r1, [r4, #48]	; 0x30
    so_filter->states.y2 = so_filter->states.y1;
 8003842:	6c27      	ldr	r7, [r4, #64]	; 0x40
 8003844:	6467      	str	r7, [r4, #68]	; 0x44
    so_filter->states.y1 = so_filter->states.y0;
 8003846:	6be6      	ldr	r6, [r4, #60]	; 0x3c
 8003848:	6426      	str	r6, [r4, #64]	; 0x40
    so_filter->states.y0 =  so_filter->states.u0 * so_filter->coeffs.b0 +
 800384a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800384c:	f7fd fa64 	bl	8000d18 <__aeabi_fmul>
 8003850:	4605      	mov	r5, r0
                            so_filter->states.u1 * so_filter->coeffs.b1 +
 8003852:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003854:	4648      	mov	r0, r9
 8003856:	f7fd fa5f 	bl	8000d18 <__aeabi_fmul>
 800385a:	4601      	mov	r1, r0
    so_filter->states.y0 =  so_filter->states.u0 * so_filter->coeffs.b0 +
 800385c:	4628      	mov	r0, r5
 800385e:	f7fd f953 	bl	8000b08 <__addsf3>
 8003862:	4605      	mov	r5, r0
                            so_filter->states.u2 * so_filter->coeffs.b2 -
 8003864:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8003866:	4640      	mov	r0, r8
 8003868:	f7fd fa56 	bl	8000d18 <__aeabi_fmul>
 800386c:	4601      	mov	r1, r0
                            so_filter->states.u1 * so_filter->coeffs.b1 +
 800386e:	4628      	mov	r0, r5
 8003870:	f7fd f94a 	bl	8000b08 <__addsf3>
 8003874:	4605      	mov	r5, r0
                            so_filter->states.y2 * so_filter->coeffs.a2 -
 8003876:	6a21      	ldr	r1, [r4, #32]
 8003878:	4638      	mov	r0, r7
 800387a:	f7fd fa4d 	bl	8000d18 <__aeabi_fmul>
 800387e:	4601      	mov	r1, r0
                            so_filter->states.u2 * so_filter->coeffs.b2 -
 8003880:	4628      	mov	r0, r5
 8003882:	f7fd f93f 	bl	8000b04 <__aeabi_fsub>
 8003886:	4605      	mov	r5, r0
                            so_filter->states.y1 * so_filter->coeffs.a1;
 8003888:	69e1      	ldr	r1, [r4, #28]
 800388a:	4630      	mov	r0, r6
 800388c:	f7fd fa44 	bl	8000d18 <__aeabi_fmul>
 8003890:	4601      	mov	r1, r0
                            so_filter->states.y2 * so_filter->coeffs.a2 -
 8003892:	4628      	mov	r0, r5
 8003894:	f7fd f936 	bl	8000b04 <__aeabi_fsub>
    so_filter->states.y0 =  so_filter->states.u0 * so_filter->coeffs.b0 +
 8003898:	63e0      	str	r0, [r4, #60]	; 0x3c
    return so_filter->states.y0;
}
 800389a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

080038a0 <so_filter_initialize>:
 * @param Q             Fator de qualidade do filtro
 * @param fc            Frequencia de corte em Hertz
 * @param Type          Tipo do filtro: 0 lowpass, 1 bandpass, 2 notch e 3 highpass
 */
void so_filter_initialize(so_filter_t * so_filter, float fs, float fc, float Q, int type, int is_prewarped)
{
 80038a0:	b570      	push	{r4, r5, r6, lr}
 80038a2:	4604      	mov	r4, r0
 80038a4:	4615      	mov	r5, r2
 80038a6:	9e05      	ldr	r6, [sp, #20]
    //!< Atualiza os parametros usado no filtro
    so_filter->type = type;
 80038a8:	9a04      	ldr	r2, [sp, #16]
 80038aa:	6002      	str	r2, [r0, #0]
    so_filter->Q  = Q;
 80038ac:	6083      	str	r3, [r0, #8]
    so_filter->fs = fs;
 80038ae:	60c1      	str	r1, [r0, #12]
    so_filter->ts = 1.0 / fs;
 80038b0:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80038b4:	f7fd fae4 	bl	8000e80 <__aeabi_fdiv>
 80038b8:	6120      	str	r0, [r4, #16]
    so_filter->fc = fc;
 80038ba:	6165      	str	r5, [r4, #20]
    so_filter->is_prewarped = is_prewarped;
 80038bc:	6066      	str	r6, [r4, #4]

    if (is_prewarped){
 80038be:	b95e      	cbnz	r6, 80038d8 <so_filter_initialize+0x38>
        so_filter_prewarp_frequency(so_filter, fc);
    }else{
        so_filter->wc = 6.28318530717958647692528676655900 * fc;
 80038c0:	4628      	mov	r0, r5
 80038c2:	f7fc fdb1 	bl	8000428 <__aeabi_f2d>
 80038c6:	a308      	add	r3, pc, #32	; (adr r3, 80038e8 <so_filter_initialize+0x48>)
 80038c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038cc:	f7fc fe04 	bl	80004d8 <__aeabi_dmul>
 80038d0:	f7fd f8c4 	bl	8000a5c <__aeabi_d2f>
 80038d4:	61a0      	str	r0, [r4, #24]
    }
}
 80038d6:	bd70      	pop	{r4, r5, r6, pc}
        so_filter_prewarp_frequency(so_filter, fc);
 80038d8:	4629      	mov	r1, r5
 80038da:	4620      	mov	r0, r4
 80038dc:	f7ff fe94 	bl	8003608 <so_filter_prewarp_frequency>
 80038e0:	e7f9      	b.n	80038d6 <so_filter_initialize+0x36>
 80038e2:	bf00      	nop
 80038e4:	f3af 8000 	nop.w
 80038e8:	54442d18 	.word	0x54442d18
 80038ec:	401921fb 	.word	0x401921fb

080038f0 <WaveGenerator_update>:
 * @param SineWave Ponteiro para estrutura WaveGenerator
 *
 * @warning
 */
void WaveGenerator_update(WaveGenerator_t * SineWave, float Fs, float Fg, float A)
{
 80038f0:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 80038f4:	4604      	mov	r4, r0
 80038f6:	4615      	mov	r5, r2
 80038f8:	461e      	mov	r6, r3
    //!< Atualiza frequencia da integrao do gerador
    //SineWave->Fs = Fs;
    //!< Atualiza periodo da integrao do gerador
    //SineWave->Ts = 1.0 / Fs;
    //!< Atualiza Passo de integrao
    SineWave->Delta = TWOPI * Fg * SineWave->Ts;
 80038fa:	4610      	mov	r0, r2
 80038fc:	f7fc fd94 	bl	8000428 <__aeabi_f2d>
 8003900:	a30b      	add	r3, pc, #44	; (adr r3, 8003930 <WaveGenerator_update+0x40>)
 8003902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003906:	f7fc fde7 	bl	80004d8 <__aeabi_dmul>
 800390a:	4680      	mov	r8, r0
 800390c:	4689      	mov	r9, r1
 800390e:	6860      	ldr	r0, [r4, #4]
 8003910:	f7fc fd8a 	bl	8000428 <__aeabi_f2d>
 8003914:	4602      	mov	r2, r0
 8003916:	460b      	mov	r3, r1
 8003918:	4640      	mov	r0, r8
 800391a:	4649      	mov	r1, r9
 800391c:	f7fc fddc 	bl	80004d8 <__aeabi_dmul>
 8003920:	f7fd f89c 	bl	8000a5c <__aeabi_d2f>
 8003924:	60a0      	str	r0, [r4, #8]
    //!< Atualiza frequencia fundamental da gerao
    SineWave->Fg = Fg;
 8003926:	6125      	str	r5, [r4, #16]
    //!< Atualiza amplitude do sinal de gerao
    SineWave->A = A;
 8003928:	6166      	str	r6, [r4, #20]

}
 800392a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800392e:	bf00      	nop
 8003930:	54442d18 	.word	0x54442d18
 8003934:	401921fb 	.word	0x401921fb

08003938 <WaveGenerator_sine_single_run>:
 * @param SineWave Ponteiro para estrutura WaveGenerator
 *
 * @warning
 */
void WaveGenerator_sine_single_run(WaveGenerator_t * SineWave)
{
 8003938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800393a:	4604      	mov	r4, r0
    //!< Atualiza tempo
    SineWave->t = SineWave->t + SineWave->Delta;
 800393c:	6881      	ldr	r1, [r0, #8]
 800393e:	68c0      	ldr	r0, [r0, #12]
 8003940:	f7fd f8e2 	bl	8000b08 <__addsf3>
 8003944:	4605      	mov	r5, r0

    //!< Reseta quando complar um ciclo
    if (SineWave->t >= TWOPI){
 8003946:	f7fc fd6f 	bl	8000428 <__aeabi_f2d>
 800394a:	4606      	mov	r6, r0
 800394c:	460f      	mov	r7, r1
 800394e:	a30e      	add	r3, pc, #56	; (adr r3, 8003988 <WaveGenerator_sine_single_run+0x50>)
 8003950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003954:	f7fd f846 	bl	80009e4 <__aeabi_dcmpge>
 8003958:	b908      	cbnz	r0, 800395e <WaveGenerator_sine_single_run+0x26>
    SineWave->t = SineWave->t + SineWave->Delta;
 800395a:	60e5      	str	r5, [r4, #12]
 800395c:	e009      	b.n	8003972 <WaveGenerator_sine_single_run+0x3a>
        SineWave->t -= TWOPI;
 800395e:	a30a      	add	r3, pc, #40	; (adr r3, 8003988 <WaveGenerator_sine_single_run+0x50>)
 8003960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003964:	4630      	mov	r0, r6
 8003966:	4639      	mov	r1, r7
 8003968:	f7fc fbfe 	bl	8000168 <__aeabi_dsub>
 800396c:	f7fd f876 	bl	8000a5c <__aeabi_d2f>
 8003970:	60e0      	str	r0, [r4, #12]
    }

    //!< Atualiza as saidas
    SineWave->a = SineWave->A * sinf(SineWave->t + THETA_A);
 8003972:	68e0      	ldr	r0, [r4, #12]
 8003974:	f000 fce0 	bl	8004338 <sinf>
 8003978:	4601      	mov	r1, r0
 800397a:	6960      	ldr	r0, [r4, #20]
 800397c:	f7fd f9cc 	bl	8000d18 <__aeabi_fmul>
 8003980:	6220      	str	r0, [r4, #32]

}
 8003982:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003984:	f3af 8000 	nop.w
 8003988:	54442d18 	.word	0x54442d18
 800398c:	401921fb 	.word	0x401921fb

08003990 <__errno>:
 8003990:	4b01      	ldr	r3, [pc, #4]	; (8003998 <__errno+0x8>)
 8003992:	6818      	ldr	r0, [r3, #0]
 8003994:	4770      	bx	lr
 8003996:	bf00      	nop
 8003998:	20000010 	.word	0x20000010

0800399c <__libc_init_array>:
 800399c:	b570      	push	{r4, r5, r6, lr}
 800399e:	2600      	movs	r6, #0
 80039a0:	4d0c      	ldr	r5, [pc, #48]	; (80039d4 <__libc_init_array+0x38>)
 80039a2:	4c0d      	ldr	r4, [pc, #52]	; (80039d8 <__libc_init_array+0x3c>)
 80039a4:	1b64      	subs	r4, r4, r5
 80039a6:	10a4      	asrs	r4, r4, #2
 80039a8:	42a6      	cmp	r6, r4
 80039aa:	d109      	bne.n	80039c0 <__libc_init_array+0x24>
 80039ac:	f002 faa0 	bl	8005ef0 <_init>
 80039b0:	2600      	movs	r6, #0
 80039b2:	4d0a      	ldr	r5, [pc, #40]	; (80039dc <__libc_init_array+0x40>)
 80039b4:	4c0a      	ldr	r4, [pc, #40]	; (80039e0 <__libc_init_array+0x44>)
 80039b6:	1b64      	subs	r4, r4, r5
 80039b8:	10a4      	asrs	r4, r4, #2
 80039ba:	42a6      	cmp	r6, r4
 80039bc:	d105      	bne.n	80039ca <__libc_init_array+0x2e>
 80039be:	bd70      	pop	{r4, r5, r6, pc}
 80039c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80039c4:	4798      	blx	r3
 80039c6:	3601      	adds	r6, #1
 80039c8:	e7ee      	b.n	80039a8 <__libc_init_array+0xc>
 80039ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80039ce:	4798      	blx	r3
 80039d0:	3601      	adds	r6, #1
 80039d2:	e7f2      	b.n	80039ba <__libc_init_array+0x1e>
 80039d4:	08006598 	.word	0x08006598
 80039d8:	08006598 	.word	0x08006598
 80039dc:	08006598 	.word	0x08006598
 80039e0:	0800659c 	.word	0x0800659c

080039e4 <memset>:
 80039e4:	4603      	mov	r3, r0
 80039e6:	4402      	add	r2, r0
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d100      	bne.n	80039ee <memset+0xa>
 80039ec:	4770      	bx	lr
 80039ee:	f803 1b01 	strb.w	r1, [r3], #1
 80039f2:	e7f9      	b.n	80039e8 <memset+0x4>

080039f4 <_vsiprintf_r>:
 80039f4:	b500      	push	{lr}
 80039f6:	b09b      	sub	sp, #108	; 0x6c
 80039f8:	9100      	str	r1, [sp, #0]
 80039fa:	9104      	str	r1, [sp, #16]
 80039fc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003a00:	9105      	str	r1, [sp, #20]
 8003a02:	9102      	str	r1, [sp, #8]
 8003a04:	4905      	ldr	r1, [pc, #20]	; (8003a1c <_vsiprintf_r+0x28>)
 8003a06:	9103      	str	r1, [sp, #12]
 8003a08:	4669      	mov	r1, sp
 8003a0a:	f000 f86f 	bl	8003aec <_svfiprintf_r>
 8003a0e:	2200      	movs	r2, #0
 8003a10:	9b00      	ldr	r3, [sp, #0]
 8003a12:	701a      	strb	r2, [r3, #0]
 8003a14:	b01b      	add	sp, #108	; 0x6c
 8003a16:	f85d fb04 	ldr.w	pc, [sp], #4
 8003a1a:	bf00      	nop
 8003a1c:	ffff0208 	.word	0xffff0208

08003a20 <vsiprintf>:
 8003a20:	4613      	mov	r3, r2
 8003a22:	460a      	mov	r2, r1
 8003a24:	4601      	mov	r1, r0
 8003a26:	4802      	ldr	r0, [pc, #8]	; (8003a30 <vsiprintf+0x10>)
 8003a28:	6800      	ldr	r0, [r0, #0]
 8003a2a:	f7ff bfe3 	b.w	80039f4 <_vsiprintf_r>
 8003a2e:	bf00      	nop
 8003a30:	20000010 	.word	0x20000010

08003a34 <__ssputs_r>:
 8003a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a38:	688e      	ldr	r6, [r1, #8]
 8003a3a:	4682      	mov	sl, r0
 8003a3c:	429e      	cmp	r6, r3
 8003a3e:	460c      	mov	r4, r1
 8003a40:	4690      	mov	r8, r2
 8003a42:	461f      	mov	r7, r3
 8003a44:	d838      	bhi.n	8003ab8 <__ssputs_r+0x84>
 8003a46:	898a      	ldrh	r2, [r1, #12]
 8003a48:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003a4c:	d032      	beq.n	8003ab4 <__ssputs_r+0x80>
 8003a4e:	6825      	ldr	r5, [r4, #0]
 8003a50:	6909      	ldr	r1, [r1, #16]
 8003a52:	3301      	adds	r3, #1
 8003a54:	eba5 0901 	sub.w	r9, r5, r1
 8003a58:	6965      	ldr	r5, [r4, #20]
 8003a5a:	444b      	add	r3, r9
 8003a5c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003a60:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003a64:	106d      	asrs	r5, r5, #1
 8003a66:	429d      	cmp	r5, r3
 8003a68:	bf38      	it	cc
 8003a6a:	461d      	movcc	r5, r3
 8003a6c:	0553      	lsls	r3, r2, #21
 8003a6e:	d531      	bpl.n	8003ad4 <__ssputs_r+0xa0>
 8003a70:	4629      	mov	r1, r5
 8003a72:	f000 fb53 	bl	800411c <_malloc_r>
 8003a76:	4606      	mov	r6, r0
 8003a78:	b950      	cbnz	r0, 8003a90 <__ssputs_r+0x5c>
 8003a7a:	230c      	movs	r3, #12
 8003a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a80:	f8ca 3000 	str.w	r3, [sl]
 8003a84:	89a3      	ldrh	r3, [r4, #12]
 8003a86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a8a:	81a3      	strh	r3, [r4, #12]
 8003a8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a90:	464a      	mov	r2, r9
 8003a92:	6921      	ldr	r1, [r4, #16]
 8003a94:	f000 face 	bl	8004034 <memcpy>
 8003a98:	89a3      	ldrh	r3, [r4, #12]
 8003a9a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003a9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003aa2:	81a3      	strh	r3, [r4, #12]
 8003aa4:	6126      	str	r6, [r4, #16]
 8003aa6:	444e      	add	r6, r9
 8003aa8:	6026      	str	r6, [r4, #0]
 8003aaa:	463e      	mov	r6, r7
 8003aac:	6165      	str	r5, [r4, #20]
 8003aae:	eba5 0509 	sub.w	r5, r5, r9
 8003ab2:	60a5      	str	r5, [r4, #8]
 8003ab4:	42be      	cmp	r6, r7
 8003ab6:	d900      	bls.n	8003aba <__ssputs_r+0x86>
 8003ab8:	463e      	mov	r6, r7
 8003aba:	4632      	mov	r2, r6
 8003abc:	4641      	mov	r1, r8
 8003abe:	6820      	ldr	r0, [r4, #0]
 8003ac0:	f000 fac6 	bl	8004050 <memmove>
 8003ac4:	68a3      	ldr	r3, [r4, #8]
 8003ac6:	6822      	ldr	r2, [r4, #0]
 8003ac8:	1b9b      	subs	r3, r3, r6
 8003aca:	4432      	add	r2, r6
 8003acc:	2000      	movs	r0, #0
 8003ace:	60a3      	str	r3, [r4, #8]
 8003ad0:	6022      	str	r2, [r4, #0]
 8003ad2:	e7db      	b.n	8003a8c <__ssputs_r+0x58>
 8003ad4:	462a      	mov	r2, r5
 8003ad6:	f000 fb7b 	bl	80041d0 <_realloc_r>
 8003ada:	4606      	mov	r6, r0
 8003adc:	2800      	cmp	r0, #0
 8003ade:	d1e1      	bne.n	8003aa4 <__ssputs_r+0x70>
 8003ae0:	4650      	mov	r0, sl
 8003ae2:	6921      	ldr	r1, [r4, #16]
 8003ae4:	f000 face 	bl	8004084 <_free_r>
 8003ae8:	e7c7      	b.n	8003a7a <__ssputs_r+0x46>
	...

08003aec <_svfiprintf_r>:
 8003aec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003af0:	4698      	mov	r8, r3
 8003af2:	898b      	ldrh	r3, [r1, #12]
 8003af4:	4607      	mov	r7, r0
 8003af6:	061b      	lsls	r3, r3, #24
 8003af8:	460d      	mov	r5, r1
 8003afa:	4614      	mov	r4, r2
 8003afc:	b09d      	sub	sp, #116	; 0x74
 8003afe:	d50e      	bpl.n	8003b1e <_svfiprintf_r+0x32>
 8003b00:	690b      	ldr	r3, [r1, #16]
 8003b02:	b963      	cbnz	r3, 8003b1e <_svfiprintf_r+0x32>
 8003b04:	2140      	movs	r1, #64	; 0x40
 8003b06:	f000 fb09 	bl	800411c <_malloc_r>
 8003b0a:	6028      	str	r0, [r5, #0]
 8003b0c:	6128      	str	r0, [r5, #16]
 8003b0e:	b920      	cbnz	r0, 8003b1a <_svfiprintf_r+0x2e>
 8003b10:	230c      	movs	r3, #12
 8003b12:	603b      	str	r3, [r7, #0]
 8003b14:	f04f 30ff 	mov.w	r0, #4294967295
 8003b18:	e0d1      	b.n	8003cbe <_svfiprintf_r+0x1d2>
 8003b1a:	2340      	movs	r3, #64	; 0x40
 8003b1c:	616b      	str	r3, [r5, #20]
 8003b1e:	2300      	movs	r3, #0
 8003b20:	9309      	str	r3, [sp, #36]	; 0x24
 8003b22:	2320      	movs	r3, #32
 8003b24:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003b28:	2330      	movs	r3, #48	; 0x30
 8003b2a:	f04f 0901 	mov.w	r9, #1
 8003b2e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003b32:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003cd8 <_svfiprintf_r+0x1ec>
 8003b36:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003b3a:	4623      	mov	r3, r4
 8003b3c:	469a      	mov	sl, r3
 8003b3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003b42:	b10a      	cbz	r2, 8003b48 <_svfiprintf_r+0x5c>
 8003b44:	2a25      	cmp	r2, #37	; 0x25
 8003b46:	d1f9      	bne.n	8003b3c <_svfiprintf_r+0x50>
 8003b48:	ebba 0b04 	subs.w	fp, sl, r4
 8003b4c:	d00b      	beq.n	8003b66 <_svfiprintf_r+0x7a>
 8003b4e:	465b      	mov	r3, fp
 8003b50:	4622      	mov	r2, r4
 8003b52:	4629      	mov	r1, r5
 8003b54:	4638      	mov	r0, r7
 8003b56:	f7ff ff6d 	bl	8003a34 <__ssputs_r>
 8003b5a:	3001      	adds	r0, #1
 8003b5c:	f000 80aa 	beq.w	8003cb4 <_svfiprintf_r+0x1c8>
 8003b60:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003b62:	445a      	add	r2, fp
 8003b64:	9209      	str	r2, [sp, #36]	; 0x24
 8003b66:	f89a 3000 	ldrb.w	r3, [sl]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	f000 80a2 	beq.w	8003cb4 <_svfiprintf_r+0x1c8>
 8003b70:	2300      	movs	r3, #0
 8003b72:	f04f 32ff 	mov.w	r2, #4294967295
 8003b76:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003b7a:	f10a 0a01 	add.w	sl, sl, #1
 8003b7e:	9304      	str	r3, [sp, #16]
 8003b80:	9307      	str	r3, [sp, #28]
 8003b82:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003b86:	931a      	str	r3, [sp, #104]	; 0x68
 8003b88:	4654      	mov	r4, sl
 8003b8a:	2205      	movs	r2, #5
 8003b8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b90:	4851      	ldr	r0, [pc, #324]	; (8003cd8 <_svfiprintf_r+0x1ec>)
 8003b92:	f000 fa41 	bl	8004018 <memchr>
 8003b96:	9a04      	ldr	r2, [sp, #16]
 8003b98:	b9d8      	cbnz	r0, 8003bd2 <_svfiprintf_r+0xe6>
 8003b9a:	06d0      	lsls	r0, r2, #27
 8003b9c:	bf44      	itt	mi
 8003b9e:	2320      	movmi	r3, #32
 8003ba0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003ba4:	0711      	lsls	r1, r2, #28
 8003ba6:	bf44      	itt	mi
 8003ba8:	232b      	movmi	r3, #43	; 0x2b
 8003baa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003bae:	f89a 3000 	ldrb.w	r3, [sl]
 8003bb2:	2b2a      	cmp	r3, #42	; 0x2a
 8003bb4:	d015      	beq.n	8003be2 <_svfiprintf_r+0xf6>
 8003bb6:	4654      	mov	r4, sl
 8003bb8:	2000      	movs	r0, #0
 8003bba:	f04f 0c0a 	mov.w	ip, #10
 8003bbe:	9a07      	ldr	r2, [sp, #28]
 8003bc0:	4621      	mov	r1, r4
 8003bc2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003bc6:	3b30      	subs	r3, #48	; 0x30
 8003bc8:	2b09      	cmp	r3, #9
 8003bca:	d94e      	bls.n	8003c6a <_svfiprintf_r+0x17e>
 8003bcc:	b1b0      	cbz	r0, 8003bfc <_svfiprintf_r+0x110>
 8003bce:	9207      	str	r2, [sp, #28]
 8003bd0:	e014      	b.n	8003bfc <_svfiprintf_r+0x110>
 8003bd2:	eba0 0308 	sub.w	r3, r0, r8
 8003bd6:	fa09 f303 	lsl.w	r3, r9, r3
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	46a2      	mov	sl, r4
 8003bde:	9304      	str	r3, [sp, #16]
 8003be0:	e7d2      	b.n	8003b88 <_svfiprintf_r+0x9c>
 8003be2:	9b03      	ldr	r3, [sp, #12]
 8003be4:	1d19      	adds	r1, r3, #4
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	9103      	str	r1, [sp, #12]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	bfbb      	ittet	lt
 8003bee:	425b      	neglt	r3, r3
 8003bf0:	f042 0202 	orrlt.w	r2, r2, #2
 8003bf4:	9307      	strge	r3, [sp, #28]
 8003bf6:	9307      	strlt	r3, [sp, #28]
 8003bf8:	bfb8      	it	lt
 8003bfa:	9204      	strlt	r2, [sp, #16]
 8003bfc:	7823      	ldrb	r3, [r4, #0]
 8003bfe:	2b2e      	cmp	r3, #46	; 0x2e
 8003c00:	d10c      	bne.n	8003c1c <_svfiprintf_r+0x130>
 8003c02:	7863      	ldrb	r3, [r4, #1]
 8003c04:	2b2a      	cmp	r3, #42	; 0x2a
 8003c06:	d135      	bne.n	8003c74 <_svfiprintf_r+0x188>
 8003c08:	9b03      	ldr	r3, [sp, #12]
 8003c0a:	3402      	adds	r4, #2
 8003c0c:	1d1a      	adds	r2, r3, #4
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	9203      	str	r2, [sp, #12]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	bfb8      	it	lt
 8003c16:	f04f 33ff 	movlt.w	r3, #4294967295
 8003c1a:	9305      	str	r3, [sp, #20]
 8003c1c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003ce8 <_svfiprintf_r+0x1fc>
 8003c20:	2203      	movs	r2, #3
 8003c22:	4650      	mov	r0, sl
 8003c24:	7821      	ldrb	r1, [r4, #0]
 8003c26:	f000 f9f7 	bl	8004018 <memchr>
 8003c2a:	b140      	cbz	r0, 8003c3e <_svfiprintf_r+0x152>
 8003c2c:	2340      	movs	r3, #64	; 0x40
 8003c2e:	eba0 000a 	sub.w	r0, r0, sl
 8003c32:	fa03 f000 	lsl.w	r0, r3, r0
 8003c36:	9b04      	ldr	r3, [sp, #16]
 8003c38:	3401      	adds	r4, #1
 8003c3a:	4303      	orrs	r3, r0
 8003c3c:	9304      	str	r3, [sp, #16]
 8003c3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c42:	2206      	movs	r2, #6
 8003c44:	4825      	ldr	r0, [pc, #148]	; (8003cdc <_svfiprintf_r+0x1f0>)
 8003c46:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003c4a:	f000 f9e5 	bl	8004018 <memchr>
 8003c4e:	2800      	cmp	r0, #0
 8003c50:	d038      	beq.n	8003cc4 <_svfiprintf_r+0x1d8>
 8003c52:	4b23      	ldr	r3, [pc, #140]	; (8003ce0 <_svfiprintf_r+0x1f4>)
 8003c54:	bb1b      	cbnz	r3, 8003c9e <_svfiprintf_r+0x1b2>
 8003c56:	9b03      	ldr	r3, [sp, #12]
 8003c58:	3307      	adds	r3, #7
 8003c5a:	f023 0307 	bic.w	r3, r3, #7
 8003c5e:	3308      	adds	r3, #8
 8003c60:	9303      	str	r3, [sp, #12]
 8003c62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c64:	4433      	add	r3, r6
 8003c66:	9309      	str	r3, [sp, #36]	; 0x24
 8003c68:	e767      	b.n	8003b3a <_svfiprintf_r+0x4e>
 8003c6a:	460c      	mov	r4, r1
 8003c6c:	2001      	movs	r0, #1
 8003c6e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003c72:	e7a5      	b.n	8003bc0 <_svfiprintf_r+0xd4>
 8003c74:	2300      	movs	r3, #0
 8003c76:	f04f 0c0a 	mov.w	ip, #10
 8003c7a:	4619      	mov	r1, r3
 8003c7c:	3401      	adds	r4, #1
 8003c7e:	9305      	str	r3, [sp, #20]
 8003c80:	4620      	mov	r0, r4
 8003c82:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003c86:	3a30      	subs	r2, #48	; 0x30
 8003c88:	2a09      	cmp	r2, #9
 8003c8a:	d903      	bls.n	8003c94 <_svfiprintf_r+0x1a8>
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d0c5      	beq.n	8003c1c <_svfiprintf_r+0x130>
 8003c90:	9105      	str	r1, [sp, #20]
 8003c92:	e7c3      	b.n	8003c1c <_svfiprintf_r+0x130>
 8003c94:	4604      	mov	r4, r0
 8003c96:	2301      	movs	r3, #1
 8003c98:	fb0c 2101 	mla	r1, ip, r1, r2
 8003c9c:	e7f0      	b.n	8003c80 <_svfiprintf_r+0x194>
 8003c9e:	ab03      	add	r3, sp, #12
 8003ca0:	9300      	str	r3, [sp, #0]
 8003ca2:	462a      	mov	r2, r5
 8003ca4:	4638      	mov	r0, r7
 8003ca6:	4b0f      	ldr	r3, [pc, #60]	; (8003ce4 <_svfiprintf_r+0x1f8>)
 8003ca8:	a904      	add	r1, sp, #16
 8003caa:	f3af 8000 	nop.w
 8003cae:	1c42      	adds	r2, r0, #1
 8003cb0:	4606      	mov	r6, r0
 8003cb2:	d1d6      	bne.n	8003c62 <_svfiprintf_r+0x176>
 8003cb4:	89ab      	ldrh	r3, [r5, #12]
 8003cb6:	065b      	lsls	r3, r3, #25
 8003cb8:	f53f af2c 	bmi.w	8003b14 <_svfiprintf_r+0x28>
 8003cbc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003cbe:	b01d      	add	sp, #116	; 0x74
 8003cc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003cc4:	ab03      	add	r3, sp, #12
 8003cc6:	9300      	str	r3, [sp, #0]
 8003cc8:	462a      	mov	r2, r5
 8003cca:	4638      	mov	r0, r7
 8003ccc:	4b05      	ldr	r3, [pc, #20]	; (8003ce4 <_svfiprintf_r+0x1f8>)
 8003cce:	a904      	add	r1, sp, #16
 8003cd0:	f000 f87c 	bl	8003dcc <_printf_i>
 8003cd4:	e7eb      	b.n	8003cae <_svfiprintf_r+0x1c2>
 8003cd6:	bf00      	nop
 8003cd8:	08005fb9 	.word	0x08005fb9
 8003cdc:	08005fc3 	.word	0x08005fc3
 8003ce0:	00000000 	.word	0x00000000
 8003ce4:	08003a35 	.word	0x08003a35
 8003ce8:	08005fbf 	.word	0x08005fbf

08003cec <_printf_common>:
 8003cec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003cf0:	4616      	mov	r6, r2
 8003cf2:	4699      	mov	r9, r3
 8003cf4:	688a      	ldr	r2, [r1, #8]
 8003cf6:	690b      	ldr	r3, [r1, #16]
 8003cf8:	4607      	mov	r7, r0
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	bfb8      	it	lt
 8003cfe:	4613      	movlt	r3, r2
 8003d00:	6033      	str	r3, [r6, #0]
 8003d02:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003d06:	460c      	mov	r4, r1
 8003d08:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003d0c:	b10a      	cbz	r2, 8003d12 <_printf_common+0x26>
 8003d0e:	3301      	adds	r3, #1
 8003d10:	6033      	str	r3, [r6, #0]
 8003d12:	6823      	ldr	r3, [r4, #0]
 8003d14:	0699      	lsls	r1, r3, #26
 8003d16:	bf42      	ittt	mi
 8003d18:	6833      	ldrmi	r3, [r6, #0]
 8003d1a:	3302      	addmi	r3, #2
 8003d1c:	6033      	strmi	r3, [r6, #0]
 8003d1e:	6825      	ldr	r5, [r4, #0]
 8003d20:	f015 0506 	ands.w	r5, r5, #6
 8003d24:	d106      	bne.n	8003d34 <_printf_common+0x48>
 8003d26:	f104 0a19 	add.w	sl, r4, #25
 8003d2a:	68e3      	ldr	r3, [r4, #12]
 8003d2c:	6832      	ldr	r2, [r6, #0]
 8003d2e:	1a9b      	subs	r3, r3, r2
 8003d30:	42ab      	cmp	r3, r5
 8003d32:	dc28      	bgt.n	8003d86 <_printf_common+0x9a>
 8003d34:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003d38:	1e13      	subs	r3, r2, #0
 8003d3a:	6822      	ldr	r2, [r4, #0]
 8003d3c:	bf18      	it	ne
 8003d3e:	2301      	movne	r3, #1
 8003d40:	0692      	lsls	r2, r2, #26
 8003d42:	d42d      	bmi.n	8003da0 <_printf_common+0xb4>
 8003d44:	4649      	mov	r1, r9
 8003d46:	4638      	mov	r0, r7
 8003d48:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003d4c:	47c0      	blx	r8
 8003d4e:	3001      	adds	r0, #1
 8003d50:	d020      	beq.n	8003d94 <_printf_common+0xa8>
 8003d52:	6823      	ldr	r3, [r4, #0]
 8003d54:	68e5      	ldr	r5, [r4, #12]
 8003d56:	f003 0306 	and.w	r3, r3, #6
 8003d5a:	2b04      	cmp	r3, #4
 8003d5c:	bf18      	it	ne
 8003d5e:	2500      	movne	r5, #0
 8003d60:	6832      	ldr	r2, [r6, #0]
 8003d62:	f04f 0600 	mov.w	r6, #0
 8003d66:	68a3      	ldr	r3, [r4, #8]
 8003d68:	bf08      	it	eq
 8003d6a:	1aad      	subeq	r5, r5, r2
 8003d6c:	6922      	ldr	r2, [r4, #16]
 8003d6e:	bf08      	it	eq
 8003d70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003d74:	4293      	cmp	r3, r2
 8003d76:	bfc4      	itt	gt
 8003d78:	1a9b      	subgt	r3, r3, r2
 8003d7a:	18ed      	addgt	r5, r5, r3
 8003d7c:	341a      	adds	r4, #26
 8003d7e:	42b5      	cmp	r5, r6
 8003d80:	d11a      	bne.n	8003db8 <_printf_common+0xcc>
 8003d82:	2000      	movs	r0, #0
 8003d84:	e008      	b.n	8003d98 <_printf_common+0xac>
 8003d86:	2301      	movs	r3, #1
 8003d88:	4652      	mov	r2, sl
 8003d8a:	4649      	mov	r1, r9
 8003d8c:	4638      	mov	r0, r7
 8003d8e:	47c0      	blx	r8
 8003d90:	3001      	adds	r0, #1
 8003d92:	d103      	bne.n	8003d9c <_printf_common+0xb0>
 8003d94:	f04f 30ff 	mov.w	r0, #4294967295
 8003d98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d9c:	3501      	adds	r5, #1
 8003d9e:	e7c4      	b.n	8003d2a <_printf_common+0x3e>
 8003da0:	2030      	movs	r0, #48	; 0x30
 8003da2:	18e1      	adds	r1, r4, r3
 8003da4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003da8:	1c5a      	adds	r2, r3, #1
 8003daa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003dae:	4422      	add	r2, r4
 8003db0:	3302      	adds	r3, #2
 8003db2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003db6:	e7c5      	b.n	8003d44 <_printf_common+0x58>
 8003db8:	2301      	movs	r3, #1
 8003dba:	4622      	mov	r2, r4
 8003dbc:	4649      	mov	r1, r9
 8003dbe:	4638      	mov	r0, r7
 8003dc0:	47c0      	blx	r8
 8003dc2:	3001      	adds	r0, #1
 8003dc4:	d0e6      	beq.n	8003d94 <_printf_common+0xa8>
 8003dc6:	3601      	adds	r6, #1
 8003dc8:	e7d9      	b.n	8003d7e <_printf_common+0x92>
	...

08003dcc <_printf_i>:
 8003dcc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003dd0:	460c      	mov	r4, r1
 8003dd2:	7e27      	ldrb	r7, [r4, #24]
 8003dd4:	4691      	mov	r9, r2
 8003dd6:	2f78      	cmp	r7, #120	; 0x78
 8003dd8:	4680      	mov	r8, r0
 8003dda:	469a      	mov	sl, r3
 8003ddc:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003dde:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003de2:	d807      	bhi.n	8003df4 <_printf_i+0x28>
 8003de4:	2f62      	cmp	r7, #98	; 0x62
 8003de6:	d80a      	bhi.n	8003dfe <_printf_i+0x32>
 8003de8:	2f00      	cmp	r7, #0
 8003dea:	f000 80d9 	beq.w	8003fa0 <_printf_i+0x1d4>
 8003dee:	2f58      	cmp	r7, #88	; 0x58
 8003df0:	f000 80a4 	beq.w	8003f3c <_printf_i+0x170>
 8003df4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003df8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003dfc:	e03a      	b.n	8003e74 <_printf_i+0xa8>
 8003dfe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003e02:	2b15      	cmp	r3, #21
 8003e04:	d8f6      	bhi.n	8003df4 <_printf_i+0x28>
 8003e06:	a001      	add	r0, pc, #4	; (adr r0, 8003e0c <_printf_i+0x40>)
 8003e08:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003e0c:	08003e65 	.word	0x08003e65
 8003e10:	08003e79 	.word	0x08003e79
 8003e14:	08003df5 	.word	0x08003df5
 8003e18:	08003df5 	.word	0x08003df5
 8003e1c:	08003df5 	.word	0x08003df5
 8003e20:	08003df5 	.word	0x08003df5
 8003e24:	08003e79 	.word	0x08003e79
 8003e28:	08003df5 	.word	0x08003df5
 8003e2c:	08003df5 	.word	0x08003df5
 8003e30:	08003df5 	.word	0x08003df5
 8003e34:	08003df5 	.word	0x08003df5
 8003e38:	08003f87 	.word	0x08003f87
 8003e3c:	08003ea9 	.word	0x08003ea9
 8003e40:	08003f69 	.word	0x08003f69
 8003e44:	08003df5 	.word	0x08003df5
 8003e48:	08003df5 	.word	0x08003df5
 8003e4c:	08003fa9 	.word	0x08003fa9
 8003e50:	08003df5 	.word	0x08003df5
 8003e54:	08003ea9 	.word	0x08003ea9
 8003e58:	08003df5 	.word	0x08003df5
 8003e5c:	08003df5 	.word	0x08003df5
 8003e60:	08003f71 	.word	0x08003f71
 8003e64:	680b      	ldr	r3, [r1, #0]
 8003e66:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003e6a:	1d1a      	adds	r2, r3, #4
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	600a      	str	r2, [r1, #0]
 8003e70:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003e74:	2301      	movs	r3, #1
 8003e76:	e0a4      	b.n	8003fc2 <_printf_i+0x1f6>
 8003e78:	6825      	ldr	r5, [r4, #0]
 8003e7a:	6808      	ldr	r0, [r1, #0]
 8003e7c:	062e      	lsls	r6, r5, #24
 8003e7e:	f100 0304 	add.w	r3, r0, #4
 8003e82:	d50a      	bpl.n	8003e9a <_printf_i+0xce>
 8003e84:	6805      	ldr	r5, [r0, #0]
 8003e86:	600b      	str	r3, [r1, #0]
 8003e88:	2d00      	cmp	r5, #0
 8003e8a:	da03      	bge.n	8003e94 <_printf_i+0xc8>
 8003e8c:	232d      	movs	r3, #45	; 0x2d
 8003e8e:	426d      	negs	r5, r5
 8003e90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e94:	230a      	movs	r3, #10
 8003e96:	485e      	ldr	r0, [pc, #376]	; (8004010 <_printf_i+0x244>)
 8003e98:	e019      	b.n	8003ece <_printf_i+0x102>
 8003e9a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003e9e:	6805      	ldr	r5, [r0, #0]
 8003ea0:	600b      	str	r3, [r1, #0]
 8003ea2:	bf18      	it	ne
 8003ea4:	b22d      	sxthne	r5, r5
 8003ea6:	e7ef      	b.n	8003e88 <_printf_i+0xbc>
 8003ea8:	680b      	ldr	r3, [r1, #0]
 8003eaa:	6825      	ldr	r5, [r4, #0]
 8003eac:	1d18      	adds	r0, r3, #4
 8003eae:	6008      	str	r0, [r1, #0]
 8003eb0:	0628      	lsls	r0, r5, #24
 8003eb2:	d501      	bpl.n	8003eb8 <_printf_i+0xec>
 8003eb4:	681d      	ldr	r5, [r3, #0]
 8003eb6:	e002      	b.n	8003ebe <_printf_i+0xf2>
 8003eb8:	0669      	lsls	r1, r5, #25
 8003eba:	d5fb      	bpl.n	8003eb4 <_printf_i+0xe8>
 8003ebc:	881d      	ldrh	r5, [r3, #0]
 8003ebe:	2f6f      	cmp	r7, #111	; 0x6f
 8003ec0:	bf0c      	ite	eq
 8003ec2:	2308      	moveq	r3, #8
 8003ec4:	230a      	movne	r3, #10
 8003ec6:	4852      	ldr	r0, [pc, #328]	; (8004010 <_printf_i+0x244>)
 8003ec8:	2100      	movs	r1, #0
 8003eca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003ece:	6866      	ldr	r6, [r4, #4]
 8003ed0:	2e00      	cmp	r6, #0
 8003ed2:	bfa8      	it	ge
 8003ed4:	6821      	ldrge	r1, [r4, #0]
 8003ed6:	60a6      	str	r6, [r4, #8]
 8003ed8:	bfa4      	itt	ge
 8003eda:	f021 0104 	bicge.w	r1, r1, #4
 8003ede:	6021      	strge	r1, [r4, #0]
 8003ee0:	b90d      	cbnz	r5, 8003ee6 <_printf_i+0x11a>
 8003ee2:	2e00      	cmp	r6, #0
 8003ee4:	d04d      	beq.n	8003f82 <_printf_i+0x1b6>
 8003ee6:	4616      	mov	r6, r2
 8003ee8:	fbb5 f1f3 	udiv	r1, r5, r3
 8003eec:	fb03 5711 	mls	r7, r3, r1, r5
 8003ef0:	5dc7      	ldrb	r7, [r0, r7]
 8003ef2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003ef6:	462f      	mov	r7, r5
 8003ef8:	42bb      	cmp	r3, r7
 8003efa:	460d      	mov	r5, r1
 8003efc:	d9f4      	bls.n	8003ee8 <_printf_i+0x11c>
 8003efe:	2b08      	cmp	r3, #8
 8003f00:	d10b      	bne.n	8003f1a <_printf_i+0x14e>
 8003f02:	6823      	ldr	r3, [r4, #0]
 8003f04:	07df      	lsls	r7, r3, #31
 8003f06:	d508      	bpl.n	8003f1a <_printf_i+0x14e>
 8003f08:	6923      	ldr	r3, [r4, #16]
 8003f0a:	6861      	ldr	r1, [r4, #4]
 8003f0c:	4299      	cmp	r1, r3
 8003f0e:	bfde      	ittt	le
 8003f10:	2330      	movle	r3, #48	; 0x30
 8003f12:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003f16:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003f1a:	1b92      	subs	r2, r2, r6
 8003f1c:	6122      	str	r2, [r4, #16]
 8003f1e:	464b      	mov	r3, r9
 8003f20:	4621      	mov	r1, r4
 8003f22:	4640      	mov	r0, r8
 8003f24:	f8cd a000 	str.w	sl, [sp]
 8003f28:	aa03      	add	r2, sp, #12
 8003f2a:	f7ff fedf 	bl	8003cec <_printf_common>
 8003f2e:	3001      	adds	r0, #1
 8003f30:	d14c      	bne.n	8003fcc <_printf_i+0x200>
 8003f32:	f04f 30ff 	mov.w	r0, #4294967295
 8003f36:	b004      	add	sp, #16
 8003f38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f3c:	4834      	ldr	r0, [pc, #208]	; (8004010 <_printf_i+0x244>)
 8003f3e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003f42:	680e      	ldr	r6, [r1, #0]
 8003f44:	6823      	ldr	r3, [r4, #0]
 8003f46:	f856 5b04 	ldr.w	r5, [r6], #4
 8003f4a:	061f      	lsls	r7, r3, #24
 8003f4c:	600e      	str	r6, [r1, #0]
 8003f4e:	d514      	bpl.n	8003f7a <_printf_i+0x1ae>
 8003f50:	07d9      	lsls	r1, r3, #31
 8003f52:	bf44      	itt	mi
 8003f54:	f043 0320 	orrmi.w	r3, r3, #32
 8003f58:	6023      	strmi	r3, [r4, #0]
 8003f5a:	b91d      	cbnz	r5, 8003f64 <_printf_i+0x198>
 8003f5c:	6823      	ldr	r3, [r4, #0]
 8003f5e:	f023 0320 	bic.w	r3, r3, #32
 8003f62:	6023      	str	r3, [r4, #0]
 8003f64:	2310      	movs	r3, #16
 8003f66:	e7af      	b.n	8003ec8 <_printf_i+0xfc>
 8003f68:	6823      	ldr	r3, [r4, #0]
 8003f6a:	f043 0320 	orr.w	r3, r3, #32
 8003f6e:	6023      	str	r3, [r4, #0]
 8003f70:	2378      	movs	r3, #120	; 0x78
 8003f72:	4828      	ldr	r0, [pc, #160]	; (8004014 <_printf_i+0x248>)
 8003f74:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003f78:	e7e3      	b.n	8003f42 <_printf_i+0x176>
 8003f7a:	065e      	lsls	r6, r3, #25
 8003f7c:	bf48      	it	mi
 8003f7e:	b2ad      	uxthmi	r5, r5
 8003f80:	e7e6      	b.n	8003f50 <_printf_i+0x184>
 8003f82:	4616      	mov	r6, r2
 8003f84:	e7bb      	b.n	8003efe <_printf_i+0x132>
 8003f86:	680b      	ldr	r3, [r1, #0]
 8003f88:	6826      	ldr	r6, [r4, #0]
 8003f8a:	1d1d      	adds	r5, r3, #4
 8003f8c:	6960      	ldr	r0, [r4, #20]
 8003f8e:	600d      	str	r5, [r1, #0]
 8003f90:	0635      	lsls	r5, r6, #24
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	d501      	bpl.n	8003f9a <_printf_i+0x1ce>
 8003f96:	6018      	str	r0, [r3, #0]
 8003f98:	e002      	b.n	8003fa0 <_printf_i+0x1d4>
 8003f9a:	0671      	lsls	r1, r6, #25
 8003f9c:	d5fb      	bpl.n	8003f96 <_printf_i+0x1ca>
 8003f9e:	8018      	strh	r0, [r3, #0]
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	4616      	mov	r6, r2
 8003fa4:	6123      	str	r3, [r4, #16]
 8003fa6:	e7ba      	b.n	8003f1e <_printf_i+0x152>
 8003fa8:	680b      	ldr	r3, [r1, #0]
 8003faa:	1d1a      	adds	r2, r3, #4
 8003fac:	600a      	str	r2, [r1, #0]
 8003fae:	681e      	ldr	r6, [r3, #0]
 8003fb0:	2100      	movs	r1, #0
 8003fb2:	4630      	mov	r0, r6
 8003fb4:	6862      	ldr	r2, [r4, #4]
 8003fb6:	f000 f82f 	bl	8004018 <memchr>
 8003fba:	b108      	cbz	r0, 8003fc0 <_printf_i+0x1f4>
 8003fbc:	1b80      	subs	r0, r0, r6
 8003fbe:	6060      	str	r0, [r4, #4]
 8003fc0:	6863      	ldr	r3, [r4, #4]
 8003fc2:	6123      	str	r3, [r4, #16]
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003fca:	e7a8      	b.n	8003f1e <_printf_i+0x152>
 8003fcc:	4632      	mov	r2, r6
 8003fce:	4649      	mov	r1, r9
 8003fd0:	4640      	mov	r0, r8
 8003fd2:	6923      	ldr	r3, [r4, #16]
 8003fd4:	47d0      	blx	sl
 8003fd6:	3001      	adds	r0, #1
 8003fd8:	d0ab      	beq.n	8003f32 <_printf_i+0x166>
 8003fda:	6823      	ldr	r3, [r4, #0]
 8003fdc:	079b      	lsls	r3, r3, #30
 8003fde:	d413      	bmi.n	8004008 <_printf_i+0x23c>
 8003fe0:	68e0      	ldr	r0, [r4, #12]
 8003fe2:	9b03      	ldr	r3, [sp, #12]
 8003fe4:	4298      	cmp	r0, r3
 8003fe6:	bfb8      	it	lt
 8003fe8:	4618      	movlt	r0, r3
 8003fea:	e7a4      	b.n	8003f36 <_printf_i+0x16a>
 8003fec:	2301      	movs	r3, #1
 8003fee:	4632      	mov	r2, r6
 8003ff0:	4649      	mov	r1, r9
 8003ff2:	4640      	mov	r0, r8
 8003ff4:	47d0      	blx	sl
 8003ff6:	3001      	adds	r0, #1
 8003ff8:	d09b      	beq.n	8003f32 <_printf_i+0x166>
 8003ffa:	3501      	adds	r5, #1
 8003ffc:	68e3      	ldr	r3, [r4, #12]
 8003ffe:	9903      	ldr	r1, [sp, #12]
 8004000:	1a5b      	subs	r3, r3, r1
 8004002:	42ab      	cmp	r3, r5
 8004004:	dcf2      	bgt.n	8003fec <_printf_i+0x220>
 8004006:	e7eb      	b.n	8003fe0 <_printf_i+0x214>
 8004008:	2500      	movs	r5, #0
 800400a:	f104 0619 	add.w	r6, r4, #25
 800400e:	e7f5      	b.n	8003ffc <_printf_i+0x230>
 8004010:	08005fca 	.word	0x08005fca
 8004014:	08005fdb 	.word	0x08005fdb

08004018 <memchr>:
 8004018:	4603      	mov	r3, r0
 800401a:	b510      	push	{r4, lr}
 800401c:	b2c9      	uxtb	r1, r1
 800401e:	4402      	add	r2, r0
 8004020:	4293      	cmp	r3, r2
 8004022:	4618      	mov	r0, r3
 8004024:	d101      	bne.n	800402a <memchr+0x12>
 8004026:	2000      	movs	r0, #0
 8004028:	e003      	b.n	8004032 <memchr+0x1a>
 800402a:	7804      	ldrb	r4, [r0, #0]
 800402c:	3301      	adds	r3, #1
 800402e:	428c      	cmp	r4, r1
 8004030:	d1f6      	bne.n	8004020 <memchr+0x8>
 8004032:	bd10      	pop	{r4, pc}

08004034 <memcpy>:
 8004034:	440a      	add	r2, r1
 8004036:	4291      	cmp	r1, r2
 8004038:	f100 33ff 	add.w	r3, r0, #4294967295
 800403c:	d100      	bne.n	8004040 <memcpy+0xc>
 800403e:	4770      	bx	lr
 8004040:	b510      	push	{r4, lr}
 8004042:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004046:	4291      	cmp	r1, r2
 8004048:	f803 4f01 	strb.w	r4, [r3, #1]!
 800404c:	d1f9      	bne.n	8004042 <memcpy+0xe>
 800404e:	bd10      	pop	{r4, pc}

08004050 <memmove>:
 8004050:	4288      	cmp	r0, r1
 8004052:	b510      	push	{r4, lr}
 8004054:	eb01 0402 	add.w	r4, r1, r2
 8004058:	d902      	bls.n	8004060 <memmove+0x10>
 800405a:	4284      	cmp	r4, r0
 800405c:	4623      	mov	r3, r4
 800405e:	d807      	bhi.n	8004070 <memmove+0x20>
 8004060:	1e43      	subs	r3, r0, #1
 8004062:	42a1      	cmp	r1, r4
 8004064:	d008      	beq.n	8004078 <memmove+0x28>
 8004066:	f811 2b01 	ldrb.w	r2, [r1], #1
 800406a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800406e:	e7f8      	b.n	8004062 <memmove+0x12>
 8004070:	4601      	mov	r1, r0
 8004072:	4402      	add	r2, r0
 8004074:	428a      	cmp	r2, r1
 8004076:	d100      	bne.n	800407a <memmove+0x2a>
 8004078:	bd10      	pop	{r4, pc}
 800407a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800407e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004082:	e7f7      	b.n	8004074 <memmove+0x24>

08004084 <_free_r>:
 8004084:	b538      	push	{r3, r4, r5, lr}
 8004086:	4605      	mov	r5, r0
 8004088:	2900      	cmp	r1, #0
 800408a:	d043      	beq.n	8004114 <_free_r+0x90>
 800408c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004090:	1f0c      	subs	r4, r1, #4
 8004092:	2b00      	cmp	r3, #0
 8004094:	bfb8      	it	lt
 8004096:	18e4      	addlt	r4, r4, r3
 8004098:	f000 f8d0 	bl	800423c <__malloc_lock>
 800409c:	4a1e      	ldr	r2, [pc, #120]	; (8004118 <_free_r+0x94>)
 800409e:	6813      	ldr	r3, [r2, #0]
 80040a0:	4610      	mov	r0, r2
 80040a2:	b933      	cbnz	r3, 80040b2 <_free_r+0x2e>
 80040a4:	6063      	str	r3, [r4, #4]
 80040a6:	6014      	str	r4, [r2, #0]
 80040a8:	4628      	mov	r0, r5
 80040aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80040ae:	f000 b8cb 	b.w	8004248 <__malloc_unlock>
 80040b2:	42a3      	cmp	r3, r4
 80040b4:	d90a      	bls.n	80040cc <_free_r+0x48>
 80040b6:	6821      	ldr	r1, [r4, #0]
 80040b8:	1862      	adds	r2, r4, r1
 80040ba:	4293      	cmp	r3, r2
 80040bc:	bf01      	itttt	eq
 80040be:	681a      	ldreq	r2, [r3, #0]
 80040c0:	685b      	ldreq	r3, [r3, #4]
 80040c2:	1852      	addeq	r2, r2, r1
 80040c4:	6022      	streq	r2, [r4, #0]
 80040c6:	6063      	str	r3, [r4, #4]
 80040c8:	6004      	str	r4, [r0, #0]
 80040ca:	e7ed      	b.n	80040a8 <_free_r+0x24>
 80040cc:	461a      	mov	r2, r3
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	b10b      	cbz	r3, 80040d6 <_free_r+0x52>
 80040d2:	42a3      	cmp	r3, r4
 80040d4:	d9fa      	bls.n	80040cc <_free_r+0x48>
 80040d6:	6811      	ldr	r1, [r2, #0]
 80040d8:	1850      	adds	r0, r2, r1
 80040da:	42a0      	cmp	r0, r4
 80040dc:	d10b      	bne.n	80040f6 <_free_r+0x72>
 80040de:	6820      	ldr	r0, [r4, #0]
 80040e0:	4401      	add	r1, r0
 80040e2:	1850      	adds	r0, r2, r1
 80040e4:	4283      	cmp	r3, r0
 80040e6:	6011      	str	r1, [r2, #0]
 80040e8:	d1de      	bne.n	80040a8 <_free_r+0x24>
 80040ea:	6818      	ldr	r0, [r3, #0]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	4401      	add	r1, r0
 80040f0:	6011      	str	r1, [r2, #0]
 80040f2:	6053      	str	r3, [r2, #4]
 80040f4:	e7d8      	b.n	80040a8 <_free_r+0x24>
 80040f6:	d902      	bls.n	80040fe <_free_r+0x7a>
 80040f8:	230c      	movs	r3, #12
 80040fa:	602b      	str	r3, [r5, #0]
 80040fc:	e7d4      	b.n	80040a8 <_free_r+0x24>
 80040fe:	6820      	ldr	r0, [r4, #0]
 8004100:	1821      	adds	r1, r4, r0
 8004102:	428b      	cmp	r3, r1
 8004104:	bf01      	itttt	eq
 8004106:	6819      	ldreq	r1, [r3, #0]
 8004108:	685b      	ldreq	r3, [r3, #4]
 800410a:	1809      	addeq	r1, r1, r0
 800410c:	6021      	streq	r1, [r4, #0]
 800410e:	6063      	str	r3, [r4, #4]
 8004110:	6054      	str	r4, [r2, #4]
 8004112:	e7c9      	b.n	80040a8 <_free_r+0x24>
 8004114:	bd38      	pop	{r3, r4, r5, pc}
 8004116:	bf00      	nop
 8004118:	200000b4 	.word	0x200000b4

0800411c <_malloc_r>:
 800411c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800411e:	1ccd      	adds	r5, r1, #3
 8004120:	f025 0503 	bic.w	r5, r5, #3
 8004124:	3508      	adds	r5, #8
 8004126:	2d0c      	cmp	r5, #12
 8004128:	bf38      	it	cc
 800412a:	250c      	movcc	r5, #12
 800412c:	2d00      	cmp	r5, #0
 800412e:	4606      	mov	r6, r0
 8004130:	db01      	blt.n	8004136 <_malloc_r+0x1a>
 8004132:	42a9      	cmp	r1, r5
 8004134:	d903      	bls.n	800413e <_malloc_r+0x22>
 8004136:	230c      	movs	r3, #12
 8004138:	6033      	str	r3, [r6, #0]
 800413a:	2000      	movs	r0, #0
 800413c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800413e:	f000 f87d 	bl	800423c <__malloc_lock>
 8004142:	4921      	ldr	r1, [pc, #132]	; (80041c8 <_malloc_r+0xac>)
 8004144:	680a      	ldr	r2, [r1, #0]
 8004146:	4614      	mov	r4, r2
 8004148:	b99c      	cbnz	r4, 8004172 <_malloc_r+0x56>
 800414a:	4f20      	ldr	r7, [pc, #128]	; (80041cc <_malloc_r+0xb0>)
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	b923      	cbnz	r3, 800415a <_malloc_r+0x3e>
 8004150:	4621      	mov	r1, r4
 8004152:	4630      	mov	r0, r6
 8004154:	f000 f862 	bl	800421c <_sbrk_r>
 8004158:	6038      	str	r0, [r7, #0]
 800415a:	4629      	mov	r1, r5
 800415c:	4630      	mov	r0, r6
 800415e:	f000 f85d 	bl	800421c <_sbrk_r>
 8004162:	1c43      	adds	r3, r0, #1
 8004164:	d123      	bne.n	80041ae <_malloc_r+0x92>
 8004166:	230c      	movs	r3, #12
 8004168:	4630      	mov	r0, r6
 800416a:	6033      	str	r3, [r6, #0]
 800416c:	f000 f86c 	bl	8004248 <__malloc_unlock>
 8004170:	e7e3      	b.n	800413a <_malloc_r+0x1e>
 8004172:	6823      	ldr	r3, [r4, #0]
 8004174:	1b5b      	subs	r3, r3, r5
 8004176:	d417      	bmi.n	80041a8 <_malloc_r+0x8c>
 8004178:	2b0b      	cmp	r3, #11
 800417a:	d903      	bls.n	8004184 <_malloc_r+0x68>
 800417c:	6023      	str	r3, [r4, #0]
 800417e:	441c      	add	r4, r3
 8004180:	6025      	str	r5, [r4, #0]
 8004182:	e004      	b.n	800418e <_malloc_r+0x72>
 8004184:	6863      	ldr	r3, [r4, #4]
 8004186:	42a2      	cmp	r2, r4
 8004188:	bf0c      	ite	eq
 800418a:	600b      	streq	r3, [r1, #0]
 800418c:	6053      	strne	r3, [r2, #4]
 800418e:	4630      	mov	r0, r6
 8004190:	f000 f85a 	bl	8004248 <__malloc_unlock>
 8004194:	f104 000b 	add.w	r0, r4, #11
 8004198:	1d23      	adds	r3, r4, #4
 800419a:	f020 0007 	bic.w	r0, r0, #7
 800419e:	1ac2      	subs	r2, r0, r3
 80041a0:	d0cc      	beq.n	800413c <_malloc_r+0x20>
 80041a2:	1a1b      	subs	r3, r3, r0
 80041a4:	50a3      	str	r3, [r4, r2]
 80041a6:	e7c9      	b.n	800413c <_malloc_r+0x20>
 80041a8:	4622      	mov	r2, r4
 80041aa:	6864      	ldr	r4, [r4, #4]
 80041ac:	e7cc      	b.n	8004148 <_malloc_r+0x2c>
 80041ae:	1cc4      	adds	r4, r0, #3
 80041b0:	f024 0403 	bic.w	r4, r4, #3
 80041b4:	42a0      	cmp	r0, r4
 80041b6:	d0e3      	beq.n	8004180 <_malloc_r+0x64>
 80041b8:	1a21      	subs	r1, r4, r0
 80041ba:	4630      	mov	r0, r6
 80041bc:	f000 f82e 	bl	800421c <_sbrk_r>
 80041c0:	3001      	adds	r0, #1
 80041c2:	d1dd      	bne.n	8004180 <_malloc_r+0x64>
 80041c4:	e7cf      	b.n	8004166 <_malloc_r+0x4a>
 80041c6:	bf00      	nop
 80041c8:	200000b4 	.word	0x200000b4
 80041cc:	200000b8 	.word	0x200000b8

080041d0 <_realloc_r>:
 80041d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041d2:	4607      	mov	r7, r0
 80041d4:	4614      	mov	r4, r2
 80041d6:	460e      	mov	r6, r1
 80041d8:	b921      	cbnz	r1, 80041e4 <_realloc_r+0x14>
 80041da:	4611      	mov	r1, r2
 80041dc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80041e0:	f7ff bf9c 	b.w	800411c <_malloc_r>
 80041e4:	b922      	cbnz	r2, 80041f0 <_realloc_r+0x20>
 80041e6:	f7ff ff4d 	bl	8004084 <_free_r>
 80041ea:	4625      	mov	r5, r4
 80041ec:	4628      	mov	r0, r5
 80041ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80041f0:	f000 f830 	bl	8004254 <_malloc_usable_size_r>
 80041f4:	42a0      	cmp	r0, r4
 80041f6:	d20f      	bcs.n	8004218 <_realloc_r+0x48>
 80041f8:	4621      	mov	r1, r4
 80041fa:	4638      	mov	r0, r7
 80041fc:	f7ff ff8e 	bl	800411c <_malloc_r>
 8004200:	4605      	mov	r5, r0
 8004202:	2800      	cmp	r0, #0
 8004204:	d0f2      	beq.n	80041ec <_realloc_r+0x1c>
 8004206:	4631      	mov	r1, r6
 8004208:	4622      	mov	r2, r4
 800420a:	f7ff ff13 	bl	8004034 <memcpy>
 800420e:	4631      	mov	r1, r6
 8004210:	4638      	mov	r0, r7
 8004212:	f7ff ff37 	bl	8004084 <_free_r>
 8004216:	e7e9      	b.n	80041ec <_realloc_r+0x1c>
 8004218:	4635      	mov	r5, r6
 800421a:	e7e7      	b.n	80041ec <_realloc_r+0x1c>

0800421c <_sbrk_r>:
 800421c:	b538      	push	{r3, r4, r5, lr}
 800421e:	2300      	movs	r3, #0
 8004220:	4d05      	ldr	r5, [pc, #20]	; (8004238 <_sbrk_r+0x1c>)
 8004222:	4604      	mov	r4, r0
 8004224:	4608      	mov	r0, r1
 8004226:	602b      	str	r3, [r5, #0]
 8004228:	f7fd f9aa 	bl	8001580 <_sbrk>
 800422c:	1c43      	adds	r3, r0, #1
 800422e:	d102      	bne.n	8004236 <_sbrk_r+0x1a>
 8004230:	682b      	ldr	r3, [r5, #0]
 8004232:	b103      	cbz	r3, 8004236 <_sbrk_r+0x1a>
 8004234:	6023      	str	r3, [r4, #0]
 8004236:	bd38      	pop	{r3, r4, r5, pc}
 8004238:	2000033c 	.word	0x2000033c

0800423c <__malloc_lock>:
 800423c:	4801      	ldr	r0, [pc, #4]	; (8004244 <__malloc_lock+0x8>)
 800423e:	f000 b811 	b.w	8004264 <__retarget_lock_acquire_recursive>
 8004242:	bf00      	nop
 8004244:	20000344 	.word	0x20000344

08004248 <__malloc_unlock>:
 8004248:	4801      	ldr	r0, [pc, #4]	; (8004250 <__malloc_unlock+0x8>)
 800424a:	f000 b80c 	b.w	8004266 <__retarget_lock_release_recursive>
 800424e:	bf00      	nop
 8004250:	20000344 	.word	0x20000344

08004254 <_malloc_usable_size_r>:
 8004254:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004258:	1f18      	subs	r0, r3, #4
 800425a:	2b00      	cmp	r3, #0
 800425c:	bfbc      	itt	lt
 800425e:	580b      	ldrlt	r3, [r1, r0]
 8004260:	18c0      	addlt	r0, r0, r3
 8004262:	4770      	bx	lr

08004264 <__retarget_lock_acquire_recursive>:
 8004264:	4770      	bx	lr

08004266 <__retarget_lock_release_recursive>:
 8004266:	4770      	bx	lr

08004268 <tan>:
 8004268:	b530      	push	{r4, r5, lr}
 800426a:	4a12      	ldr	r2, [pc, #72]	; (80042b4 <tan+0x4c>)
 800426c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004270:	4293      	cmp	r3, r2
 8004272:	b087      	sub	sp, #28
 8004274:	dc06      	bgt.n	8004284 <tan+0x1c>
 8004276:	2301      	movs	r3, #1
 8004278:	2200      	movs	r2, #0
 800427a:	9300      	str	r3, [sp, #0]
 800427c:	2300      	movs	r3, #0
 800427e:	f000 ff2b 	bl	80050d8 <__kernel_tan>
 8004282:	e006      	b.n	8004292 <tan+0x2a>
 8004284:	4a0c      	ldr	r2, [pc, #48]	; (80042b8 <tan+0x50>)
 8004286:	4293      	cmp	r3, r2
 8004288:	dd05      	ble.n	8004296 <tan+0x2e>
 800428a:	4602      	mov	r2, r0
 800428c:	460b      	mov	r3, r1
 800428e:	f7fb ff6b 	bl	8000168 <__aeabi_dsub>
 8004292:	b007      	add	sp, #28
 8004294:	bd30      	pop	{r4, r5, pc}
 8004296:	aa02      	add	r2, sp, #8
 8004298:	f000 f886 	bl	80043a8 <__ieee754_rem_pio2>
 800429c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80042a0:	0040      	lsls	r0, r0, #1
 80042a2:	f000 0002 	and.w	r0, r0, #2
 80042a6:	f1c0 0001 	rsb	r0, r0, #1
 80042aa:	9000      	str	r0, [sp, #0]
 80042ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80042b0:	e7e5      	b.n	800427e <tan+0x16>
 80042b2:	bf00      	nop
 80042b4:	3fe921fb 	.word	0x3fe921fb
 80042b8:	7fefffff 	.word	0x7fefffff

080042bc <fmaxf>:
 80042bc:	b538      	push	{r3, r4, r5, lr}
 80042be:	4604      	mov	r4, r0
 80042c0:	460d      	mov	r5, r1
 80042c2:	f000 f81f 	bl	8004304 <__fpclassifyf>
 80042c6:	b140      	cbz	r0, 80042da <fmaxf+0x1e>
 80042c8:	4628      	mov	r0, r5
 80042ca:	f000 f81b 	bl	8004304 <__fpclassifyf>
 80042ce:	b128      	cbz	r0, 80042dc <fmaxf+0x20>
 80042d0:	4629      	mov	r1, r5
 80042d2:	4620      	mov	r0, r4
 80042d4:	f7fc fedc 	bl	8001090 <__aeabi_fcmpgt>
 80042d8:	b900      	cbnz	r0, 80042dc <fmaxf+0x20>
 80042da:	462c      	mov	r4, r5
 80042dc:	4620      	mov	r0, r4
 80042de:	bd38      	pop	{r3, r4, r5, pc}

080042e0 <fminf>:
 80042e0:	b538      	push	{r3, r4, r5, lr}
 80042e2:	4604      	mov	r4, r0
 80042e4:	460d      	mov	r5, r1
 80042e6:	f000 f80d 	bl	8004304 <__fpclassifyf>
 80042ea:	b140      	cbz	r0, 80042fe <fminf+0x1e>
 80042ec:	4628      	mov	r0, r5
 80042ee:	f000 f809 	bl	8004304 <__fpclassifyf>
 80042f2:	b128      	cbz	r0, 8004300 <fminf+0x20>
 80042f4:	4629      	mov	r1, r5
 80042f6:	4620      	mov	r0, r4
 80042f8:	f7fc feac 	bl	8001054 <__aeabi_fcmplt>
 80042fc:	b900      	cbnz	r0, 8004300 <fminf+0x20>
 80042fe:	462c      	mov	r4, r5
 8004300:	4620      	mov	r0, r4
 8004302:	bd38      	pop	{r3, r4, r5, pc}

08004304 <__fpclassifyf>:
 8004304:	f030 4000 	bics.w	r0, r0, #2147483648	; 0x80000000
 8004308:	d00d      	beq.n	8004326 <__fpclassifyf+0x22>
 800430a:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 800430e:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8004312:	d30a      	bcc.n	800432a <__fpclassifyf+0x26>
 8004314:	4b07      	ldr	r3, [pc, #28]	; (8004334 <__fpclassifyf+0x30>)
 8004316:	1e42      	subs	r2, r0, #1
 8004318:	429a      	cmp	r2, r3
 800431a:	d908      	bls.n	800432e <__fpclassifyf+0x2a>
 800431c:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 8004320:	4258      	negs	r0, r3
 8004322:	4158      	adcs	r0, r3
 8004324:	4770      	bx	lr
 8004326:	2002      	movs	r0, #2
 8004328:	4770      	bx	lr
 800432a:	2004      	movs	r0, #4
 800432c:	4770      	bx	lr
 800432e:	2003      	movs	r0, #3
 8004330:	4770      	bx	lr
 8004332:	bf00      	nop
 8004334:	007ffffe 	.word	0x007ffffe

08004338 <sinf>:
 8004338:	b507      	push	{r0, r1, r2, lr}
 800433a:	4a19      	ldr	r2, [pc, #100]	; (80043a0 <sinf+0x68>)
 800433c:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8004340:	4293      	cmp	r3, r2
 8004342:	4601      	mov	r1, r0
 8004344:	dc04      	bgt.n	8004350 <sinf+0x18>
 8004346:	2200      	movs	r2, #0
 8004348:	2100      	movs	r1, #0
 800434a:	f001 fbbf 	bl	8005acc <__kernel_sinf>
 800434e:	e004      	b.n	800435a <sinf+0x22>
 8004350:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8004354:	db04      	blt.n	8004360 <sinf+0x28>
 8004356:	f7fc fbd5 	bl	8000b04 <__aeabi_fsub>
 800435a:	b003      	add	sp, #12
 800435c:	f85d fb04 	ldr.w	pc, [sp], #4
 8004360:	4669      	mov	r1, sp
 8004362:	f000 fa11 	bl	8004788 <__ieee754_rem_pio2f>
 8004366:	f000 0003 	and.w	r0, r0, #3
 800436a:	2801      	cmp	r0, #1
 800436c:	d006      	beq.n	800437c <sinf+0x44>
 800436e:	2802      	cmp	r0, #2
 8004370:	d009      	beq.n	8004386 <sinf+0x4e>
 8004372:	b980      	cbnz	r0, 8004396 <sinf+0x5e>
 8004374:	2201      	movs	r2, #1
 8004376:	9901      	ldr	r1, [sp, #4]
 8004378:	9800      	ldr	r0, [sp, #0]
 800437a:	e7e6      	b.n	800434a <sinf+0x12>
 800437c:	9901      	ldr	r1, [sp, #4]
 800437e:	9800      	ldr	r0, [sp, #0]
 8004380:	f001 f86e 	bl	8005460 <__kernel_cosf>
 8004384:	e7e9      	b.n	800435a <sinf+0x22>
 8004386:	2201      	movs	r2, #1
 8004388:	9901      	ldr	r1, [sp, #4]
 800438a:	9800      	ldr	r0, [sp, #0]
 800438c:	f001 fb9e 	bl	8005acc <__kernel_sinf>
 8004390:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8004394:	e7e1      	b.n	800435a <sinf+0x22>
 8004396:	9901      	ldr	r1, [sp, #4]
 8004398:	9800      	ldr	r0, [sp, #0]
 800439a:	f001 f861 	bl	8005460 <__kernel_cosf>
 800439e:	e7f7      	b.n	8004390 <sinf+0x58>
 80043a0:	3f490fd8 	.word	0x3f490fd8
 80043a4:	00000000 	.word	0x00000000

080043a8 <__ieee754_rem_pio2>:
 80043a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043ac:	4614      	mov	r4, r2
 80043ae:	4ac4      	ldr	r2, [pc, #784]	; (80046c0 <__ieee754_rem_pio2+0x318>)
 80043b0:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 80043b4:	b08d      	sub	sp, #52	; 0x34
 80043b6:	4592      	cmp	sl, r2
 80043b8:	9104      	str	r1, [sp, #16]
 80043ba:	dc07      	bgt.n	80043cc <__ieee754_rem_pio2+0x24>
 80043bc:	2200      	movs	r2, #0
 80043be:	2300      	movs	r3, #0
 80043c0:	e9c4 0100 	strd	r0, r1, [r4]
 80043c4:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80043c8:	2500      	movs	r5, #0
 80043ca:	e024      	b.n	8004416 <__ieee754_rem_pio2+0x6e>
 80043cc:	4abd      	ldr	r2, [pc, #756]	; (80046c4 <__ieee754_rem_pio2+0x31c>)
 80043ce:	4592      	cmp	sl, r2
 80043d0:	dc72      	bgt.n	80044b8 <__ieee754_rem_pio2+0x110>
 80043d2:	9b04      	ldr	r3, [sp, #16]
 80043d4:	4dbc      	ldr	r5, [pc, #752]	; (80046c8 <__ieee754_rem_pio2+0x320>)
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	a3ab      	add	r3, pc, #684	; (adr r3, 8004688 <__ieee754_rem_pio2+0x2e0>)
 80043da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043de:	dd36      	ble.n	800444e <__ieee754_rem_pio2+0xa6>
 80043e0:	f7fb fec2 	bl	8000168 <__aeabi_dsub>
 80043e4:	45aa      	cmp	sl, r5
 80043e6:	4606      	mov	r6, r0
 80043e8:	460f      	mov	r7, r1
 80043ea:	d018      	beq.n	800441e <__ieee754_rem_pio2+0x76>
 80043ec:	a3a8      	add	r3, pc, #672	; (adr r3, 8004690 <__ieee754_rem_pio2+0x2e8>)
 80043ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043f2:	f7fb feb9 	bl	8000168 <__aeabi_dsub>
 80043f6:	4602      	mov	r2, r0
 80043f8:	460b      	mov	r3, r1
 80043fa:	4630      	mov	r0, r6
 80043fc:	e9c4 2300 	strd	r2, r3, [r4]
 8004400:	4639      	mov	r1, r7
 8004402:	f7fb feb1 	bl	8000168 <__aeabi_dsub>
 8004406:	a3a2      	add	r3, pc, #648	; (adr r3, 8004690 <__ieee754_rem_pio2+0x2e8>)
 8004408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800440c:	f7fb feac 	bl	8000168 <__aeabi_dsub>
 8004410:	2501      	movs	r5, #1
 8004412:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004416:	4628      	mov	r0, r5
 8004418:	b00d      	add	sp, #52	; 0x34
 800441a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800441e:	a39e      	add	r3, pc, #632	; (adr r3, 8004698 <__ieee754_rem_pio2+0x2f0>)
 8004420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004424:	f7fb fea0 	bl	8000168 <__aeabi_dsub>
 8004428:	a39d      	add	r3, pc, #628	; (adr r3, 80046a0 <__ieee754_rem_pio2+0x2f8>)
 800442a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800442e:	4606      	mov	r6, r0
 8004430:	460f      	mov	r7, r1
 8004432:	f7fb fe99 	bl	8000168 <__aeabi_dsub>
 8004436:	4602      	mov	r2, r0
 8004438:	460b      	mov	r3, r1
 800443a:	4630      	mov	r0, r6
 800443c:	e9c4 2300 	strd	r2, r3, [r4]
 8004440:	4639      	mov	r1, r7
 8004442:	f7fb fe91 	bl	8000168 <__aeabi_dsub>
 8004446:	a396      	add	r3, pc, #600	; (adr r3, 80046a0 <__ieee754_rem_pio2+0x2f8>)
 8004448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800444c:	e7de      	b.n	800440c <__ieee754_rem_pio2+0x64>
 800444e:	f7fb fe8d 	bl	800016c <__adddf3>
 8004452:	45aa      	cmp	sl, r5
 8004454:	4606      	mov	r6, r0
 8004456:	460f      	mov	r7, r1
 8004458:	d016      	beq.n	8004488 <__ieee754_rem_pio2+0xe0>
 800445a:	a38d      	add	r3, pc, #564	; (adr r3, 8004690 <__ieee754_rem_pio2+0x2e8>)
 800445c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004460:	f7fb fe84 	bl	800016c <__adddf3>
 8004464:	4602      	mov	r2, r0
 8004466:	460b      	mov	r3, r1
 8004468:	4630      	mov	r0, r6
 800446a:	e9c4 2300 	strd	r2, r3, [r4]
 800446e:	4639      	mov	r1, r7
 8004470:	f7fb fe7a 	bl	8000168 <__aeabi_dsub>
 8004474:	a386      	add	r3, pc, #536	; (adr r3, 8004690 <__ieee754_rem_pio2+0x2e8>)
 8004476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800447a:	f7fb fe77 	bl	800016c <__adddf3>
 800447e:	f04f 35ff 	mov.w	r5, #4294967295
 8004482:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004486:	e7c6      	b.n	8004416 <__ieee754_rem_pio2+0x6e>
 8004488:	a383      	add	r3, pc, #524	; (adr r3, 8004698 <__ieee754_rem_pio2+0x2f0>)
 800448a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800448e:	f7fb fe6d 	bl	800016c <__adddf3>
 8004492:	a383      	add	r3, pc, #524	; (adr r3, 80046a0 <__ieee754_rem_pio2+0x2f8>)
 8004494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004498:	4606      	mov	r6, r0
 800449a:	460f      	mov	r7, r1
 800449c:	f7fb fe66 	bl	800016c <__adddf3>
 80044a0:	4602      	mov	r2, r0
 80044a2:	460b      	mov	r3, r1
 80044a4:	4630      	mov	r0, r6
 80044a6:	e9c4 2300 	strd	r2, r3, [r4]
 80044aa:	4639      	mov	r1, r7
 80044ac:	f7fb fe5c 	bl	8000168 <__aeabi_dsub>
 80044b0:	a37b      	add	r3, pc, #492	; (adr r3, 80046a0 <__ieee754_rem_pio2+0x2f8>)
 80044b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044b6:	e7e0      	b.n	800447a <__ieee754_rem_pio2+0xd2>
 80044b8:	4a84      	ldr	r2, [pc, #528]	; (80046cc <__ieee754_rem_pio2+0x324>)
 80044ba:	4592      	cmp	sl, r2
 80044bc:	f300 80d5 	bgt.w	800466a <__ieee754_rem_pio2+0x2c2>
 80044c0:	f001 fb7a 	bl	8005bb8 <fabs>
 80044c4:	a378      	add	r3, pc, #480	; (adr r3, 80046a8 <__ieee754_rem_pio2+0x300>)
 80044c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ca:	4606      	mov	r6, r0
 80044cc:	460f      	mov	r7, r1
 80044ce:	f7fc f803 	bl	80004d8 <__aeabi_dmul>
 80044d2:	2200      	movs	r2, #0
 80044d4:	4b7e      	ldr	r3, [pc, #504]	; (80046d0 <__ieee754_rem_pio2+0x328>)
 80044d6:	f7fb fe49 	bl	800016c <__adddf3>
 80044da:	f7fc fa97 	bl	8000a0c <__aeabi_d2iz>
 80044de:	4605      	mov	r5, r0
 80044e0:	f7fb ff90 	bl	8000404 <__aeabi_i2d>
 80044e4:	4602      	mov	r2, r0
 80044e6:	460b      	mov	r3, r1
 80044e8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80044ec:	a366      	add	r3, pc, #408	; (adr r3, 8004688 <__ieee754_rem_pio2+0x2e0>)
 80044ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044f2:	f7fb fff1 	bl	80004d8 <__aeabi_dmul>
 80044f6:	4602      	mov	r2, r0
 80044f8:	460b      	mov	r3, r1
 80044fa:	4630      	mov	r0, r6
 80044fc:	4639      	mov	r1, r7
 80044fe:	f7fb fe33 	bl	8000168 <__aeabi_dsub>
 8004502:	a363      	add	r3, pc, #396	; (adr r3, 8004690 <__ieee754_rem_pio2+0x2e8>)
 8004504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004508:	4680      	mov	r8, r0
 800450a:	4689      	mov	r9, r1
 800450c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004510:	f7fb ffe2 	bl	80004d8 <__aeabi_dmul>
 8004514:	2d1f      	cmp	r5, #31
 8004516:	4606      	mov	r6, r0
 8004518:	460f      	mov	r7, r1
 800451a:	dc0e      	bgt.n	800453a <__ieee754_rem_pio2+0x192>
 800451c:	4b6d      	ldr	r3, [pc, #436]	; (80046d4 <__ieee754_rem_pio2+0x32c>)
 800451e:	1e6a      	subs	r2, r5, #1
 8004520:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004524:	4553      	cmp	r3, sl
 8004526:	d008      	beq.n	800453a <__ieee754_rem_pio2+0x192>
 8004528:	4632      	mov	r2, r6
 800452a:	463b      	mov	r3, r7
 800452c:	4640      	mov	r0, r8
 800452e:	4649      	mov	r1, r9
 8004530:	f7fb fe1a 	bl	8000168 <__aeabi_dsub>
 8004534:	e9c4 0100 	strd	r0, r1, [r4]
 8004538:	e013      	b.n	8004562 <__ieee754_rem_pio2+0x1ba>
 800453a:	463b      	mov	r3, r7
 800453c:	4632      	mov	r2, r6
 800453e:	4640      	mov	r0, r8
 8004540:	4649      	mov	r1, r9
 8004542:	f7fb fe11 	bl	8000168 <__aeabi_dsub>
 8004546:	ea4f 532a 	mov.w	r3, sl, asr #20
 800454a:	9305      	str	r3, [sp, #20]
 800454c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004550:	ebc3 5a1a 	rsb	sl, r3, sl, lsr #20
 8004554:	f1ba 0f10 	cmp.w	sl, #16
 8004558:	dc1f      	bgt.n	800459a <__ieee754_rem_pio2+0x1f2>
 800455a:	4602      	mov	r2, r0
 800455c:	460b      	mov	r3, r1
 800455e:	e9c4 2300 	strd	r2, r3, [r4]
 8004562:	e9d4 2a00 	ldrd	r2, sl, [r4]
 8004566:	4640      	mov	r0, r8
 8004568:	4653      	mov	r3, sl
 800456a:	4649      	mov	r1, r9
 800456c:	f7fb fdfc 	bl	8000168 <__aeabi_dsub>
 8004570:	4632      	mov	r2, r6
 8004572:	463b      	mov	r3, r7
 8004574:	f7fb fdf8 	bl	8000168 <__aeabi_dsub>
 8004578:	460b      	mov	r3, r1
 800457a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800457e:	9904      	ldr	r1, [sp, #16]
 8004580:	4602      	mov	r2, r0
 8004582:	2900      	cmp	r1, #0
 8004584:	f6bf af47 	bge.w	8004416 <__ieee754_rem_pio2+0x6e>
 8004588:	f10a 4100 	add.w	r1, sl, #2147483648	; 0x80000000
 800458c:	e9c4 1201 	strd	r1, r2, [r4, #4]
 8004590:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004594:	60e3      	str	r3, [r4, #12]
 8004596:	426d      	negs	r5, r5
 8004598:	e73d      	b.n	8004416 <__ieee754_rem_pio2+0x6e>
 800459a:	a33f      	add	r3, pc, #252	; (adr r3, 8004698 <__ieee754_rem_pio2+0x2f0>)
 800459c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80045a4:	f7fb ff98 	bl	80004d8 <__aeabi_dmul>
 80045a8:	4606      	mov	r6, r0
 80045aa:	460f      	mov	r7, r1
 80045ac:	4602      	mov	r2, r0
 80045ae:	460b      	mov	r3, r1
 80045b0:	4640      	mov	r0, r8
 80045b2:	4649      	mov	r1, r9
 80045b4:	f7fb fdd8 	bl	8000168 <__aeabi_dsub>
 80045b8:	4602      	mov	r2, r0
 80045ba:	460b      	mov	r3, r1
 80045bc:	4682      	mov	sl, r0
 80045be:	468b      	mov	fp, r1
 80045c0:	4640      	mov	r0, r8
 80045c2:	4649      	mov	r1, r9
 80045c4:	f7fb fdd0 	bl	8000168 <__aeabi_dsub>
 80045c8:	4632      	mov	r2, r6
 80045ca:	463b      	mov	r3, r7
 80045cc:	f7fb fdcc 	bl	8000168 <__aeabi_dsub>
 80045d0:	a333      	add	r3, pc, #204	; (adr r3, 80046a0 <__ieee754_rem_pio2+0x2f8>)
 80045d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045d6:	4606      	mov	r6, r0
 80045d8:	460f      	mov	r7, r1
 80045da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80045de:	f7fb ff7b 	bl	80004d8 <__aeabi_dmul>
 80045e2:	4632      	mov	r2, r6
 80045e4:	463b      	mov	r3, r7
 80045e6:	f7fb fdbf 	bl	8000168 <__aeabi_dsub>
 80045ea:	4602      	mov	r2, r0
 80045ec:	460b      	mov	r3, r1
 80045ee:	4606      	mov	r6, r0
 80045f0:	460f      	mov	r7, r1
 80045f2:	4650      	mov	r0, sl
 80045f4:	4659      	mov	r1, fp
 80045f6:	f7fb fdb7 	bl	8000168 <__aeabi_dsub>
 80045fa:	9a05      	ldr	r2, [sp, #20]
 80045fc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004600:	1ad3      	subs	r3, r2, r3
 8004602:	2b31      	cmp	r3, #49	; 0x31
 8004604:	dc06      	bgt.n	8004614 <__ieee754_rem_pio2+0x26c>
 8004606:	4602      	mov	r2, r0
 8004608:	460b      	mov	r3, r1
 800460a:	46d0      	mov	r8, sl
 800460c:	46d9      	mov	r9, fp
 800460e:	e9c4 2300 	strd	r2, r3, [r4]
 8004612:	e7a6      	b.n	8004562 <__ieee754_rem_pio2+0x1ba>
 8004614:	a326      	add	r3, pc, #152	; (adr r3, 80046b0 <__ieee754_rem_pio2+0x308>)
 8004616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800461a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800461e:	f7fb ff5b 	bl	80004d8 <__aeabi_dmul>
 8004622:	4606      	mov	r6, r0
 8004624:	460f      	mov	r7, r1
 8004626:	4602      	mov	r2, r0
 8004628:	460b      	mov	r3, r1
 800462a:	4650      	mov	r0, sl
 800462c:	4659      	mov	r1, fp
 800462e:	f7fb fd9b 	bl	8000168 <__aeabi_dsub>
 8004632:	4602      	mov	r2, r0
 8004634:	460b      	mov	r3, r1
 8004636:	4680      	mov	r8, r0
 8004638:	4689      	mov	r9, r1
 800463a:	4650      	mov	r0, sl
 800463c:	4659      	mov	r1, fp
 800463e:	f7fb fd93 	bl	8000168 <__aeabi_dsub>
 8004642:	4632      	mov	r2, r6
 8004644:	463b      	mov	r3, r7
 8004646:	f7fb fd8f 	bl	8000168 <__aeabi_dsub>
 800464a:	a31b      	add	r3, pc, #108	; (adr r3, 80046b8 <__ieee754_rem_pio2+0x310>)
 800464c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004650:	4606      	mov	r6, r0
 8004652:	460f      	mov	r7, r1
 8004654:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004658:	f7fb ff3e 	bl	80004d8 <__aeabi_dmul>
 800465c:	4632      	mov	r2, r6
 800465e:	463b      	mov	r3, r7
 8004660:	f7fb fd82 	bl	8000168 <__aeabi_dsub>
 8004664:	4606      	mov	r6, r0
 8004666:	460f      	mov	r7, r1
 8004668:	e75e      	b.n	8004528 <__ieee754_rem_pio2+0x180>
 800466a:	4a1b      	ldr	r2, [pc, #108]	; (80046d8 <__ieee754_rem_pio2+0x330>)
 800466c:	4592      	cmp	sl, r2
 800466e:	dd35      	ble.n	80046dc <__ieee754_rem_pio2+0x334>
 8004670:	4602      	mov	r2, r0
 8004672:	460b      	mov	r3, r1
 8004674:	f7fb fd78 	bl	8000168 <__aeabi_dsub>
 8004678:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800467c:	e9c4 0100 	strd	r0, r1, [r4]
 8004680:	e6a2      	b.n	80043c8 <__ieee754_rem_pio2+0x20>
 8004682:	bf00      	nop
 8004684:	f3af 8000 	nop.w
 8004688:	54400000 	.word	0x54400000
 800468c:	3ff921fb 	.word	0x3ff921fb
 8004690:	1a626331 	.word	0x1a626331
 8004694:	3dd0b461 	.word	0x3dd0b461
 8004698:	1a600000 	.word	0x1a600000
 800469c:	3dd0b461 	.word	0x3dd0b461
 80046a0:	2e037073 	.word	0x2e037073
 80046a4:	3ba3198a 	.word	0x3ba3198a
 80046a8:	6dc9c883 	.word	0x6dc9c883
 80046ac:	3fe45f30 	.word	0x3fe45f30
 80046b0:	2e000000 	.word	0x2e000000
 80046b4:	3ba3198a 	.word	0x3ba3198a
 80046b8:	252049c1 	.word	0x252049c1
 80046bc:	397b839a 	.word	0x397b839a
 80046c0:	3fe921fb 	.word	0x3fe921fb
 80046c4:	4002d97b 	.word	0x4002d97b
 80046c8:	3ff921fb 	.word	0x3ff921fb
 80046cc:	413921fb 	.word	0x413921fb
 80046d0:	3fe00000 	.word	0x3fe00000
 80046d4:	08005fec 	.word	0x08005fec
 80046d8:	7fefffff 	.word	0x7fefffff
 80046dc:	ea4f 552a 	mov.w	r5, sl, asr #20
 80046e0:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 80046e4:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 80046e8:	460f      	mov	r7, r1
 80046ea:	4606      	mov	r6, r0
 80046ec:	f7fc f98e 	bl	8000a0c <__aeabi_d2iz>
 80046f0:	f7fb fe88 	bl	8000404 <__aeabi_i2d>
 80046f4:	4602      	mov	r2, r0
 80046f6:	460b      	mov	r3, r1
 80046f8:	4630      	mov	r0, r6
 80046fa:	4639      	mov	r1, r7
 80046fc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004700:	f7fb fd32 	bl	8000168 <__aeabi_dsub>
 8004704:	2200      	movs	r2, #0
 8004706:	4b1e      	ldr	r3, [pc, #120]	; (8004780 <__ieee754_rem_pio2+0x3d8>)
 8004708:	f7fb fee6 	bl	80004d8 <__aeabi_dmul>
 800470c:	460f      	mov	r7, r1
 800470e:	4606      	mov	r6, r0
 8004710:	f7fc f97c 	bl	8000a0c <__aeabi_d2iz>
 8004714:	f7fb fe76 	bl	8000404 <__aeabi_i2d>
 8004718:	4602      	mov	r2, r0
 800471a:	460b      	mov	r3, r1
 800471c:	4630      	mov	r0, r6
 800471e:	4639      	mov	r1, r7
 8004720:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004724:	f7fb fd20 	bl	8000168 <__aeabi_dsub>
 8004728:	2200      	movs	r2, #0
 800472a:	4b15      	ldr	r3, [pc, #84]	; (8004780 <__ieee754_rem_pio2+0x3d8>)
 800472c:	f7fb fed4 	bl	80004d8 <__aeabi_dmul>
 8004730:	f04f 0803 	mov.w	r8, #3
 8004734:	2600      	movs	r6, #0
 8004736:	2700      	movs	r7, #0
 8004738:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800473c:	f10d 0928 	add.w	r9, sp, #40	; 0x28
 8004740:	4632      	mov	r2, r6
 8004742:	e879 0102 	ldrd	r0, r1, [r9], #-8
 8004746:	463b      	mov	r3, r7
 8004748:	46c2      	mov	sl, r8
 800474a:	f108 38ff 	add.w	r8, r8, #4294967295
 800474e:	f7fc f92b 	bl	80009a8 <__aeabi_dcmpeq>
 8004752:	2800      	cmp	r0, #0
 8004754:	d1f4      	bne.n	8004740 <__ieee754_rem_pio2+0x398>
 8004756:	4b0b      	ldr	r3, [pc, #44]	; (8004784 <__ieee754_rem_pio2+0x3dc>)
 8004758:	462a      	mov	r2, r5
 800475a:	9301      	str	r3, [sp, #4]
 800475c:	2302      	movs	r3, #2
 800475e:	4621      	mov	r1, r4
 8004760:	9300      	str	r3, [sp, #0]
 8004762:	a806      	add	r0, sp, #24
 8004764:	4653      	mov	r3, sl
 8004766:	f000 f96d 	bl	8004a44 <__kernel_rem_pio2>
 800476a:	9b04      	ldr	r3, [sp, #16]
 800476c:	4605      	mov	r5, r0
 800476e:	2b00      	cmp	r3, #0
 8004770:	f6bf ae51 	bge.w	8004416 <__ieee754_rem_pio2+0x6e>
 8004774:	6863      	ldr	r3, [r4, #4]
 8004776:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800477a:	6063      	str	r3, [r4, #4]
 800477c:	68e3      	ldr	r3, [r4, #12]
 800477e:	e707      	b.n	8004590 <__ieee754_rem_pio2+0x1e8>
 8004780:	41700000 	.word	0x41700000
 8004784:	0800606c 	.word	0x0800606c

08004788 <__ieee754_rem_pio2f>:
 8004788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800478c:	4aa0      	ldr	r2, [pc, #640]	; (8004a10 <__ieee754_rem_pio2f+0x288>)
 800478e:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 8004792:	4296      	cmp	r6, r2
 8004794:	460c      	mov	r4, r1
 8004796:	4682      	mov	sl, r0
 8004798:	b087      	sub	sp, #28
 800479a:	dc04      	bgt.n	80047a6 <__ieee754_rem_pio2f+0x1e>
 800479c:	2300      	movs	r3, #0
 800479e:	6008      	str	r0, [r1, #0]
 80047a0:	604b      	str	r3, [r1, #4]
 80047a2:	2500      	movs	r5, #0
 80047a4:	e01a      	b.n	80047dc <__ieee754_rem_pio2f+0x54>
 80047a6:	4a9b      	ldr	r2, [pc, #620]	; (8004a14 <__ieee754_rem_pio2f+0x28c>)
 80047a8:	4296      	cmp	r6, r2
 80047aa:	dc4b      	bgt.n	8004844 <__ieee754_rem_pio2f+0xbc>
 80047ac:	2800      	cmp	r0, #0
 80047ae:	499a      	ldr	r1, [pc, #616]	; (8004a18 <__ieee754_rem_pio2f+0x290>)
 80047b0:	4f9a      	ldr	r7, [pc, #616]	; (8004a1c <__ieee754_rem_pio2f+0x294>)
 80047b2:	f026 060f 	bic.w	r6, r6, #15
 80047b6:	dd23      	ble.n	8004800 <__ieee754_rem_pio2f+0x78>
 80047b8:	f7fc f9a4 	bl	8000b04 <__aeabi_fsub>
 80047bc:	42be      	cmp	r6, r7
 80047be:	4605      	mov	r5, r0
 80047c0:	d010      	beq.n	80047e4 <__ieee754_rem_pio2f+0x5c>
 80047c2:	4997      	ldr	r1, [pc, #604]	; (8004a20 <__ieee754_rem_pio2f+0x298>)
 80047c4:	f7fc f99e 	bl	8000b04 <__aeabi_fsub>
 80047c8:	4601      	mov	r1, r0
 80047ca:	6020      	str	r0, [r4, #0]
 80047cc:	4628      	mov	r0, r5
 80047ce:	f7fc f999 	bl	8000b04 <__aeabi_fsub>
 80047d2:	4993      	ldr	r1, [pc, #588]	; (8004a20 <__ieee754_rem_pio2f+0x298>)
 80047d4:	f7fc f996 	bl	8000b04 <__aeabi_fsub>
 80047d8:	2501      	movs	r5, #1
 80047da:	6060      	str	r0, [r4, #4]
 80047dc:	4628      	mov	r0, r5
 80047de:	b007      	add	sp, #28
 80047e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047e4:	498f      	ldr	r1, [pc, #572]	; (8004a24 <__ieee754_rem_pio2f+0x29c>)
 80047e6:	f7fc f98d 	bl	8000b04 <__aeabi_fsub>
 80047ea:	498f      	ldr	r1, [pc, #572]	; (8004a28 <__ieee754_rem_pio2f+0x2a0>)
 80047ec:	4605      	mov	r5, r0
 80047ee:	f7fc f989 	bl	8000b04 <__aeabi_fsub>
 80047f2:	4601      	mov	r1, r0
 80047f4:	6020      	str	r0, [r4, #0]
 80047f6:	4628      	mov	r0, r5
 80047f8:	f7fc f984 	bl	8000b04 <__aeabi_fsub>
 80047fc:	498a      	ldr	r1, [pc, #552]	; (8004a28 <__ieee754_rem_pio2f+0x2a0>)
 80047fe:	e7e9      	b.n	80047d4 <__ieee754_rem_pio2f+0x4c>
 8004800:	f7fc f982 	bl	8000b08 <__addsf3>
 8004804:	42be      	cmp	r6, r7
 8004806:	4605      	mov	r5, r0
 8004808:	d00e      	beq.n	8004828 <__ieee754_rem_pio2f+0xa0>
 800480a:	4985      	ldr	r1, [pc, #532]	; (8004a20 <__ieee754_rem_pio2f+0x298>)
 800480c:	f7fc f97c 	bl	8000b08 <__addsf3>
 8004810:	4601      	mov	r1, r0
 8004812:	6020      	str	r0, [r4, #0]
 8004814:	4628      	mov	r0, r5
 8004816:	f7fc f975 	bl	8000b04 <__aeabi_fsub>
 800481a:	4981      	ldr	r1, [pc, #516]	; (8004a20 <__ieee754_rem_pio2f+0x298>)
 800481c:	f7fc f974 	bl	8000b08 <__addsf3>
 8004820:	f04f 35ff 	mov.w	r5, #4294967295
 8004824:	6060      	str	r0, [r4, #4]
 8004826:	e7d9      	b.n	80047dc <__ieee754_rem_pio2f+0x54>
 8004828:	497e      	ldr	r1, [pc, #504]	; (8004a24 <__ieee754_rem_pio2f+0x29c>)
 800482a:	f7fc f96d 	bl	8000b08 <__addsf3>
 800482e:	497e      	ldr	r1, [pc, #504]	; (8004a28 <__ieee754_rem_pio2f+0x2a0>)
 8004830:	4605      	mov	r5, r0
 8004832:	f7fc f969 	bl	8000b08 <__addsf3>
 8004836:	4601      	mov	r1, r0
 8004838:	6020      	str	r0, [r4, #0]
 800483a:	4628      	mov	r0, r5
 800483c:	f7fc f962 	bl	8000b04 <__aeabi_fsub>
 8004840:	4979      	ldr	r1, [pc, #484]	; (8004a28 <__ieee754_rem_pio2f+0x2a0>)
 8004842:	e7eb      	b.n	800481c <__ieee754_rem_pio2f+0x94>
 8004844:	4a79      	ldr	r2, [pc, #484]	; (8004a2c <__ieee754_rem_pio2f+0x2a4>)
 8004846:	4296      	cmp	r6, r2
 8004848:	f300 8091 	bgt.w	800496e <__ieee754_rem_pio2f+0x1e6>
 800484c:	f001 fabe 	bl	8005dcc <fabsf>
 8004850:	4977      	ldr	r1, [pc, #476]	; (8004a30 <__ieee754_rem_pio2f+0x2a8>)
 8004852:	4607      	mov	r7, r0
 8004854:	f7fc fa60 	bl	8000d18 <__aeabi_fmul>
 8004858:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800485c:	f7fc f954 	bl	8000b08 <__addsf3>
 8004860:	f7fc fc20 	bl	80010a4 <__aeabi_f2iz>
 8004864:	4605      	mov	r5, r0
 8004866:	f7fc fa03 	bl	8000c70 <__aeabi_i2f>
 800486a:	496b      	ldr	r1, [pc, #428]	; (8004a18 <__ieee754_rem_pio2f+0x290>)
 800486c:	4681      	mov	r9, r0
 800486e:	f7fc fa53 	bl	8000d18 <__aeabi_fmul>
 8004872:	4601      	mov	r1, r0
 8004874:	4638      	mov	r0, r7
 8004876:	f7fc f945 	bl	8000b04 <__aeabi_fsub>
 800487a:	4969      	ldr	r1, [pc, #420]	; (8004a20 <__ieee754_rem_pio2f+0x298>)
 800487c:	4680      	mov	r8, r0
 800487e:	4648      	mov	r0, r9
 8004880:	f7fc fa4a 	bl	8000d18 <__aeabi_fmul>
 8004884:	2d1f      	cmp	r5, #31
 8004886:	4607      	mov	r7, r0
 8004888:	dc0c      	bgt.n	80048a4 <__ieee754_rem_pio2f+0x11c>
 800488a:	4a6a      	ldr	r2, [pc, #424]	; (8004a34 <__ieee754_rem_pio2f+0x2ac>)
 800488c:	1e69      	subs	r1, r5, #1
 800488e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8004892:	f026 03ff 	bic.w	r3, r6, #255	; 0xff
 8004896:	4293      	cmp	r3, r2
 8004898:	d004      	beq.n	80048a4 <__ieee754_rem_pio2f+0x11c>
 800489a:	4639      	mov	r1, r7
 800489c:	4640      	mov	r0, r8
 800489e:	f7fc f931 	bl	8000b04 <__aeabi_fsub>
 80048a2:	e00b      	b.n	80048bc <__ieee754_rem_pio2f+0x134>
 80048a4:	4639      	mov	r1, r7
 80048a6:	4640      	mov	r0, r8
 80048a8:	f7fc f92c 	bl	8000b04 <__aeabi_fsub>
 80048ac:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 80048b0:	ea4f 5be6 	mov.w	fp, r6, asr #23
 80048b4:	ebc3 56d6 	rsb	r6, r3, r6, lsr #23
 80048b8:	2e08      	cmp	r6, #8
 80048ba:	dc01      	bgt.n	80048c0 <__ieee754_rem_pio2f+0x138>
 80048bc:	6020      	str	r0, [r4, #0]
 80048be:	e026      	b.n	800490e <__ieee754_rem_pio2f+0x186>
 80048c0:	4958      	ldr	r1, [pc, #352]	; (8004a24 <__ieee754_rem_pio2f+0x29c>)
 80048c2:	4648      	mov	r0, r9
 80048c4:	f7fc fa28 	bl	8000d18 <__aeabi_fmul>
 80048c8:	4607      	mov	r7, r0
 80048ca:	4601      	mov	r1, r0
 80048cc:	4640      	mov	r0, r8
 80048ce:	f7fc f919 	bl	8000b04 <__aeabi_fsub>
 80048d2:	4601      	mov	r1, r0
 80048d4:	4606      	mov	r6, r0
 80048d6:	4640      	mov	r0, r8
 80048d8:	f7fc f914 	bl	8000b04 <__aeabi_fsub>
 80048dc:	4639      	mov	r1, r7
 80048de:	f7fc f911 	bl	8000b04 <__aeabi_fsub>
 80048e2:	4607      	mov	r7, r0
 80048e4:	4950      	ldr	r1, [pc, #320]	; (8004a28 <__ieee754_rem_pio2f+0x2a0>)
 80048e6:	4648      	mov	r0, r9
 80048e8:	f7fc fa16 	bl	8000d18 <__aeabi_fmul>
 80048ec:	4639      	mov	r1, r7
 80048ee:	f7fc f909 	bl	8000b04 <__aeabi_fsub>
 80048f2:	4601      	mov	r1, r0
 80048f4:	4607      	mov	r7, r0
 80048f6:	4630      	mov	r0, r6
 80048f8:	f7fc f904 	bl	8000b04 <__aeabi_fsub>
 80048fc:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8004900:	ebab 0b03 	sub.w	fp, fp, r3
 8004904:	f1bb 0f19 	cmp.w	fp, #25
 8004908:	dc16      	bgt.n	8004938 <__ieee754_rem_pio2f+0x1b0>
 800490a:	46b0      	mov	r8, r6
 800490c:	6020      	str	r0, [r4, #0]
 800490e:	6826      	ldr	r6, [r4, #0]
 8004910:	4640      	mov	r0, r8
 8004912:	4631      	mov	r1, r6
 8004914:	f7fc f8f6 	bl	8000b04 <__aeabi_fsub>
 8004918:	4639      	mov	r1, r7
 800491a:	f7fc f8f3 	bl	8000b04 <__aeabi_fsub>
 800491e:	f1ba 0f00 	cmp.w	sl, #0
 8004922:	6060      	str	r0, [r4, #4]
 8004924:	f6bf af5a 	bge.w	80047dc <__ieee754_rem_pio2f+0x54>
 8004928:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 800492c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8004930:	6026      	str	r6, [r4, #0]
 8004932:	6060      	str	r0, [r4, #4]
 8004934:	426d      	negs	r5, r5
 8004936:	e751      	b.n	80047dc <__ieee754_rem_pio2f+0x54>
 8004938:	493f      	ldr	r1, [pc, #252]	; (8004a38 <__ieee754_rem_pio2f+0x2b0>)
 800493a:	4648      	mov	r0, r9
 800493c:	f7fc f9ec 	bl	8000d18 <__aeabi_fmul>
 8004940:	4607      	mov	r7, r0
 8004942:	4601      	mov	r1, r0
 8004944:	4630      	mov	r0, r6
 8004946:	f7fc f8dd 	bl	8000b04 <__aeabi_fsub>
 800494a:	4601      	mov	r1, r0
 800494c:	4680      	mov	r8, r0
 800494e:	4630      	mov	r0, r6
 8004950:	f7fc f8d8 	bl	8000b04 <__aeabi_fsub>
 8004954:	4639      	mov	r1, r7
 8004956:	f7fc f8d5 	bl	8000b04 <__aeabi_fsub>
 800495a:	4606      	mov	r6, r0
 800495c:	4937      	ldr	r1, [pc, #220]	; (8004a3c <__ieee754_rem_pio2f+0x2b4>)
 800495e:	4648      	mov	r0, r9
 8004960:	f7fc f9da 	bl	8000d18 <__aeabi_fmul>
 8004964:	4631      	mov	r1, r6
 8004966:	f7fc f8cd 	bl	8000b04 <__aeabi_fsub>
 800496a:	4607      	mov	r7, r0
 800496c:	e795      	b.n	800489a <__ieee754_rem_pio2f+0x112>
 800496e:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8004972:	db05      	blt.n	8004980 <__ieee754_rem_pio2f+0x1f8>
 8004974:	4601      	mov	r1, r0
 8004976:	f7fc f8c5 	bl	8000b04 <__aeabi_fsub>
 800497a:	6060      	str	r0, [r4, #4]
 800497c:	6020      	str	r0, [r4, #0]
 800497e:	e710      	b.n	80047a2 <__ieee754_rem_pio2f+0x1a>
 8004980:	15f7      	asrs	r7, r6, #23
 8004982:	3f86      	subs	r7, #134	; 0x86
 8004984:	eba6 56c7 	sub.w	r6, r6, r7, lsl #23
 8004988:	4630      	mov	r0, r6
 800498a:	f7fc fb8b 	bl	80010a4 <__aeabi_f2iz>
 800498e:	f7fc f96f 	bl	8000c70 <__aeabi_i2f>
 8004992:	4601      	mov	r1, r0
 8004994:	9003      	str	r0, [sp, #12]
 8004996:	4630      	mov	r0, r6
 8004998:	f7fc f8b4 	bl	8000b04 <__aeabi_fsub>
 800499c:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80049a0:	f7fc f9ba 	bl	8000d18 <__aeabi_fmul>
 80049a4:	4606      	mov	r6, r0
 80049a6:	f7fc fb7d 	bl	80010a4 <__aeabi_f2iz>
 80049aa:	f7fc f961 	bl	8000c70 <__aeabi_i2f>
 80049ae:	4601      	mov	r1, r0
 80049b0:	9004      	str	r0, [sp, #16]
 80049b2:	4605      	mov	r5, r0
 80049b4:	4630      	mov	r0, r6
 80049b6:	f7fc f8a5 	bl	8000b04 <__aeabi_fsub>
 80049ba:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80049be:	f7fc f9ab 	bl	8000d18 <__aeabi_fmul>
 80049c2:	2100      	movs	r1, #0
 80049c4:	9005      	str	r0, [sp, #20]
 80049c6:	f7fc fb3b 	bl	8001040 <__aeabi_fcmpeq>
 80049ca:	b1f0      	cbz	r0, 8004a0a <__ieee754_rem_pio2f+0x282>
 80049cc:	2100      	movs	r1, #0
 80049ce:	4628      	mov	r0, r5
 80049d0:	f7fc fb36 	bl	8001040 <__aeabi_fcmpeq>
 80049d4:	2800      	cmp	r0, #0
 80049d6:	bf14      	ite	ne
 80049d8:	2301      	movne	r3, #1
 80049da:	2302      	moveq	r3, #2
 80049dc:	4a18      	ldr	r2, [pc, #96]	; (8004a40 <__ieee754_rem_pio2f+0x2b8>)
 80049de:	4621      	mov	r1, r4
 80049e0:	9201      	str	r2, [sp, #4]
 80049e2:	2202      	movs	r2, #2
 80049e4:	a803      	add	r0, sp, #12
 80049e6:	9200      	str	r2, [sp, #0]
 80049e8:	463a      	mov	r2, r7
 80049ea:	f000 fdb9 	bl	8005560 <__kernel_rem_pio2f>
 80049ee:	f1ba 0f00 	cmp.w	sl, #0
 80049f2:	4605      	mov	r5, r0
 80049f4:	f6bf aef2 	bge.w	80047dc <__ieee754_rem_pio2f+0x54>
 80049f8:	6823      	ldr	r3, [r4, #0]
 80049fa:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80049fe:	6023      	str	r3, [r4, #0]
 8004a00:	6863      	ldr	r3, [r4, #4]
 8004a02:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004a06:	6063      	str	r3, [r4, #4]
 8004a08:	e794      	b.n	8004934 <__ieee754_rem_pio2f+0x1ac>
 8004a0a:	2303      	movs	r3, #3
 8004a0c:	e7e6      	b.n	80049dc <__ieee754_rem_pio2f+0x254>
 8004a0e:	bf00      	nop
 8004a10:	3f490fd8 	.word	0x3f490fd8
 8004a14:	4016cbe3 	.word	0x4016cbe3
 8004a18:	3fc90f80 	.word	0x3fc90f80
 8004a1c:	3fc90fd0 	.word	0x3fc90fd0
 8004a20:	37354443 	.word	0x37354443
 8004a24:	37354400 	.word	0x37354400
 8004a28:	2e85a308 	.word	0x2e85a308
 8004a2c:	43490f80 	.word	0x43490f80
 8004a30:	3f22f984 	.word	0x3f22f984
 8004a34:	08006174 	.word	0x08006174
 8004a38:	2e85a300 	.word	0x2e85a300
 8004a3c:	248d3132 	.word	0x248d3132
 8004a40:	080061f4 	.word	0x080061f4

08004a44 <__kernel_rem_pio2>:
 8004a44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a48:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8004a4c:	9308      	str	r3, [sp, #32]
 8004a4e:	9101      	str	r1, [sp, #4]
 8004a50:	4bc0      	ldr	r3, [pc, #768]	; (8004d54 <__kernel_rem_pio2+0x310>)
 8004a52:	99a2      	ldr	r1, [sp, #648]	; 0x288
 8004a54:	f112 0f14 	cmn.w	r2, #20
 8004a58:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004a5c:	bfa8      	it	ge
 8004a5e:	1ed4      	subge	r4, r2, #3
 8004a60:	9304      	str	r3, [sp, #16]
 8004a62:	9b08      	ldr	r3, [sp, #32]
 8004a64:	bfb8      	it	lt
 8004a66:	2400      	movlt	r4, #0
 8004a68:	f103 33ff 	add.w	r3, r3, #4294967295
 8004a6c:	9306      	str	r3, [sp, #24]
 8004a6e:	bfa4      	itt	ge
 8004a70:	2318      	movge	r3, #24
 8004a72:	fb94 f4f3 	sdivge	r4, r4, r3
 8004a76:	f06f 0317 	mvn.w	r3, #23
 8004a7a:	fb04 3303 	mla	r3, r4, r3, r3
 8004a7e:	eb03 0a02 	add.w	sl, r3, r2
 8004a82:	9a06      	ldr	r2, [sp, #24]
 8004a84:	9b04      	ldr	r3, [sp, #16]
 8004a86:	1aa7      	subs	r7, r4, r2
 8004a88:	eb03 0802 	add.w	r8, r3, r2
 8004a8c:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8004a8e:	2500      	movs	r5, #0
 8004a90:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8004a94:	2200      	movs	r2, #0
 8004a96:	2300      	movs	r3, #0
 8004a98:	9009      	str	r0, [sp, #36]	; 0x24
 8004a9a:	ae20      	add	r6, sp, #128	; 0x80
 8004a9c:	4545      	cmp	r5, r8
 8004a9e:	dd19      	ble.n	8004ad4 <__kernel_rem_pio2+0x90>
 8004aa0:	9b08      	ldr	r3, [sp, #32]
 8004aa2:	aa20      	add	r2, sp, #128	; 0x80
 8004aa4:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8004aa8:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8004aac:	f1c3 0301 	rsb	r3, r3, #1
 8004ab0:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8004ab4:	9307      	str	r3, [sp, #28]
 8004ab6:	9b07      	ldr	r3, [sp, #28]
 8004ab8:	9a04      	ldr	r2, [sp, #16]
 8004aba:	4443      	add	r3, r8
 8004abc:	429a      	cmp	r2, r3
 8004abe:	db35      	blt.n	8004b2c <__kernel_rem_pio2+0xe8>
 8004ac0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f1a3 0908 	sub.w	r9, r3, #8
 8004ac8:	2300      	movs	r3, #0
 8004aca:	462f      	mov	r7, r5
 8004acc:	2600      	movs	r6, #0
 8004ace:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004ad2:	e01f      	b.n	8004b14 <__kernel_rem_pio2+0xd0>
 8004ad4:	42ef      	cmn	r7, r5
 8004ad6:	d40b      	bmi.n	8004af0 <__kernel_rem_pio2+0xac>
 8004ad8:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8004adc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004ae0:	f7fb fc90 	bl	8000404 <__aeabi_i2d>
 8004ae4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004ae8:	e8e6 0102 	strd	r0, r1, [r6], #8
 8004aec:	3501      	adds	r5, #1
 8004aee:	e7d5      	b.n	8004a9c <__kernel_rem_pio2+0x58>
 8004af0:	4610      	mov	r0, r2
 8004af2:	4619      	mov	r1, r3
 8004af4:	e7f8      	b.n	8004ae8 <__kernel_rem_pio2+0xa4>
 8004af6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004afa:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 8004afe:	f7fb fceb 	bl	80004d8 <__aeabi_dmul>
 8004b02:	4602      	mov	r2, r0
 8004b04:	460b      	mov	r3, r1
 8004b06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004b0a:	f7fb fb2f 	bl	800016c <__adddf3>
 8004b0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004b12:	3601      	adds	r6, #1
 8004b14:	9b06      	ldr	r3, [sp, #24]
 8004b16:	3f08      	subs	r7, #8
 8004b18:	429e      	cmp	r6, r3
 8004b1a:	ddec      	ble.n	8004af6 <__kernel_rem_pio2+0xb2>
 8004b1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004b20:	3508      	adds	r5, #8
 8004b22:	e8eb 2302 	strd	r2, r3, [fp], #8
 8004b26:	f108 0801 	add.w	r8, r8, #1
 8004b2a:	e7c4      	b.n	8004ab6 <__kernel_rem_pio2+0x72>
 8004b2c:	9b04      	ldr	r3, [sp, #16]
 8004b2e:	aa0c      	add	r2, sp, #48	; 0x30
 8004b30:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8004b34:	930b      	str	r3, [sp, #44]	; 0x2c
 8004b36:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8004b38:	9f04      	ldr	r7, [sp, #16]
 8004b3a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8004b3e:	930a      	str	r3, [sp, #40]	; 0x28
 8004b40:	463e      	mov	r6, r7
 8004b42:	ab98      	add	r3, sp, #608	; 0x260
 8004b44:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 8004b48:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004b4c:	f8cd b008 	str.w	fp, [sp, #8]
 8004b50:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
 8004b54:	2e00      	cmp	r6, #0
 8004b56:	dc71      	bgt.n	8004c3c <__kernel_rem_pio2+0x1f8>
 8004b58:	4652      	mov	r2, sl
 8004b5a:	4620      	mov	r0, r4
 8004b5c:	4629      	mov	r1, r5
 8004b5e:	f001 f8af 	bl	8005cc0 <scalbn>
 8004b62:	2200      	movs	r2, #0
 8004b64:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8004b68:	4604      	mov	r4, r0
 8004b6a:	460d      	mov	r5, r1
 8004b6c:	f7fb fcb4 	bl	80004d8 <__aeabi_dmul>
 8004b70:	f001 f826 	bl	8005bc0 <floor>
 8004b74:	2200      	movs	r2, #0
 8004b76:	4b78      	ldr	r3, [pc, #480]	; (8004d58 <__kernel_rem_pio2+0x314>)
 8004b78:	f7fb fcae 	bl	80004d8 <__aeabi_dmul>
 8004b7c:	4602      	mov	r2, r0
 8004b7e:	460b      	mov	r3, r1
 8004b80:	4620      	mov	r0, r4
 8004b82:	4629      	mov	r1, r5
 8004b84:	f7fb faf0 	bl	8000168 <__aeabi_dsub>
 8004b88:	460d      	mov	r5, r1
 8004b8a:	4604      	mov	r4, r0
 8004b8c:	f7fb ff3e 	bl	8000a0c <__aeabi_d2iz>
 8004b90:	9007      	str	r0, [sp, #28]
 8004b92:	f7fb fc37 	bl	8000404 <__aeabi_i2d>
 8004b96:	4602      	mov	r2, r0
 8004b98:	460b      	mov	r3, r1
 8004b9a:	4620      	mov	r0, r4
 8004b9c:	4629      	mov	r1, r5
 8004b9e:	f7fb fae3 	bl	8000168 <__aeabi_dsub>
 8004ba2:	f1ba 0f00 	cmp.w	sl, #0
 8004ba6:	4680      	mov	r8, r0
 8004ba8:	4689      	mov	r9, r1
 8004baa:	dd70      	ble.n	8004c8e <__kernel_rem_pio2+0x24a>
 8004bac:	1e7a      	subs	r2, r7, #1
 8004bae:	ab0c      	add	r3, sp, #48	; 0x30
 8004bb0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8004bb4:	9c07      	ldr	r4, [sp, #28]
 8004bb6:	f1ca 0118 	rsb	r1, sl, #24
 8004bba:	fa40 f301 	asr.w	r3, r0, r1
 8004bbe:	441c      	add	r4, r3
 8004bc0:	408b      	lsls	r3, r1
 8004bc2:	1ac0      	subs	r0, r0, r3
 8004bc4:	ab0c      	add	r3, sp, #48	; 0x30
 8004bc6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8004bca:	f1ca 0317 	rsb	r3, sl, #23
 8004bce:	9407      	str	r4, [sp, #28]
 8004bd0:	fa40 f303 	asr.w	r3, r0, r3
 8004bd4:	9302      	str	r3, [sp, #8]
 8004bd6:	9b02      	ldr	r3, [sp, #8]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	dd66      	ble.n	8004caa <__kernel_rem_pio2+0x266>
 8004bdc:	2200      	movs	r2, #0
 8004bde:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8004be2:	4614      	mov	r4, r2
 8004be4:	9b07      	ldr	r3, [sp, #28]
 8004be6:	3301      	adds	r3, #1
 8004be8:	9307      	str	r3, [sp, #28]
 8004bea:	4297      	cmp	r7, r2
 8004bec:	f300 809f 	bgt.w	8004d2e <__kernel_rem_pio2+0x2ea>
 8004bf0:	f1ba 0f00 	cmp.w	sl, #0
 8004bf4:	dd07      	ble.n	8004c06 <__kernel_rem_pio2+0x1c2>
 8004bf6:	f1ba 0f01 	cmp.w	sl, #1
 8004bfa:	f000 80b9 	beq.w	8004d70 <__kernel_rem_pio2+0x32c>
 8004bfe:	f1ba 0f02 	cmp.w	sl, #2
 8004c02:	f000 80bf 	beq.w	8004d84 <__kernel_rem_pio2+0x340>
 8004c06:	9b02      	ldr	r3, [sp, #8]
 8004c08:	2b02      	cmp	r3, #2
 8004c0a:	d14e      	bne.n	8004caa <__kernel_rem_pio2+0x266>
 8004c0c:	4642      	mov	r2, r8
 8004c0e:	464b      	mov	r3, r9
 8004c10:	2000      	movs	r0, #0
 8004c12:	4952      	ldr	r1, [pc, #328]	; (8004d5c <__kernel_rem_pio2+0x318>)
 8004c14:	f7fb faa8 	bl	8000168 <__aeabi_dsub>
 8004c18:	4680      	mov	r8, r0
 8004c1a:	4689      	mov	r9, r1
 8004c1c:	2c00      	cmp	r4, #0
 8004c1e:	d044      	beq.n	8004caa <__kernel_rem_pio2+0x266>
 8004c20:	4652      	mov	r2, sl
 8004c22:	2000      	movs	r0, #0
 8004c24:	494d      	ldr	r1, [pc, #308]	; (8004d5c <__kernel_rem_pio2+0x318>)
 8004c26:	f001 f84b 	bl	8005cc0 <scalbn>
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	460b      	mov	r3, r1
 8004c2e:	4640      	mov	r0, r8
 8004c30:	4649      	mov	r1, r9
 8004c32:	f7fb fa99 	bl	8000168 <__aeabi_dsub>
 8004c36:	4680      	mov	r8, r0
 8004c38:	4689      	mov	r9, r1
 8004c3a:	e036      	b.n	8004caa <__kernel_rem_pio2+0x266>
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	4b48      	ldr	r3, [pc, #288]	; (8004d60 <__kernel_rem_pio2+0x31c>)
 8004c40:	4620      	mov	r0, r4
 8004c42:	4629      	mov	r1, r5
 8004c44:	f7fb fc48 	bl	80004d8 <__aeabi_dmul>
 8004c48:	f7fb fee0 	bl	8000a0c <__aeabi_d2iz>
 8004c4c:	f7fb fbda 	bl	8000404 <__aeabi_i2d>
 8004c50:	2200      	movs	r2, #0
 8004c52:	4b44      	ldr	r3, [pc, #272]	; (8004d64 <__kernel_rem_pio2+0x320>)
 8004c54:	4680      	mov	r8, r0
 8004c56:	4689      	mov	r9, r1
 8004c58:	f7fb fc3e 	bl	80004d8 <__aeabi_dmul>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	460b      	mov	r3, r1
 8004c60:	4620      	mov	r0, r4
 8004c62:	4629      	mov	r1, r5
 8004c64:	f7fb fa80 	bl	8000168 <__aeabi_dsub>
 8004c68:	f7fb fed0 	bl	8000a0c <__aeabi_d2iz>
 8004c6c:	9b02      	ldr	r3, [sp, #8]
 8004c6e:	3e01      	subs	r6, #1
 8004c70:	f843 0b04 	str.w	r0, [r3], #4
 8004c74:	9302      	str	r3, [sp, #8]
 8004c76:	ab70      	add	r3, sp, #448	; 0x1c0
 8004c78:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004c7c:	4640      	mov	r0, r8
 8004c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c82:	4649      	mov	r1, r9
 8004c84:	f7fb fa72 	bl	800016c <__adddf3>
 8004c88:	4604      	mov	r4, r0
 8004c8a:	460d      	mov	r5, r1
 8004c8c:	e762      	b.n	8004b54 <__kernel_rem_pio2+0x110>
 8004c8e:	d105      	bne.n	8004c9c <__kernel_rem_pio2+0x258>
 8004c90:	1e7b      	subs	r3, r7, #1
 8004c92:	aa0c      	add	r2, sp, #48	; 0x30
 8004c94:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004c98:	15c3      	asrs	r3, r0, #23
 8004c9a:	e79b      	b.n	8004bd4 <__kernel_rem_pio2+0x190>
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	4b32      	ldr	r3, [pc, #200]	; (8004d68 <__kernel_rem_pio2+0x324>)
 8004ca0:	f7fb fea0 	bl	80009e4 <__aeabi_dcmpge>
 8004ca4:	2800      	cmp	r0, #0
 8004ca6:	d13f      	bne.n	8004d28 <__kernel_rem_pio2+0x2e4>
 8004ca8:	9002      	str	r0, [sp, #8]
 8004caa:	2200      	movs	r2, #0
 8004cac:	2300      	movs	r3, #0
 8004cae:	4640      	mov	r0, r8
 8004cb0:	4649      	mov	r1, r9
 8004cb2:	f7fb fe79 	bl	80009a8 <__aeabi_dcmpeq>
 8004cb6:	2800      	cmp	r0, #0
 8004cb8:	f000 80b5 	beq.w	8004e26 <__kernel_rem_pio2+0x3e2>
 8004cbc:	1e7c      	subs	r4, r7, #1
 8004cbe:	4623      	mov	r3, r4
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	9904      	ldr	r1, [sp, #16]
 8004cc4:	428b      	cmp	r3, r1
 8004cc6:	da64      	bge.n	8004d92 <__kernel_rem_pio2+0x34e>
 8004cc8:	2a00      	cmp	r2, #0
 8004cca:	d078      	beq.n	8004dbe <__kernel_rem_pio2+0x37a>
 8004ccc:	ab0c      	add	r3, sp, #48	; 0x30
 8004cce:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8004cd2:	f1aa 0a18 	sub.w	sl, sl, #24
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	f000 80a3 	beq.w	8004e22 <__kernel_rem_pio2+0x3de>
 8004cdc:	4652      	mov	r2, sl
 8004cde:	2000      	movs	r0, #0
 8004ce0:	491e      	ldr	r1, [pc, #120]	; (8004d5c <__kernel_rem_pio2+0x318>)
 8004ce2:	f000 ffed 	bl	8005cc0 <scalbn>
 8004ce6:	46a2      	mov	sl, r4
 8004ce8:	4606      	mov	r6, r0
 8004cea:	460f      	mov	r7, r1
 8004cec:	f04f 0800 	mov.w	r8, #0
 8004cf0:	00e3      	lsls	r3, r4, #3
 8004cf2:	9306      	str	r3, [sp, #24]
 8004cf4:	f8df 9068 	ldr.w	r9, [pc, #104]	; 8004d60 <__kernel_rem_pio2+0x31c>
 8004cf8:	ab70      	add	r3, sp, #448	; 0x1c0
 8004cfa:	eb03 0bc4 	add.w	fp, r3, r4, lsl #3
 8004cfe:	f1ba 0f00 	cmp.w	sl, #0
 8004d02:	f280 80c6 	bge.w	8004e92 <__kernel_rem_pio2+0x44e>
 8004d06:	4627      	mov	r7, r4
 8004d08:	f04f 0800 	mov.w	r8, #0
 8004d0c:	2f00      	cmp	r7, #0
 8004d0e:	f2c0 80f3 	blt.w	8004ef8 <__kernel_rem_pio2+0x4b4>
 8004d12:	4b16      	ldr	r3, [pc, #88]	; (8004d6c <__kernel_rem_pio2+0x328>)
 8004d14:	f04f 0a00 	mov.w	sl, #0
 8004d18:	461d      	mov	r5, r3
 8004d1a:	ab70      	add	r3, sp, #448	; 0x1c0
 8004d1c:	f04f 0b00 	mov.w	fp, #0
 8004d20:	2600      	movs	r6, #0
 8004d22:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 8004d26:	e0d9      	b.n	8004edc <__kernel_rem_pio2+0x498>
 8004d28:	2302      	movs	r3, #2
 8004d2a:	9302      	str	r3, [sp, #8]
 8004d2c:	e756      	b.n	8004bdc <__kernel_rem_pio2+0x198>
 8004d2e:	f8db 3000 	ldr.w	r3, [fp]
 8004d32:	b954      	cbnz	r4, 8004d4a <__kernel_rem_pio2+0x306>
 8004d34:	b123      	cbz	r3, 8004d40 <__kernel_rem_pio2+0x2fc>
 8004d36:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8004d3a:	f8cb 3000 	str.w	r3, [fp]
 8004d3e:	2301      	movs	r3, #1
 8004d40:	461c      	mov	r4, r3
 8004d42:	3201      	adds	r2, #1
 8004d44:	f10b 0b04 	add.w	fp, fp, #4
 8004d48:	e74f      	b.n	8004bea <__kernel_rem_pio2+0x1a6>
 8004d4a:	1acb      	subs	r3, r1, r3
 8004d4c:	f8cb 3000 	str.w	r3, [fp]
 8004d50:	4623      	mov	r3, r4
 8004d52:	e7f5      	b.n	8004d40 <__kernel_rem_pio2+0x2fc>
 8004d54:	08006550 	.word	0x08006550
 8004d58:	40200000 	.word	0x40200000
 8004d5c:	3ff00000 	.word	0x3ff00000
 8004d60:	3e700000 	.word	0x3e700000
 8004d64:	41700000 	.word	0x41700000
 8004d68:	3fe00000 	.word	0x3fe00000
 8004d6c:	08006510 	.word	0x08006510
 8004d70:	1e7a      	subs	r2, r7, #1
 8004d72:	ab0c      	add	r3, sp, #48	; 0x30
 8004d74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d78:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8004d7c:	a90c      	add	r1, sp, #48	; 0x30
 8004d7e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8004d82:	e740      	b.n	8004c06 <__kernel_rem_pio2+0x1c2>
 8004d84:	1e7a      	subs	r2, r7, #1
 8004d86:	ab0c      	add	r3, sp, #48	; 0x30
 8004d88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d8c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8004d90:	e7f4      	b.n	8004d7c <__kernel_rem_pio2+0x338>
 8004d92:	a90c      	add	r1, sp, #48	; 0x30
 8004d94:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8004d98:	3b01      	subs	r3, #1
 8004d9a:	430a      	orrs	r2, r1
 8004d9c:	e791      	b.n	8004cc2 <__kernel_rem_pio2+0x27e>
 8004d9e:	3401      	adds	r4, #1
 8004da0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8004da4:	2a00      	cmp	r2, #0
 8004da6:	d0fa      	beq.n	8004d9e <__kernel_rem_pio2+0x35a>
 8004da8:	9b08      	ldr	r3, [sp, #32]
 8004daa:	1c7e      	adds	r6, r7, #1
 8004dac:	18fd      	adds	r5, r7, r3
 8004dae:	ab20      	add	r3, sp, #128	; 0x80
 8004db0:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8004db4:	443c      	add	r4, r7
 8004db6:	42b4      	cmp	r4, r6
 8004db8:	da04      	bge.n	8004dc4 <__kernel_rem_pio2+0x380>
 8004dba:	4627      	mov	r7, r4
 8004dbc:	e6c0      	b.n	8004b40 <__kernel_rem_pio2+0xfc>
 8004dbe:	2401      	movs	r4, #1
 8004dc0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004dc2:	e7ed      	b.n	8004da0 <__kernel_rem_pio2+0x35c>
 8004dc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004dc6:	462f      	mov	r7, r5
 8004dc8:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004dcc:	f7fb fb1a 	bl	8000404 <__aeabi_i2d>
 8004dd0:	f04f 0b00 	mov.w	fp, #0
 8004dd4:	f04f 0800 	mov.w	r8, #0
 8004dd8:	f04f 0900 	mov.w	r9, #0
 8004ddc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004dde:	e8e7 0102 	strd	r0, r1, [r7], #8
 8004de2:	3b08      	subs	r3, #8
 8004de4:	9302      	str	r3, [sp, #8]
 8004de6:	9b06      	ldr	r3, [sp, #24]
 8004de8:	459b      	cmp	fp, r3
 8004dea:	dd07      	ble.n	8004dfc <__kernel_rem_pio2+0x3b8>
 8004dec:	ab70      	add	r3, sp, #448	; 0x1c0
 8004dee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004df2:	463d      	mov	r5, r7
 8004df4:	e9c3 8900 	strd	r8, r9, [r3]
 8004df8:	3601      	adds	r6, #1
 8004dfa:	e7dc      	b.n	8004db6 <__kernel_rem_pio2+0x372>
 8004dfc:	9902      	ldr	r1, [sp, #8]
 8004dfe:	f10b 0b01 	add.w	fp, fp, #1
 8004e02:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 8004e06:	9102      	str	r1, [sp, #8]
 8004e08:	e875 0102 	ldrd	r0, r1, [r5], #-8
 8004e0c:	f7fb fb64 	bl	80004d8 <__aeabi_dmul>
 8004e10:	4602      	mov	r2, r0
 8004e12:	460b      	mov	r3, r1
 8004e14:	4640      	mov	r0, r8
 8004e16:	4649      	mov	r1, r9
 8004e18:	f7fb f9a8 	bl	800016c <__adddf3>
 8004e1c:	4680      	mov	r8, r0
 8004e1e:	4689      	mov	r9, r1
 8004e20:	e7e1      	b.n	8004de6 <__kernel_rem_pio2+0x3a2>
 8004e22:	3c01      	subs	r4, #1
 8004e24:	e752      	b.n	8004ccc <__kernel_rem_pio2+0x288>
 8004e26:	f1ca 0200 	rsb	r2, sl, #0
 8004e2a:	4640      	mov	r0, r8
 8004e2c:	4649      	mov	r1, r9
 8004e2e:	f000 ff47 	bl	8005cc0 <scalbn>
 8004e32:	2200      	movs	r2, #0
 8004e34:	4ba5      	ldr	r3, [pc, #660]	; (80050cc <__kernel_rem_pio2+0x688>)
 8004e36:	4604      	mov	r4, r0
 8004e38:	460d      	mov	r5, r1
 8004e3a:	f7fb fdd3 	bl	80009e4 <__aeabi_dcmpge>
 8004e3e:	b1f8      	cbz	r0, 8004e80 <__kernel_rem_pio2+0x43c>
 8004e40:	2200      	movs	r2, #0
 8004e42:	4ba3      	ldr	r3, [pc, #652]	; (80050d0 <__kernel_rem_pio2+0x68c>)
 8004e44:	4620      	mov	r0, r4
 8004e46:	4629      	mov	r1, r5
 8004e48:	f7fb fb46 	bl	80004d8 <__aeabi_dmul>
 8004e4c:	f7fb fdde 	bl	8000a0c <__aeabi_d2iz>
 8004e50:	4606      	mov	r6, r0
 8004e52:	f7fb fad7 	bl	8000404 <__aeabi_i2d>
 8004e56:	2200      	movs	r2, #0
 8004e58:	4b9c      	ldr	r3, [pc, #624]	; (80050cc <__kernel_rem_pio2+0x688>)
 8004e5a:	f7fb fb3d 	bl	80004d8 <__aeabi_dmul>
 8004e5e:	460b      	mov	r3, r1
 8004e60:	4602      	mov	r2, r0
 8004e62:	4629      	mov	r1, r5
 8004e64:	4620      	mov	r0, r4
 8004e66:	f7fb f97f 	bl	8000168 <__aeabi_dsub>
 8004e6a:	f7fb fdcf 	bl	8000a0c <__aeabi_d2iz>
 8004e6e:	1c7c      	adds	r4, r7, #1
 8004e70:	ab0c      	add	r3, sp, #48	; 0x30
 8004e72:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8004e76:	f10a 0a18 	add.w	sl, sl, #24
 8004e7a:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 8004e7e:	e72d      	b.n	8004cdc <__kernel_rem_pio2+0x298>
 8004e80:	4620      	mov	r0, r4
 8004e82:	4629      	mov	r1, r5
 8004e84:	f7fb fdc2 	bl	8000a0c <__aeabi_d2iz>
 8004e88:	ab0c      	add	r3, sp, #48	; 0x30
 8004e8a:	463c      	mov	r4, r7
 8004e8c:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8004e90:	e724      	b.n	8004cdc <__kernel_rem_pio2+0x298>
 8004e92:	ab0c      	add	r3, sp, #48	; 0x30
 8004e94:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8004e98:	f7fb fab4 	bl	8000404 <__aeabi_i2d>
 8004e9c:	4632      	mov	r2, r6
 8004e9e:	463b      	mov	r3, r7
 8004ea0:	f7fb fb1a 	bl	80004d8 <__aeabi_dmul>
 8004ea4:	4642      	mov	r2, r8
 8004ea6:	e86b 0102 	strd	r0, r1, [fp], #-8
 8004eaa:	464b      	mov	r3, r9
 8004eac:	4630      	mov	r0, r6
 8004eae:	4639      	mov	r1, r7
 8004eb0:	f7fb fb12 	bl	80004d8 <__aeabi_dmul>
 8004eb4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004eb8:	4606      	mov	r6, r0
 8004eba:	460f      	mov	r7, r1
 8004ebc:	e71f      	b.n	8004cfe <__kernel_rem_pio2+0x2ba>
 8004ebe:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8004ec2:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8004ec6:	f7fb fb07 	bl	80004d8 <__aeabi_dmul>
 8004eca:	4602      	mov	r2, r0
 8004ecc:	460b      	mov	r3, r1
 8004ece:	4650      	mov	r0, sl
 8004ed0:	4659      	mov	r1, fp
 8004ed2:	f7fb f94b 	bl	800016c <__adddf3>
 8004ed6:	4682      	mov	sl, r0
 8004ed8:	468b      	mov	fp, r1
 8004eda:	3601      	adds	r6, #1
 8004edc:	9b04      	ldr	r3, [sp, #16]
 8004ede:	429e      	cmp	r6, r3
 8004ee0:	dc01      	bgt.n	8004ee6 <__kernel_rem_pio2+0x4a2>
 8004ee2:	45b0      	cmp	r8, r6
 8004ee4:	daeb      	bge.n	8004ebe <__kernel_rem_pio2+0x47a>
 8004ee6:	ab48      	add	r3, sp, #288	; 0x120
 8004ee8:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8004eec:	e9c3 ab00 	strd	sl, fp, [r3]
 8004ef0:	3f01      	subs	r7, #1
 8004ef2:	f108 0801 	add.w	r8, r8, #1
 8004ef6:	e709      	b.n	8004d0c <__kernel_rem_pio2+0x2c8>
 8004ef8:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8004efa:	2b02      	cmp	r3, #2
 8004efc:	dc09      	bgt.n	8004f12 <__kernel_rem_pio2+0x4ce>
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	dc34      	bgt.n	8004f6c <__kernel_rem_pio2+0x528>
 8004f02:	d05e      	beq.n	8004fc2 <__kernel_rem_pio2+0x57e>
 8004f04:	9b07      	ldr	r3, [sp, #28]
 8004f06:	f003 0007 	and.w	r0, r3, #7
 8004f0a:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8004f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f12:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8004f14:	2b03      	cmp	r3, #3
 8004f16:	d1f5      	bne.n	8004f04 <__kernel_rem_pio2+0x4c0>
 8004f18:	9a06      	ldr	r2, [sp, #24]
 8004f1a:	ab48      	add	r3, sp, #288	; 0x120
 8004f1c:	441a      	add	r2, r3
 8004f1e:	4615      	mov	r5, r2
 8004f20:	4692      	mov	sl, r2
 8004f22:	46a3      	mov	fp, r4
 8004f24:	f1bb 0f00 	cmp.w	fp, #0
 8004f28:	dc7a      	bgt.n	8005020 <__kernel_rem_pio2+0x5dc>
 8004f2a:	46aa      	mov	sl, r5
 8004f2c:	46a3      	mov	fp, r4
 8004f2e:	f1bb 0f01 	cmp.w	fp, #1
 8004f32:	f300 8094 	bgt.w	800505e <__kernel_rem_pio2+0x61a>
 8004f36:	2700      	movs	r7, #0
 8004f38:	463e      	mov	r6, r7
 8004f3a:	2c01      	cmp	r4, #1
 8004f3c:	f300 80ae 	bgt.w	800509c <__kernel_rem_pio2+0x658>
 8004f40:	e9dd 5048 	ldrd	r5, r0, [sp, #288]	; 0x120
 8004f44:	e9dd 414a 	ldrd	r4, r1, [sp, #296]	; 0x128
 8004f48:	9b02      	ldr	r3, [sp, #8]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	f040 80b0 	bne.w	80050b0 <__kernel_rem_pio2+0x66c>
 8004f50:	4603      	mov	r3, r0
 8004f52:	462a      	mov	r2, r5
 8004f54:	9801      	ldr	r0, [sp, #4]
 8004f56:	e9c0 2300 	strd	r2, r3, [r0]
 8004f5a:	4622      	mov	r2, r4
 8004f5c:	460b      	mov	r3, r1
 8004f5e:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8004f62:	463a      	mov	r2, r7
 8004f64:	4633      	mov	r3, r6
 8004f66:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8004f6a:	e7cb      	b.n	8004f04 <__kernel_rem_pio2+0x4c0>
 8004f6c:	2000      	movs	r0, #0
 8004f6e:	9a06      	ldr	r2, [sp, #24]
 8004f70:	ab48      	add	r3, sp, #288	; 0x120
 8004f72:	441a      	add	r2, r3
 8004f74:	4615      	mov	r5, r2
 8004f76:	46a0      	mov	r8, r4
 8004f78:	4601      	mov	r1, r0
 8004f7a:	f1b8 0f00 	cmp.w	r8, #0
 8004f7e:	da3c      	bge.n	8004ffa <__kernel_rem_pio2+0x5b6>
 8004f80:	9b02      	ldr	r3, [sp, #8]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d040      	beq.n	8005008 <__kernel_rem_pio2+0x5c4>
 8004f86:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 8004f8a:	4602      	mov	r2, r0
 8004f8c:	462b      	mov	r3, r5
 8004f8e:	9d01      	ldr	r5, [sp, #4]
 8004f90:	2601      	movs	r6, #1
 8004f92:	e9c5 2300 	strd	r2, r3, [r5]
 8004f96:	460b      	mov	r3, r1
 8004f98:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8004f9c:	f7fb f8e4 	bl	8000168 <__aeabi_dsub>
 8004fa0:	4684      	mov	ip, r0
 8004fa2:	460f      	mov	r7, r1
 8004fa4:	ad48      	add	r5, sp, #288	; 0x120
 8004fa6:	42b4      	cmp	r4, r6
 8004fa8:	f105 0508 	add.w	r5, r5, #8
 8004fac:	da2e      	bge.n	800500c <__kernel_rem_pio2+0x5c8>
 8004fae:	9b02      	ldr	r3, [sp, #8]
 8004fb0:	b10b      	cbz	r3, 8004fb6 <__kernel_rem_pio2+0x572>
 8004fb2:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 8004fb6:	4662      	mov	r2, ip
 8004fb8:	463b      	mov	r3, r7
 8004fba:	9901      	ldr	r1, [sp, #4]
 8004fbc:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8004fc0:	e7a0      	b.n	8004f04 <__kernel_rem_pio2+0x4c0>
 8004fc2:	9a06      	ldr	r2, [sp, #24]
 8004fc4:	9ea2      	ldr	r6, [sp, #648]	; 0x288
 8004fc6:	ab48      	add	r3, sp, #288	; 0x120
 8004fc8:	441a      	add	r2, r3
 8004fca:	4615      	mov	r5, r2
 8004fcc:	4637      	mov	r7, r6
 8004fce:	2c00      	cmp	r4, #0
 8004fd0:	da09      	bge.n	8004fe6 <__kernel_rem_pio2+0x5a2>
 8004fd2:	9b02      	ldr	r3, [sp, #8]
 8004fd4:	b10b      	cbz	r3, 8004fda <__kernel_rem_pio2+0x596>
 8004fd6:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 8004fda:	4632      	mov	r2, r6
 8004fdc:	463b      	mov	r3, r7
 8004fde:	9901      	ldr	r1, [sp, #4]
 8004fe0:	e9c1 2300 	strd	r2, r3, [r1]
 8004fe4:	e78e      	b.n	8004f04 <__kernel_rem_pio2+0x4c0>
 8004fe6:	4630      	mov	r0, r6
 8004fe8:	e875 2302 	ldrd	r2, r3, [r5], #-8
 8004fec:	4639      	mov	r1, r7
 8004fee:	f7fb f8bd 	bl	800016c <__adddf3>
 8004ff2:	3c01      	subs	r4, #1
 8004ff4:	4606      	mov	r6, r0
 8004ff6:	460f      	mov	r7, r1
 8004ff8:	e7e9      	b.n	8004fce <__kernel_rem_pio2+0x58a>
 8004ffa:	e875 2302 	ldrd	r2, r3, [r5], #-8
 8004ffe:	f7fb f8b5 	bl	800016c <__adddf3>
 8005002:	f108 38ff 	add.w	r8, r8, #4294967295
 8005006:	e7b8      	b.n	8004f7a <__kernel_rem_pio2+0x536>
 8005008:	460d      	mov	r5, r1
 800500a:	e7be      	b.n	8004f8a <__kernel_rem_pio2+0x546>
 800500c:	4660      	mov	r0, ip
 800500e:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005012:	4639      	mov	r1, r7
 8005014:	f7fb f8aa 	bl	800016c <__adddf3>
 8005018:	3601      	adds	r6, #1
 800501a:	4684      	mov	ip, r0
 800501c:	460f      	mov	r7, r1
 800501e:	e7c2      	b.n	8004fa6 <__kernel_rem_pio2+0x562>
 8005020:	e9da 6700 	ldrd	r6, r7, [sl]
 8005024:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 8005028:	4632      	mov	r2, r6
 800502a:	463b      	mov	r3, r7
 800502c:	4640      	mov	r0, r8
 800502e:	4649      	mov	r1, r9
 8005030:	f7fb f89c 	bl	800016c <__adddf3>
 8005034:	4602      	mov	r2, r0
 8005036:	460b      	mov	r3, r1
 8005038:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800503c:	4640      	mov	r0, r8
 800503e:	4649      	mov	r1, r9
 8005040:	f7fb f892 	bl	8000168 <__aeabi_dsub>
 8005044:	4632      	mov	r2, r6
 8005046:	463b      	mov	r3, r7
 8005048:	f7fb f890 	bl	800016c <__adddf3>
 800504c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005050:	e86a 0102 	strd	r0, r1, [sl], #-8
 8005054:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005058:	e9ca 2300 	strd	r2, r3, [sl]
 800505c:	e762      	b.n	8004f24 <__kernel_rem_pio2+0x4e0>
 800505e:	e9da 8900 	ldrd	r8, r9, [sl]
 8005062:	e95a 6702 	ldrd	r6, r7, [sl, #-8]
 8005066:	4642      	mov	r2, r8
 8005068:	464b      	mov	r3, r9
 800506a:	4630      	mov	r0, r6
 800506c:	4639      	mov	r1, r7
 800506e:	f7fb f87d 	bl	800016c <__adddf3>
 8005072:	4602      	mov	r2, r0
 8005074:	460b      	mov	r3, r1
 8005076:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800507a:	4630      	mov	r0, r6
 800507c:	4639      	mov	r1, r7
 800507e:	f7fb f873 	bl	8000168 <__aeabi_dsub>
 8005082:	4642      	mov	r2, r8
 8005084:	464b      	mov	r3, r9
 8005086:	f7fb f871 	bl	800016c <__adddf3>
 800508a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800508e:	e86a 0102 	strd	r0, r1, [sl], #-8
 8005092:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005096:	e9ca 2300 	strd	r2, r3, [sl]
 800509a:	e748      	b.n	8004f2e <__kernel_rem_pio2+0x4ea>
 800509c:	4638      	mov	r0, r7
 800509e:	e875 2302 	ldrd	r2, r3, [r5], #-8
 80050a2:	4631      	mov	r1, r6
 80050a4:	f7fb f862 	bl	800016c <__adddf3>
 80050a8:	3c01      	subs	r4, #1
 80050aa:	4607      	mov	r7, r0
 80050ac:	460e      	mov	r6, r1
 80050ae:	e744      	b.n	8004f3a <__kernel_rem_pio2+0x4f6>
 80050b0:	9b01      	ldr	r3, [sp, #4]
 80050b2:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80050b6:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 80050ba:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 80050be:	e9c3 0401 	strd	r0, r4, [r3, #4]
 80050c2:	e9c3 1703 	strd	r1, r7, [r3, #12]
 80050c6:	601d      	str	r5, [r3, #0]
 80050c8:	615e      	str	r6, [r3, #20]
 80050ca:	e71b      	b.n	8004f04 <__kernel_rem_pio2+0x4c0>
 80050cc:	41700000 	.word	0x41700000
 80050d0:	3e700000 	.word	0x3e700000
 80050d4:	00000000 	.word	0x00000000

080050d8 <__kernel_tan>:
 80050d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050dc:	461f      	mov	r7, r3
 80050de:	4bda      	ldr	r3, [pc, #872]	; (8005448 <__kernel_tan+0x370>)
 80050e0:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80050e4:	b089      	sub	sp, #36	; 0x24
 80050e6:	429e      	cmp	r6, r3
 80050e8:	4604      	mov	r4, r0
 80050ea:	460d      	mov	r5, r1
 80050ec:	4682      	mov	sl, r0
 80050ee:	468b      	mov	fp, r1
 80050f0:	4690      	mov	r8, r2
 80050f2:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
 80050f6:	9105      	str	r1, [sp, #20]
 80050f8:	dc21      	bgt.n	800513e <__kernel_tan+0x66>
 80050fa:	f7fb fc87 	bl	8000a0c <__aeabi_d2iz>
 80050fe:	2800      	cmp	r0, #0
 8005100:	d140      	bne.n	8005184 <__kernel_tan+0xac>
 8005102:	f109 0301 	add.w	r3, r9, #1
 8005106:	4323      	orrs	r3, r4
 8005108:	4333      	orrs	r3, r6
 800510a:	4622      	mov	r2, r4
 800510c:	d110      	bne.n	8005130 <__kernel_tan+0x58>
 800510e:	4620      	mov	r0, r4
 8005110:	4629      	mov	r1, r5
 8005112:	f000 fd51 	bl	8005bb8 <fabs>
 8005116:	4602      	mov	r2, r0
 8005118:	2000      	movs	r0, #0
 800511a:	460b      	mov	r3, r1
 800511c:	49cb      	ldr	r1, [pc, #812]	; (800544c <__kernel_tan+0x374>)
 800511e:	f7fb fb05 	bl	800072c <__aeabi_ddiv>
 8005122:	4682      	mov	sl, r0
 8005124:	468b      	mov	fp, r1
 8005126:	4650      	mov	r0, sl
 8005128:	4659      	mov	r1, fp
 800512a:	b009      	add	sp, #36	; 0x24
 800512c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005130:	f1b9 0f01 	cmp.w	r9, #1
 8005134:	d0f7      	beq.n	8005126 <__kernel_tan+0x4e>
 8005136:	462b      	mov	r3, r5
 8005138:	2000      	movs	r0, #0
 800513a:	49c5      	ldr	r1, [pc, #788]	; (8005450 <__kernel_tan+0x378>)
 800513c:	e7ef      	b.n	800511e <__kernel_tan+0x46>
 800513e:	4bc5      	ldr	r3, [pc, #788]	; (8005454 <__kernel_tan+0x37c>)
 8005140:	429e      	cmp	r6, r3
 8005142:	dd1f      	ble.n	8005184 <__kernel_tan+0xac>
 8005144:	2900      	cmp	r1, #0
 8005146:	da04      	bge.n	8005152 <__kernel_tan+0x7a>
 8005148:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800514c:	469b      	mov	fp, r3
 800514e:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 8005152:	4652      	mov	r2, sl
 8005154:	a19e      	add	r1, pc, #632	; (adr r1, 80053d0 <__kernel_tan+0x2f8>)
 8005156:	e9d1 0100 	ldrd	r0, r1, [r1]
 800515a:	465b      	mov	r3, fp
 800515c:	f7fb f804 	bl	8000168 <__aeabi_dsub>
 8005160:	4604      	mov	r4, r0
 8005162:	460d      	mov	r5, r1
 8005164:	a19c      	add	r1, pc, #624	; (adr r1, 80053d8 <__kernel_tan+0x300>)
 8005166:	e9d1 0100 	ldrd	r0, r1, [r1]
 800516a:	4642      	mov	r2, r8
 800516c:	463b      	mov	r3, r7
 800516e:	f7fa fffb 	bl	8000168 <__aeabi_dsub>
 8005172:	4622      	mov	r2, r4
 8005174:	462b      	mov	r3, r5
 8005176:	f7fa fff9 	bl	800016c <__adddf3>
 800517a:	f04f 0800 	mov.w	r8, #0
 800517e:	4682      	mov	sl, r0
 8005180:	468b      	mov	fp, r1
 8005182:	4647      	mov	r7, r8
 8005184:	4652      	mov	r2, sl
 8005186:	465b      	mov	r3, fp
 8005188:	4650      	mov	r0, sl
 800518a:	4659      	mov	r1, fp
 800518c:	f7fb f9a4 	bl	80004d8 <__aeabi_dmul>
 8005190:	4602      	mov	r2, r0
 8005192:	460b      	mov	r3, r1
 8005194:	e9cd 2300 	strd	r2, r3, [sp]
 8005198:	f7fb f99e 	bl	80004d8 <__aeabi_dmul>
 800519c:	e9dd 2300 	ldrd	r2, r3, [sp]
 80051a0:	4604      	mov	r4, r0
 80051a2:	460d      	mov	r5, r1
 80051a4:	4650      	mov	r0, sl
 80051a6:	4659      	mov	r1, fp
 80051a8:	f7fb f996 	bl	80004d8 <__aeabi_dmul>
 80051ac:	a38c      	add	r3, pc, #560	; (adr r3, 80053e0 <__kernel_tan+0x308>)
 80051ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80051b6:	4620      	mov	r0, r4
 80051b8:	4629      	mov	r1, r5
 80051ba:	f7fb f98d 	bl	80004d8 <__aeabi_dmul>
 80051be:	a38a      	add	r3, pc, #552	; (adr r3, 80053e8 <__kernel_tan+0x310>)
 80051c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051c4:	f7fa ffd2 	bl	800016c <__adddf3>
 80051c8:	4622      	mov	r2, r4
 80051ca:	462b      	mov	r3, r5
 80051cc:	f7fb f984 	bl	80004d8 <__aeabi_dmul>
 80051d0:	a387      	add	r3, pc, #540	; (adr r3, 80053f0 <__kernel_tan+0x318>)
 80051d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051d6:	f7fa ffc9 	bl	800016c <__adddf3>
 80051da:	4622      	mov	r2, r4
 80051dc:	462b      	mov	r3, r5
 80051de:	f7fb f97b 	bl	80004d8 <__aeabi_dmul>
 80051e2:	a385      	add	r3, pc, #532	; (adr r3, 80053f8 <__kernel_tan+0x320>)
 80051e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051e8:	f7fa ffc0 	bl	800016c <__adddf3>
 80051ec:	4622      	mov	r2, r4
 80051ee:	462b      	mov	r3, r5
 80051f0:	f7fb f972 	bl	80004d8 <__aeabi_dmul>
 80051f4:	a382      	add	r3, pc, #520	; (adr r3, 8005400 <__kernel_tan+0x328>)
 80051f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051fa:	f7fa ffb7 	bl	800016c <__adddf3>
 80051fe:	4622      	mov	r2, r4
 8005200:	462b      	mov	r3, r5
 8005202:	f7fb f969 	bl	80004d8 <__aeabi_dmul>
 8005206:	a380      	add	r3, pc, #512	; (adr r3, 8005408 <__kernel_tan+0x330>)
 8005208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800520c:	f7fa ffae 	bl	800016c <__adddf3>
 8005210:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005214:	f7fb f960 	bl	80004d8 <__aeabi_dmul>
 8005218:	a37d      	add	r3, pc, #500	; (adr r3, 8005410 <__kernel_tan+0x338>)
 800521a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800521e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005222:	4620      	mov	r0, r4
 8005224:	4629      	mov	r1, r5
 8005226:	f7fb f957 	bl	80004d8 <__aeabi_dmul>
 800522a:	a37b      	add	r3, pc, #492	; (adr r3, 8005418 <__kernel_tan+0x340>)
 800522c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005230:	f7fa ff9c 	bl	800016c <__adddf3>
 8005234:	4622      	mov	r2, r4
 8005236:	462b      	mov	r3, r5
 8005238:	f7fb f94e 	bl	80004d8 <__aeabi_dmul>
 800523c:	a378      	add	r3, pc, #480	; (adr r3, 8005420 <__kernel_tan+0x348>)
 800523e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005242:	f7fa ff93 	bl	800016c <__adddf3>
 8005246:	4622      	mov	r2, r4
 8005248:	462b      	mov	r3, r5
 800524a:	f7fb f945 	bl	80004d8 <__aeabi_dmul>
 800524e:	a376      	add	r3, pc, #472	; (adr r3, 8005428 <__kernel_tan+0x350>)
 8005250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005254:	f7fa ff8a 	bl	800016c <__adddf3>
 8005258:	4622      	mov	r2, r4
 800525a:	462b      	mov	r3, r5
 800525c:	f7fb f93c 	bl	80004d8 <__aeabi_dmul>
 8005260:	a373      	add	r3, pc, #460	; (adr r3, 8005430 <__kernel_tan+0x358>)
 8005262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005266:	f7fa ff81 	bl	800016c <__adddf3>
 800526a:	4622      	mov	r2, r4
 800526c:	462b      	mov	r3, r5
 800526e:	f7fb f933 	bl	80004d8 <__aeabi_dmul>
 8005272:	a371      	add	r3, pc, #452	; (adr r3, 8005438 <__kernel_tan+0x360>)
 8005274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005278:	f7fa ff78 	bl	800016c <__adddf3>
 800527c:	4602      	mov	r2, r0
 800527e:	460b      	mov	r3, r1
 8005280:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005284:	f7fa ff72 	bl	800016c <__adddf3>
 8005288:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800528c:	f7fb f924 	bl	80004d8 <__aeabi_dmul>
 8005290:	4642      	mov	r2, r8
 8005292:	463b      	mov	r3, r7
 8005294:	f7fa ff6a 	bl	800016c <__adddf3>
 8005298:	e9dd 2300 	ldrd	r2, r3, [sp]
 800529c:	f7fb f91c 	bl	80004d8 <__aeabi_dmul>
 80052a0:	4642      	mov	r2, r8
 80052a2:	463b      	mov	r3, r7
 80052a4:	f7fa ff62 	bl	800016c <__adddf3>
 80052a8:	a365      	add	r3, pc, #404	; (adr r3, 8005440 <__kernel_tan+0x368>)
 80052aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052ae:	4604      	mov	r4, r0
 80052b0:	460d      	mov	r5, r1
 80052b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80052b6:	f7fb f90f 	bl	80004d8 <__aeabi_dmul>
 80052ba:	4622      	mov	r2, r4
 80052bc:	462b      	mov	r3, r5
 80052be:	f7fa ff55 	bl	800016c <__adddf3>
 80052c2:	460b      	mov	r3, r1
 80052c4:	e9cd 0100 	strd	r0, r1, [sp]
 80052c8:	4602      	mov	r2, r0
 80052ca:	4659      	mov	r1, fp
 80052cc:	4650      	mov	r0, sl
 80052ce:	f7fa ff4d 	bl	800016c <__adddf3>
 80052d2:	4b60      	ldr	r3, [pc, #384]	; (8005454 <__kernel_tan+0x37c>)
 80052d4:	4604      	mov	r4, r0
 80052d6:	429e      	cmp	r6, r3
 80052d8:	460d      	mov	r5, r1
 80052da:	dd3e      	ble.n	800535a <__kernel_tan+0x282>
 80052dc:	4648      	mov	r0, r9
 80052de:	f7fb f891 	bl	8000404 <__aeabi_i2d>
 80052e2:	4622      	mov	r2, r4
 80052e4:	4680      	mov	r8, r0
 80052e6:	4689      	mov	r9, r1
 80052e8:	462b      	mov	r3, r5
 80052ea:	4620      	mov	r0, r4
 80052ec:	4629      	mov	r1, r5
 80052ee:	f7fb f8f3 	bl	80004d8 <__aeabi_dmul>
 80052f2:	4642      	mov	r2, r8
 80052f4:	4606      	mov	r6, r0
 80052f6:	460f      	mov	r7, r1
 80052f8:	464b      	mov	r3, r9
 80052fa:	4620      	mov	r0, r4
 80052fc:	4629      	mov	r1, r5
 80052fe:	f7fa ff35 	bl	800016c <__adddf3>
 8005302:	4602      	mov	r2, r0
 8005304:	460b      	mov	r3, r1
 8005306:	4630      	mov	r0, r6
 8005308:	4639      	mov	r1, r7
 800530a:	f7fb fa0f 	bl	800072c <__aeabi_ddiv>
 800530e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005312:	f7fa ff29 	bl	8000168 <__aeabi_dsub>
 8005316:	4602      	mov	r2, r0
 8005318:	460b      	mov	r3, r1
 800531a:	4650      	mov	r0, sl
 800531c:	4659      	mov	r1, fp
 800531e:	f7fa ff23 	bl	8000168 <__aeabi_dsub>
 8005322:	4602      	mov	r2, r0
 8005324:	460b      	mov	r3, r1
 8005326:	f7fa ff21 	bl	800016c <__adddf3>
 800532a:	4602      	mov	r2, r0
 800532c:	460b      	mov	r3, r1
 800532e:	4640      	mov	r0, r8
 8005330:	4649      	mov	r1, r9
 8005332:	f7fa ff19 	bl	8000168 <__aeabi_dsub>
 8005336:	9b05      	ldr	r3, [sp, #20]
 8005338:	4604      	mov	r4, r0
 800533a:	ea4f 7aa3 	mov.w	sl, r3, asr #30
 800533e:	f00a 0a02 	and.w	sl, sl, #2
 8005342:	f1ca 0001 	rsb	r0, sl, #1
 8005346:	460d      	mov	r5, r1
 8005348:	f7fb f85c 	bl	8000404 <__aeabi_i2d>
 800534c:	4602      	mov	r2, r0
 800534e:	460b      	mov	r3, r1
 8005350:	4620      	mov	r0, r4
 8005352:	4629      	mov	r1, r5
 8005354:	f7fb f8c0 	bl	80004d8 <__aeabi_dmul>
 8005358:	e6e3      	b.n	8005122 <__kernel_tan+0x4a>
 800535a:	f1b9 0f01 	cmp.w	r9, #1
 800535e:	d07b      	beq.n	8005458 <__kernel_tan+0x380>
 8005360:	460f      	mov	r7, r1
 8005362:	4602      	mov	r2, r0
 8005364:	460b      	mov	r3, r1
 8005366:	2000      	movs	r0, #0
 8005368:	4939      	ldr	r1, [pc, #228]	; (8005450 <__kernel_tan+0x378>)
 800536a:	f7fb f9df 	bl	800072c <__aeabi_ddiv>
 800536e:	2600      	movs	r6, #0
 8005370:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005374:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005378:	4652      	mov	r2, sl
 800537a:	465b      	mov	r3, fp
 800537c:	4630      	mov	r0, r6
 800537e:	4639      	mov	r1, r7
 8005380:	f7fa fef2 	bl	8000168 <__aeabi_dsub>
 8005384:	4602      	mov	r2, r0
 8005386:	460b      	mov	r3, r1
 8005388:	e9dd 0100 	ldrd	r0, r1, [sp]
 800538c:	f7fa feec 	bl	8000168 <__aeabi_dsub>
 8005390:	4632      	mov	r2, r6
 8005392:	462b      	mov	r3, r5
 8005394:	f7fb f8a0 	bl	80004d8 <__aeabi_dmul>
 8005398:	4632      	mov	r2, r6
 800539a:	4682      	mov	sl, r0
 800539c:	468b      	mov	fp, r1
 800539e:	462b      	mov	r3, r5
 80053a0:	4630      	mov	r0, r6
 80053a2:	4639      	mov	r1, r7
 80053a4:	f7fb f898 	bl	80004d8 <__aeabi_dmul>
 80053a8:	2200      	movs	r2, #0
 80053aa:	4b28      	ldr	r3, [pc, #160]	; (800544c <__kernel_tan+0x374>)
 80053ac:	f7fa fede 	bl	800016c <__adddf3>
 80053b0:	4602      	mov	r2, r0
 80053b2:	460b      	mov	r3, r1
 80053b4:	4650      	mov	r0, sl
 80053b6:	4659      	mov	r1, fp
 80053b8:	f7fa fed8 	bl	800016c <__adddf3>
 80053bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80053c0:	f7fb f88a 	bl	80004d8 <__aeabi_dmul>
 80053c4:	4632      	mov	r2, r6
 80053c6:	462b      	mov	r3, r5
 80053c8:	f7fa fed0 	bl	800016c <__adddf3>
 80053cc:	e6a9      	b.n	8005122 <__kernel_tan+0x4a>
 80053ce:	bf00      	nop
 80053d0:	54442d18 	.word	0x54442d18
 80053d4:	3fe921fb 	.word	0x3fe921fb
 80053d8:	33145c07 	.word	0x33145c07
 80053dc:	3c81a626 	.word	0x3c81a626
 80053e0:	74bf7ad4 	.word	0x74bf7ad4
 80053e4:	3efb2a70 	.word	0x3efb2a70
 80053e8:	32f0a7e9 	.word	0x32f0a7e9
 80053ec:	3f12b80f 	.word	0x3f12b80f
 80053f0:	1a8d1068 	.word	0x1a8d1068
 80053f4:	3f3026f7 	.word	0x3f3026f7
 80053f8:	fee08315 	.word	0xfee08315
 80053fc:	3f57dbc8 	.word	0x3f57dbc8
 8005400:	e96e8493 	.word	0xe96e8493
 8005404:	3f8226e3 	.word	0x3f8226e3
 8005408:	1bb341fe 	.word	0x1bb341fe
 800540c:	3faba1ba 	.word	0x3faba1ba
 8005410:	db605373 	.word	0xdb605373
 8005414:	bef375cb 	.word	0xbef375cb
 8005418:	a03792a6 	.word	0xa03792a6
 800541c:	3f147e88 	.word	0x3f147e88
 8005420:	f2f26501 	.word	0xf2f26501
 8005424:	3f4344d8 	.word	0x3f4344d8
 8005428:	c9560328 	.word	0xc9560328
 800542c:	3f6d6d22 	.word	0x3f6d6d22
 8005430:	8406d637 	.word	0x8406d637
 8005434:	3f9664f4 	.word	0x3f9664f4
 8005438:	1110fe7a 	.word	0x1110fe7a
 800543c:	3fc11111 	.word	0x3fc11111
 8005440:	55555563 	.word	0x55555563
 8005444:	3fd55555 	.word	0x3fd55555
 8005448:	3e2fffff 	.word	0x3e2fffff
 800544c:	3ff00000 	.word	0x3ff00000
 8005450:	bff00000 	.word	0xbff00000
 8005454:	3fe59427 	.word	0x3fe59427
 8005458:	4682      	mov	sl, r0
 800545a:	468b      	mov	fp, r1
 800545c:	e663      	b.n	8005126 <__kernel_tan+0x4e>
 800545e:	bf00      	nop

08005460 <__kernel_cosf>:
 8005460:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005464:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 8005468:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 800546c:	4606      	mov	r6, r0
 800546e:	4688      	mov	r8, r1
 8005470:	da03      	bge.n	800547a <__kernel_cosf+0x1a>
 8005472:	f7fb fe17 	bl	80010a4 <__aeabi_f2iz>
 8005476:	2800      	cmp	r0, #0
 8005478:	d05c      	beq.n	8005534 <__kernel_cosf+0xd4>
 800547a:	4631      	mov	r1, r6
 800547c:	4630      	mov	r0, r6
 800547e:	f7fb fc4b 	bl	8000d18 <__aeabi_fmul>
 8005482:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8005486:	4605      	mov	r5, r0
 8005488:	f7fb fc46 	bl	8000d18 <__aeabi_fmul>
 800548c:	492b      	ldr	r1, [pc, #172]	; (800553c <__kernel_cosf+0xdc>)
 800548e:	4607      	mov	r7, r0
 8005490:	4628      	mov	r0, r5
 8005492:	f7fb fc41 	bl	8000d18 <__aeabi_fmul>
 8005496:	492a      	ldr	r1, [pc, #168]	; (8005540 <__kernel_cosf+0xe0>)
 8005498:	f7fb fb36 	bl	8000b08 <__addsf3>
 800549c:	4629      	mov	r1, r5
 800549e:	f7fb fc3b 	bl	8000d18 <__aeabi_fmul>
 80054a2:	4928      	ldr	r1, [pc, #160]	; (8005544 <__kernel_cosf+0xe4>)
 80054a4:	f7fb fb2e 	bl	8000b04 <__aeabi_fsub>
 80054a8:	4629      	mov	r1, r5
 80054aa:	f7fb fc35 	bl	8000d18 <__aeabi_fmul>
 80054ae:	4926      	ldr	r1, [pc, #152]	; (8005548 <__kernel_cosf+0xe8>)
 80054b0:	f7fb fb2a 	bl	8000b08 <__addsf3>
 80054b4:	4629      	mov	r1, r5
 80054b6:	f7fb fc2f 	bl	8000d18 <__aeabi_fmul>
 80054ba:	4924      	ldr	r1, [pc, #144]	; (800554c <__kernel_cosf+0xec>)
 80054bc:	f7fb fb22 	bl	8000b04 <__aeabi_fsub>
 80054c0:	4629      	mov	r1, r5
 80054c2:	f7fb fc29 	bl	8000d18 <__aeabi_fmul>
 80054c6:	4922      	ldr	r1, [pc, #136]	; (8005550 <__kernel_cosf+0xf0>)
 80054c8:	f7fb fb1e 	bl	8000b08 <__addsf3>
 80054cc:	4629      	mov	r1, r5
 80054ce:	f7fb fc23 	bl	8000d18 <__aeabi_fmul>
 80054d2:	4629      	mov	r1, r5
 80054d4:	f7fb fc20 	bl	8000d18 <__aeabi_fmul>
 80054d8:	4641      	mov	r1, r8
 80054da:	4605      	mov	r5, r0
 80054dc:	4630      	mov	r0, r6
 80054de:	f7fb fc1b 	bl	8000d18 <__aeabi_fmul>
 80054e2:	4601      	mov	r1, r0
 80054e4:	4628      	mov	r0, r5
 80054e6:	f7fb fb0d 	bl	8000b04 <__aeabi_fsub>
 80054ea:	4b1a      	ldr	r3, [pc, #104]	; (8005554 <__kernel_cosf+0xf4>)
 80054ec:	4605      	mov	r5, r0
 80054ee:	429c      	cmp	r4, r3
 80054f0:	dc0a      	bgt.n	8005508 <__kernel_cosf+0xa8>
 80054f2:	4601      	mov	r1, r0
 80054f4:	4638      	mov	r0, r7
 80054f6:	f7fb fb05 	bl	8000b04 <__aeabi_fsub>
 80054fa:	4601      	mov	r1, r0
 80054fc:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8005500:	f7fb fb00 	bl	8000b04 <__aeabi_fsub>
 8005504:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005508:	4b13      	ldr	r3, [pc, #76]	; (8005558 <__kernel_cosf+0xf8>)
 800550a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800550e:	429c      	cmp	r4, r3
 8005510:	bfcc      	ite	gt
 8005512:	4c12      	ldrgt	r4, [pc, #72]	; (800555c <__kernel_cosf+0xfc>)
 8005514:	f104 447f 	addle.w	r4, r4, #4278190080	; 0xff000000
 8005518:	4621      	mov	r1, r4
 800551a:	f7fb faf3 	bl	8000b04 <__aeabi_fsub>
 800551e:	4621      	mov	r1, r4
 8005520:	4606      	mov	r6, r0
 8005522:	4638      	mov	r0, r7
 8005524:	f7fb faee 	bl	8000b04 <__aeabi_fsub>
 8005528:	4629      	mov	r1, r5
 800552a:	f7fb faeb 	bl	8000b04 <__aeabi_fsub>
 800552e:	4601      	mov	r1, r0
 8005530:	4630      	mov	r0, r6
 8005532:	e7e5      	b.n	8005500 <__kernel_cosf+0xa0>
 8005534:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8005538:	e7e4      	b.n	8005504 <__kernel_cosf+0xa4>
 800553a:	bf00      	nop
 800553c:	ad47d74e 	.word	0xad47d74e
 8005540:	310f74f6 	.word	0x310f74f6
 8005544:	3493f27c 	.word	0x3493f27c
 8005548:	37d00d01 	.word	0x37d00d01
 800554c:	3ab60b61 	.word	0x3ab60b61
 8005550:	3d2aaaab 	.word	0x3d2aaaab
 8005554:	3e999999 	.word	0x3e999999
 8005558:	3f480000 	.word	0x3f480000
 800555c:	3e900000 	.word	0x3e900000

08005560 <__kernel_rem_pio2f>:
 8005560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005564:	b0db      	sub	sp, #364	; 0x16c
 8005566:	9202      	str	r2, [sp, #8]
 8005568:	9304      	str	r3, [sp, #16]
 800556a:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800556c:	4bc5      	ldr	r3, [pc, #788]	; (8005884 <__kernel_rem_pio2f+0x324>)
 800556e:	9005      	str	r0, [sp, #20]
 8005570:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005574:	9100      	str	r1, [sp, #0]
 8005576:	9301      	str	r3, [sp, #4]
 8005578:	9b04      	ldr	r3, [sp, #16]
 800557a:	3b01      	subs	r3, #1
 800557c:	9303      	str	r3, [sp, #12]
 800557e:	9b02      	ldr	r3, [sp, #8]
 8005580:	1d1a      	adds	r2, r3, #4
 8005582:	f2c0 809b 	blt.w	80056bc <__kernel_rem_pio2f+0x15c>
 8005586:	1edc      	subs	r4, r3, #3
 8005588:	bf48      	it	mi
 800558a:	1d1c      	addmi	r4, r3, #4
 800558c:	10e4      	asrs	r4, r4, #3
 800558e:	2500      	movs	r5, #0
 8005590:	f04f 0a00 	mov.w	sl, #0
 8005594:	1c67      	adds	r7, r4, #1
 8005596:	00fb      	lsls	r3, r7, #3
 8005598:	9306      	str	r3, [sp, #24]
 800559a:	9b02      	ldr	r3, [sp, #8]
 800559c:	9a03      	ldr	r2, [sp, #12]
 800559e:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 80055a2:	9b01      	ldr	r3, [sp, #4]
 80055a4:	1aa6      	subs	r6, r4, r2
 80055a6:	eb03 0802 	add.w	r8, r3, r2
 80055aa:	9b65      	ldr	r3, [sp, #404]	; 0x194
 80055ac:	f10d 0b78 	add.w	fp, sp, #120	; 0x78
 80055b0:	eb03 0986 	add.w	r9, r3, r6, lsl #2
 80055b4:	4545      	cmp	r5, r8
 80055b6:	f340 8083 	ble.w	80056c0 <__kernel_rem_pio2f+0x160>
 80055ba:	f04f 0800 	mov.w	r8, #0
 80055be:	f04f 0b00 	mov.w	fp, #0
 80055c2:	9b04      	ldr	r3, [sp, #16]
 80055c4:	aa1e      	add	r2, sp, #120	; 0x78
 80055c6:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 80055ca:	ab46      	add	r3, sp, #280	; 0x118
 80055cc:	9a01      	ldr	r2, [sp, #4]
 80055ce:	4590      	cmp	r8, r2
 80055d0:	f340 809c 	ble.w	800570c <__kernel_rem_pio2f+0x1ac>
 80055d4:	4613      	mov	r3, r2
 80055d6:	aa0a      	add	r2, sp, #40	; 0x28
 80055d8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80055dc:	9308      	str	r3, [sp, #32]
 80055de:	9b65      	ldr	r3, [sp, #404]	; 0x194
 80055e0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80055e4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80055e8:	9307      	str	r3, [sp, #28]
 80055ea:	ad0a      	add	r5, sp, #40	; 0x28
 80055ec:	462e      	mov	r6, r5
 80055ee:	46c3      	mov	fp, r8
 80055f0:	f04f 4987 	mov.w	r9, #1132462080	; 0x43800000
 80055f4:	ab5a      	add	r3, sp, #360	; 0x168
 80055f6:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 80055fa:	f853 4c50 	ldr.w	r4, [r3, #-80]
 80055fe:	f50d 7a8c 	add.w	sl, sp, #280	; 0x118
 8005602:	f1bb 0f00 	cmp.w	fp, #0
 8005606:	f300 8086 	bgt.w	8005716 <__kernel_rem_pio2f+0x1b6>
 800560a:	4639      	mov	r1, r7
 800560c:	4620      	mov	r0, r4
 800560e:	f000 fc23 	bl	8005e58 <scalbnf>
 8005612:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 8005616:	4604      	mov	r4, r0
 8005618:	f7fb fb7e 	bl	8000d18 <__aeabi_fmul>
 800561c:	f000 fbda 	bl	8005dd4 <floorf>
 8005620:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8005624:	f7fb fb78 	bl	8000d18 <__aeabi_fmul>
 8005628:	4601      	mov	r1, r0
 800562a:	4620      	mov	r0, r4
 800562c:	f7fb fa6a 	bl	8000b04 <__aeabi_fsub>
 8005630:	4604      	mov	r4, r0
 8005632:	f7fb fd37 	bl	80010a4 <__aeabi_f2iz>
 8005636:	4606      	mov	r6, r0
 8005638:	f7fb fb1a 	bl	8000c70 <__aeabi_i2f>
 800563c:	4601      	mov	r1, r0
 800563e:	4620      	mov	r0, r4
 8005640:	f7fb fa60 	bl	8000b04 <__aeabi_fsub>
 8005644:	2f00      	cmp	r7, #0
 8005646:	4681      	mov	r9, r0
 8005648:	f340 8084 	ble.w	8005754 <__kernel_rem_pio2f+0x1f4>
 800564c:	f108 32ff 	add.w	r2, r8, #4294967295
 8005650:	ab0a      	add	r3, sp, #40	; 0x28
 8005652:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 8005656:	f1c7 0108 	rsb	r1, r7, #8
 800565a:	fa44 f301 	asr.w	r3, r4, r1
 800565e:	441e      	add	r6, r3
 8005660:	408b      	lsls	r3, r1
 8005662:	1ae4      	subs	r4, r4, r3
 8005664:	f1c7 0007 	rsb	r0, r7, #7
 8005668:	ab0a      	add	r3, sp, #40	; 0x28
 800566a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800566e:	4104      	asrs	r4, r0
 8005670:	2c00      	cmp	r4, #0
 8005672:	dd7e      	ble.n	8005772 <__kernel_rem_pio2f+0x212>
 8005674:	2200      	movs	r2, #0
 8005676:	4692      	mov	sl, r2
 8005678:	3601      	adds	r6, #1
 800567a:	4590      	cmp	r8, r2
 800567c:	f300 80b0 	bgt.w	80057e0 <__kernel_rem_pio2f+0x280>
 8005680:	2f00      	cmp	r7, #0
 8005682:	dd05      	ble.n	8005690 <__kernel_rem_pio2f+0x130>
 8005684:	2f01      	cmp	r7, #1
 8005686:	f000 80bd 	beq.w	8005804 <__kernel_rem_pio2f+0x2a4>
 800568a:	2f02      	cmp	r7, #2
 800568c:	f000 80c5 	beq.w	800581a <__kernel_rem_pio2f+0x2ba>
 8005690:	2c02      	cmp	r4, #2
 8005692:	d16e      	bne.n	8005772 <__kernel_rem_pio2f+0x212>
 8005694:	4649      	mov	r1, r9
 8005696:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800569a:	f7fb fa33 	bl	8000b04 <__aeabi_fsub>
 800569e:	4681      	mov	r9, r0
 80056a0:	f1ba 0f00 	cmp.w	sl, #0
 80056a4:	d065      	beq.n	8005772 <__kernel_rem_pio2f+0x212>
 80056a6:	4639      	mov	r1, r7
 80056a8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80056ac:	f000 fbd4 	bl	8005e58 <scalbnf>
 80056b0:	4601      	mov	r1, r0
 80056b2:	4648      	mov	r0, r9
 80056b4:	f7fb fa26 	bl	8000b04 <__aeabi_fsub>
 80056b8:	4681      	mov	r9, r0
 80056ba:	e05a      	b.n	8005772 <__kernel_rem_pio2f+0x212>
 80056bc:	2400      	movs	r4, #0
 80056be:	e766      	b.n	800558e <__kernel_rem_pio2f+0x2e>
 80056c0:	42ee      	cmn	r6, r5
 80056c2:	d407      	bmi.n	80056d4 <__kernel_rem_pio2f+0x174>
 80056c4:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80056c8:	f7fb fad2 	bl	8000c70 <__aeabi_i2f>
 80056cc:	f84b 0025 	str.w	r0, [fp, r5, lsl #2]
 80056d0:	3501      	adds	r5, #1
 80056d2:	e76f      	b.n	80055b4 <__kernel_rem_pio2f+0x54>
 80056d4:	4650      	mov	r0, sl
 80056d6:	e7f9      	b.n	80056cc <__kernel_rem_pio2f+0x16c>
 80056d8:	9b05      	ldr	r3, [sp, #20]
 80056da:	f8da 1000 	ldr.w	r1, [sl]
 80056de:	f853 0029 	ldr.w	r0, [r3, r9, lsl #2]
 80056e2:	f7fb fb19 	bl	8000d18 <__aeabi_fmul>
 80056e6:	4601      	mov	r1, r0
 80056e8:	4630      	mov	r0, r6
 80056ea:	f7fb fa0d 	bl	8000b08 <__addsf3>
 80056ee:	4606      	mov	r6, r0
 80056f0:	f109 0901 	add.w	r9, r9, #1
 80056f4:	ab46      	add	r3, sp, #280	; 0x118
 80056f6:	9a03      	ldr	r2, [sp, #12]
 80056f8:	f1aa 0a04 	sub.w	sl, sl, #4
 80056fc:	4591      	cmp	r9, r2
 80056fe:	ddeb      	ble.n	80056d8 <__kernel_rem_pio2f+0x178>
 8005700:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8005704:	3504      	adds	r5, #4
 8005706:	f108 0801 	add.w	r8, r8, #1
 800570a:	e75f      	b.n	80055cc <__kernel_rem_pio2f+0x6c>
 800570c:	46aa      	mov	sl, r5
 800570e:	465e      	mov	r6, fp
 8005710:	f04f 0900 	mov.w	r9, #0
 8005714:	e7ef      	b.n	80056f6 <__kernel_rem_pio2f+0x196>
 8005716:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 800571a:	4620      	mov	r0, r4
 800571c:	f7fb fafc 	bl	8000d18 <__aeabi_fmul>
 8005720:	f7fb fcc0 	bl	80010a4 <__aeabi_f2iz>
 8005724:	f7fb faa4 	bl	8000c70 <__aeabi_i2f>
 8005728:	4649      	mov	r1, r9
 800572a:	9009      	str	r0, [sp, #36]	; 0x24
 800572c:	f7fb faf4 	bl	8000d18 <__aeabi_fmul>
 8005730:	4601      	mov	r1, r0
 8005732:	4620      	mov	r0, r4
 8005734:	f7fb f9e6 	bl	8000b04 <__aeabi_fsub>
 8005738:	f7fb fcb4 	bl	80010a4 <__aeabi_f2iz>
 800573c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800573e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005742:	f846 0b04 	str.w	r0, [r6], #4
 8005746:	f85a 102b 	ldr.w	r1, [sl, fp, lsl #2]
 800574a:	4618      	mov	r0, r3
 800574c:	f7fb f9dc 	bl	8000b08 <__addsf3>
 8005750:	4604      	mov	r4, r0
 8005752:	e756      	b.n	8005602 <__kernel_rem_pio2f+0xa2>
 8005754:	d106      	bne.n	8005764 <__kernel_rem_pio2f+0x204>
 8005756:	f108 33ff 	add.w	r3, r8, #4294967295
 800575a:	aa0a      	add	r2, sp, #40	; 0x28
 800575c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8005760:	1224      	asrs	r4, r4, #8
 8005762:	e785      	b.n	8005670 <__kernel_rem_pio2f+0x110>
 8005764:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8005768:	f7fb fc88 	bl	800107c <__aeabi_fcmpge>
 800576c:	4604      	mov	r4, r0
 800576e:	2800      	cmp	r0, #0
 8005770:	d134      	bne.n	80057dc <__kernel_rem_pio2f+0x27c>
 8005772:	2100      	movs	r1, #0
 8005774:	4648      	mov	r0, r9
 8005776:	f7fb fc63 	bl	8001040 <__aeabi_fcmpeq>
 800577a:	2800      	cmp	r0, #0
 800577c:	f000 809a 	beq.w	80058b4 <__kernel_rem_pio2f+0x354>
 8005780:	f108 35ff 	add.w	r5, r8, #4294967295
 8005784:	462b      	mov	r3, r5
 8005786:	2200      	movs	r2, #0
 8005788:	9901      	ldr	r1, [sp, #4]
 800578a:	428b      	cmp	r3, r1
 800578c:	da4d      	bge.n	800582a <__kernel_rem_pio2f+0x2ca>
 800578e:	2a00      	cmp	r2, #0
 8005790:	d07c      	beq.n	800588c <__kernel_rem_pio2f+0x32c>
 8005792:	ab0a      	add	r3, sp, #40	; 0x28
 8005794:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8005798:	3f08      	subs	r7, #8
 800579a:	2b00      	cmp	r3, #0
 800579c:	f000 8088 	beq.w	80058b0 <__kernel_rem_pio2f+0x350>
 80057a0:	4639      	mov	r1, r7
 80057a2:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80057a6:	f000 fb57 	bl	8005e58 <scalbnf>
 80057aa:	46aa      	mov	sl, r5
 80057ac:	4681      	mov	r9, r0
 80057ae:	f04f 586e 	mov.w	r8, #998244352	; 0x3b800000
 80057b2:	af46      	add	r7, sp, #280	; 0x118
 80057b4:	f1ba 0f00 	cmp.w	sl, #0
 80057b8:	f280 80b1 	bge.w	800591e <__kernel_rem_pio2f+0x3be>
 80057bc:	46a9      	mov	r9, r5
 80057be:	f04f 0a00 	mov.w	sl, #0
 80057c2:	2200      	movs	r2, #0
 80057c4:	f1b9 0f00 	cmp.w	r9, #0
 80057c8:	f2c0 80db 	blt.w	8005982 <__kernel_rem_pio2f+0x422>
 80057cc:	a946      	add	r1, sp, #280	; 0x118
 80057ce:	4617      	mov	r7, r2
 80057d0:	f04f 0800 	mov.w	r8, #0
 80057d4:	4b2c      	ldr	r3, [pc, #176]	; (8005888 <__kernel_rem_pio2f+0x328>)
 80057d6:	eb01 0b89 	add.w	fp, r1, r9, lsl #2
 80057da:	e0c3      	b.n	8005964 <__kernel_rem_pio2f+0x404>
 80057dc:	2402      	movs	r4, #2
 80057de:	e749      	b.n	8005674 <__kernel_rem_pio2f+0x114>
 80057e0:	682b      	ldr	r3, [r5, #0]
 80057e2:	f1ba 0f00 	cmp.w	sl, #0
 80057e6:	d108      	bne.n	80057fa <__kernel_rem_pio2f+0x29a>
 80057e8:	b11b      	cbz	r3, 80057f2 <__kernel_rem_pio2f+0x292>
 80057ea:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80057ee:	602b      	str	r3, [r5, #0]
 80057f0:	2301      	movs	r3, #1
 80057f2:	469a      	mov	sl, r3
 80057f4:	3201      	adds	r2, #1
 80057f6:	3504      	adds	r5, #4
 80057f8:	e73f      	b.n	800567a <__kernel_rem_pio2f+0x11a>
 80057fa:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 80057fe:	602b      	str	r3, [r5, #0]
 8005800:	4653      	mov	r3, sl
 8005802:	e7f6      	b.n	80057f2 <__kernel_rem_pio2f+0x292>
 8005804:	f108 32ff 	add.w	r2, r8, #4294967295
 8005808:	ab0a      	add	r3, sp, #40	; 0x28
 800580a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800580e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005812:	a90a      	add	r1, sp, #40	; 0x28
 8005814:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8005818:	e73a      	b.n	8005690 <__kernel_rem_pio2f+0x130>
 800581a:	f108 32ff 	add.w	r2, r8, #4294967295
 800581e:	ab0a      	add	r3, sp, #40	; 0x28
 8005820:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005824:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005828:	e7f3      	b.n	8005812 <__kernel_rem_pio2f+0x2b2>
 800582a:	a90a      	add	r1, sp, #40	; 0x28
 800582c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8005830:	3b01      	subs	r3, #1
 8005832:	430a      	orrs	r2, r1
 8005834:	e7a8      	b.n	8005788 <__kernel_rem_pio2f+0x228>
 8005836:	3301      	adds	r3, #1
 8005838:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800583c:	2900      	cmp	r1, #0
 800583e:	d0fa      	beq.n	8005836 <__kernel_rem_pio2f+0x2d6>
 8005840:	9a04      	ldr	r2, [sp, #16]
 8005842:	f108 0501 	add.w	r5, r8, #1
 8005846:	eb08 0402 	add.w	r4, r8, r2
 800584a:	aa1e      	add	r2, sp, #120	; 0x78
 800584c:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8005850:	4498      	add	r8, r3
 8005852:	f50d 798c 	add.w	r9, sp, #280	; 0x118
 8005856:	45a8      	cmp	r8, r5
 8005858:	f6ff aec7 	blt.w	80055ea <__kernel_rem_pio2f+0x8a>
 800585c:	9b07      	ldr	r3, [sp, #28]
 800585e:	46a3      	mov	fp, r4
 8005860:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005864:	f7fb fa04 	bl	8000c70 <__aeabi_i2f>
 8005868:	f04f 0a00 	mov.w	sl, #0
 800586c:	2600      	movs	r6, #0
 800586e:	f84b 0b04 	str.w	r0, [fp], #4
 8005872:	9b03      	ldr	r3, [sp, #12]
 8005874:	459a      	cmp	sl, r3
 8005876:	dd0c      	ble.n	8005892 <__kernel_rem_pio2f+0x332>
 8005878:	f849 6025 	str.w	r6, [r9, r5, lsl #2]
 800587c:	465c      	mov	r4, fp
 800587e:	3501      	adds	r5, #1
 8005880:	e7e9      	b.n	8005856 <__kernel_rem_pio2f+0x2f6>
 8005882:	bf00      	nop
 8005884:	0800658c 	.word	0x0800658c
 8005888:	08006560 	.word	0x08006560
 800588c:	2301      	movs	r3, #1
 800588e:	9a08      	ldr	r2, [sp, #32]
 8005890:	e7d2      	b.n	8005838 <__kernel_rem_pio2f+0x2d8>
 8005892:	9b05      	ldr	r3, [sp, #20]
 8005894:	f854 0904 	ldr.w	r0, [r4], #-4
 8005898:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 800589c:	f7fb fa3c 	bl	8000d18 <__aeabi_fmul>
 80058a0:	4601      	mov	r1, r0
 80058a2:	4630      	mov	r0, r6
 80058a4:	f7fb f930 	bl	8000b08 <__addsf3>
 80058a8:	f10a 0a01 	add.w	sl, sl, #1
 80058ac:	4606      	mov	r6, r0
 80058ae:	e7e0      	b.n	8005872 <__kernel_rem_pio2f+0x312>
 80058b0:	3d01      	subs	r5, #1
 80058b2:	e76e      	b.n	8005792 <__kernel_rem_pio2f+0x232>
 80058b4:	9b06      	ldr	r3, [sp, #24]
 80058b6:	9a02      	ldr	r2, [sp, #8]
 80058b8:	4648      	mov	r0, r9
 80058ba:	1a99      	subs	r1, r3, r2
 80058bc:	f000 facc 	bl	8005e58 <scalbnf>
 80058c0:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80058c4:	4605      	mov	r5, r0
 80058c6:	f7fb fbd9 	bl	800107c <__aeabi_fcmpge>
 80058ca:	b300      	cbz	r0, 800590e <__kernel_rem_pio2f+0x3ae>
 80058cc:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 80058d0:	4628      	mov	r0, r5
 80058d2:	f7fb fa21 	bl	8000d18 <__aeabi_fmul>
 80058d6:	f7fb fbe5 	bl	80010a4 <__aeabi_f2iz>
 80058da:	f7fb f9c9 	bl	8000c70 <__aeabi_i2f>
 80058de:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80058e2:	4681      	mov	r9, r0
 80058e4:	f7fb fa18 	bl	8000d18 <__aeabi_fmul>
 80058e8:	4601      	mov	r1, r0
 80058ea:	4628      	mov	r0, r5
 80058ec:	f7fb f90a 	bl	8000b04 <__aeabi_fsub>
 80058f0:	f7fb fbd8 	bl	80010a4 <__aeabi_f2iz>
 80058f4:	ab0a      	add	r3, sp, #40	; 0x28
 80058f6:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80058fa:	4648      	mov	r0, r9
 80058fc:	f7fb fbd2 	bl	80010a4 <__aeabi_f2iz>
 8005900:	f108 0501 	add.w	r5, r8, #1
 8005904:	ab0a      	add	r3, sp, #40	; 0x28
 8005906:	3708      	adds	r7, #8
 8005908:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800590c:	e748      	b.n	80057a0 <__kernel_rem_pio2f+0x240>
 800590e:	4628      	mov	r0, r5
 8005910:	f7fb fbc8 	bl	80010a4 <__aeabi_f2iz>
 8005914:	ab0a      	add	r3, sp, #40	; 0x28
 8005916:	4645      	mov	r5, r8
 8005918:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800591c:	e740      	b.n	80057a0 <__kernel_rem_pio2f+0x240>
 800591e:	ab0a      	add	r3, sp, #40	; 0x28
 8005920:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8005924:	f7fb f9a4 	bl	8000c70 <__aeabi_i2f>
 8005928:	4649      	mov	r1, r9
 800592a:	f7fb f9f5 	bl	8000d18 <__aeabi_fmul>
 800592e:	4641      	mov	r1, r8
 8005930:	f847 002a 	str.w	r0, [r7, sl, lsl #2]
 8005934:	4648      	mov	r0, r9
 8005936:	f7fb f9ef 	bl	8000d18 <__aeabi_fmul>
 800593a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800593e:	4681      	mov	r9, r0
 8005940:	e738      	b.n	80057b4 <__kernel_rem_pio2f+0x254>
 8005942:	f853 0b04 	ldr.w	r0, [r3], #4
 8005946:	f85b 1b04 	ldr.w	r1, [fp], #4
 800594a:	9203      	str	r2, [sp, #12]
 800594c:	9302      	str	r3, [sp, #8]
 800594e:	f7fb f9e3 	bl	8000d18 <__aeabi_fmul>
 8005952:	4601      	mov	r1, r0
 8005954:	4638      	mov	r0, r7
 8005956:	f7fb f8d7 	bl	8000b08 <__addsf3>
 800595a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800595e:	4607      	mov	r7, r0
 8005960:	f108 0801 	add.w	r8, r8, #1
 8005964:	9901      	ldr	r1, [sp, #4]
 8005966:	4588      	cmp	r8, r1
 8005968:	dc01      	bgt.n	800596e <__kernel_rem_pio2f+0x40e>
 800596a:	45c2      	cmp	sl, r8
 800596c:	dae9      	bge.n	8005942 <__kernel_rem_pio2f+0x3e2>
 800596e:	ab5a      	add	r3, sp, #360	; 0x168
 8005970:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8005974:	f843 7ca0 	str.w	r7, [r3, #-160]
 8005978:	f109 39ff 	add.w	r9, r9, #4294967295
 800597c:	f10a 0a01 	add.w	sl, sl, #1
 8005980:	e720      	b.n	80057c4 <__kernel_rem_pio2f+0x264>
 8005982:	9b64      	ldr	r3, [sp, #400]	; 0x190
 8005984:	2b02      	cmp	r3, #2
 8005986:	dc07      	bgt.n	8005998 <__kernel_rem_pio2f+0x438>
 8005988:	2b00      	cmp	r3, #0
 800598a:	dc4d      	bgt.n	8005a28 <__kernel_rem_pio2f+0x4c8>
 800598c:	d02e      	beq.n	80059ec <__kernel_rem_pio2f+0x48c>
 800598e:	f006 0007 	and.w	r0, r6, #7
 8005992:	b05b      	add	sp, #364	; 0x16c
 8005994:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005998:	9b64      	ldr	r3, [sp, #400]	; 0x190
 800599a:	2b03      	cmp	r3, #3
 800599c:	d1f7      	bne.n	800598e <__kernel_rem_pio2f+0x42e>
 800599e:	f10d 0bc8 	add.w	fp, sp, #200	; 0xc8
 80059a2:	eb0b 0785 	add.w	r7, fp, r5, lsl #2
 80059a6:	46b8      	mov	r8, r7
 80059a8:	46aa      	mov	sl, r5
 80059aa:	f1ba 0f00 	cmp.w	sl, #0
 80059ae:	dc48      	bgt.n	8005a42 <__kernel_rem_pio2f+0x4e2>
 80059b0:	46a9      	mov	r9, r5
 80059b2:	f1b9 0f01 	cmp.w	r9, #1
 80059b6:	dc5f      	bgt.n	8005a78 <__kernel_rem_pio2f+0x518>
 80059b8:	2000      	movs	r0, #0
 80059ba:	2d01      	cmp	r5, #1
 80059bc:	dc75      	bgt.n	8005aaa <__kernel_rem_pio2f+0x54a>
 80059be:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 80059c0:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 80059c2:	2c00      	cmp	r4, #0
 80059c4:	d177      	bne.n	8005ab6 <__kernel_rem_pio2f+0x556>
 80059c6:	9900      	ldr	r1, [sp, #0]
 80059c8:	600a      	str	r2, [r1, #0]
 80059ca:	460a      	mov	r2, r1
 80059cc:	604b      	str	r3, [r1, #4]
 80059ce:	6090      	str	r0, [r2, #8]
 80059d0:	e7dd      	b.n	800598e <__kernel_rem_pio2f+0x42e>
 80059d2:	f857 1025 	ldr.w	r1, [r7, r5, lsl #2]
 80059d6:	f7fb f897 	bl	8000b08 <__addsf3>
 80059da:	3d01      	subs	r5, #1
 80059dc:	2d00      	cmp	r5, #0
 80059de:	daf8      	bge.n	80059d2 <__kernel_rem_pio2f+0x472>
 80059e0:	b10c      	cbz	r4, 80059e6 <__kernel_rem_pio2f+0x486>
 80059e2:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80059e6:	9b00      	ldr	r3, [sp, #0]
 80059e8:	6018      	str	r0, [r3, #0]
 80059ea:	e7d0      	b.n	800598e <__kernel_rem_pio2f+0x42e>
 80059ec:	2000      	movs	r0, #0
 80059ee:	af32      	add	r7, sp, #200	; 0xc8
 80059f0:	e7f4      	b.n	80059dc <__kernel_rem_pio2f+0x47c>
 80059f2:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
 80059f6:	f7fb f887 	bl	8000b08 <__addsf3>
 80059fa:	3f01      	subs	r7, #1
 80059fc:	2f00      	cmp	r7, #0
 80059fe:	daf8      	bge.n	80059f2 <__kernel_rem_pio2f+0x492>
 8005a00:	b1bc      	cbz	r4, 8005a32 <__kernel_rem_pio2f+0x4d2>
 8005a02:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 8005a06:	9a00      	ldr	r2, [sp, #0]
 8005a08:	4601      	mov	r1, r0
 8005a0a:	6013      	str	r3, [r2, #0]
 8005a0c:	9832      	ldr	r0, [sp, #200]	; 0xc8
 8005a0e:	f7fb f879 	bl	8000b04 <__aeabi_fsub>
 8005a12:	2701      	movs	r7, #1
 8005a14:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 8005a18:	42bd      	cmp	r5, r7
 8005a1a:	da0c      	bge.n	8005a36 <__kernel_rem_pio2f+0x4d6>
 8005a1c:	b10c      	cbz	r4, 8005a22 <__kernel_rem_pio2f+0x4c2>
 8005a1e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8005a22:	9b00      	ldr	r3, [sp, #0]
 8005a24:	6058      	str	r0, [r3, #4]
 8005a26:	e7b2      	b.n	800598e <__kernel_rem_pio2f+0x42e>
 8005a28:	462f      	mov	r7, r5
 8005a2a:	2000      	movs	r0, #0
 8005a2c:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 8005a30:	e7e4      	b.n	80059fc <__kernel_rem_pio2f+0x49c>
 8005a32:	4603      	mov	r3, r0
 8005a34:	e7e7      	b.n	8005a06 <__kernel_rem_pio2f+0x4a6>
 8005a36:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
 8005a3a:	f7fb f865 	bl	8000b08 <__addsf3>
 8005a3e:	3701      	adds	r7, #1
 8005a40:	e7ea      	b.n	8005a18 <__kernel_rem_pio2f+0x4b8>
 8005a42:	f8d8 3000 	ldr.w	r3, [r8]
 8005a46:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8005a4a:	4619      	mov	r1, r3
 8005a4c:	4610      	mov	r0, r2
 8005a4e:	9302      	str	r3, [sp, #8]
 8005a50:	9201      	str	r2, [sp, #4]
 8005a52:	f7fb f859 	bl	8000b08 <__addsf3>
 8005a56:	9a01      	ldr	r2, [sp, #4]
 8005a58:	4601      	mov	r1, r0
 8005a5a:	4681      	mov	r9, r0
 8005a5c:	4610      	mov	r0, r2
 8005a5e:	f7fb f851 	bl	8000b04 <__aeabi_fsub>
 8005a62:	9b02      	ldr	r3, [sp, #8]
 8005a64:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005a68:	4619      	mov	r1, r3
 8005a6a:	f7fb f84d 	bl	8000b08 <__addsf3>
 8005a6e:	f848 0904 	str.w	r0, [r8], #-4
 8005a72:	f8c8 9000 	str.w	r9, [r8]
 8005a76:	e798      	b.n	80059aa <__kernel_rem_pio2f+0x44a>
 8005a78:	f857 3c04 	ldr.w	r3, [r7, #-4]
 8005a7c:	f8d7 a000 	ldr.w	sl, [r7]
 8005a80:	4618      	mov	r0, r3
 8005a82:	4651      	mov	r1, sl
 8005a84:	9301      	str	r3, [sp, #4]
 8005a86:	f7fb f83f 	bl	8000b08 <__addsf3>
 8005a8a:	9b01      	ldr	r3, [sp, #4]
 8005a8c:	4601      	mov	r1, r0
 8005a8e:	4680      	mov	r8, r0
 8005a90:	4618      	mov	r0, r3
 8005a92:	f7fb f837 	bl	8000b04 <__aeabi_fsub>
 8005a96:	4651      	mov	r1, sl
 8005a98:	f7fb f836 	bl	8000b08 <__addsf3>
 8005a9c:	f847 0904 	str.w	r0, [r7], #-4
 8005aa0:	f109 39ff 	add.w	r9, r9, #4294967295
 8005aa4:	f8c7 8000 	str.w	r8, [r7]
 8005aa8:	e783      	b.n	80059b2 <__kernel_rem_pio2f+0x452>
 8005aaa:	f85b 1025 	ldr.w	r1, [fp, r5, lsl #2]
 8005aae:	f7fb f82b 	bl	8000b08 <__addsf3>
 8005ab2:	3d01      	subs	r5, #1
 8005ab4:	e781      	b.n	80059ba <__kernel_rem_pio2f+0x45a>
 8005ab6:	9900      	ldr	r1, [sp, #0]
 8005ab8:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 8005abc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005ac0:	600a      	str	r2, [r1, #0]
 8005ac2:	604b      	str	r3, [r1, #4]
 8005ac4:	460a      	mov	r2, r1
 8005ac6:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8005aca:	e780      	b.n	80059ce <__kernel_rem_pio2f+0x46e>

08005acc <__kernel_sinf>:
 8005acc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ad0:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8005ad4:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8005ad8:	4604      	mov	r4, r0
 8005ada:	460f      	mov	r7, r1
 8005adc:	4691      	mov	r9, r2
 8005ade:	da03      	bge.n	8005ae8 <__kernel_sinf+0x1c>
 8005ae0:	f7fb fae0 	bl	80010a4 <__aeabi_f2iz>
 8005ae4:	2800      	cmp	r0, #0
 8005ae6:	d035      	beq.n	8005b54 <__kernel_sinf+0x88>
 8005ae8:	4621      	mov	r1, r4
 8005aea:	4620      	mov	r0, r4
 8005aec:	f7fb f914 	bl	8000d18 <__aeabi_fmul>
 8005af0:	4605      	mov	r5, r0
 8005af2:	4601      	mov	r1, r0
 8005af4:	4620      	mov	r0, r4
 8005af6:	f7fb f90f 	bl	8000d18 <__aeabi_fmul>
 8005afa:	4929      	ldr	r1, [pc, #164]	; (8005ba0 <__kernel_sinf+0xd4>)
 8005afc:	4606      	mov	r6, r0
 8005afe:	4628      	mov	r0, r5
 8005b00:	f7fb f90a 	bl	8000d18 <__aeabi_fmul>
 8005b04:	4927      	ldr	r1, [pc, #156]	; (8005ba4 <__kernel_sinf+0xd8>)
 8005b06:	f7fa fffd 	bl	8000b04 <__aeabi_fsub>
 8005b0a:	4629      	mov	r1, r5
 8005b0c:	f7fb f904 	bl	8000d18 <__aeabi_fmul>
 8005b10:	4925      	ldr	r1, [pc, #148]	; (8005ba8 <__kernel_sinf+0xdc>)
 8005b12:	f7fa fff9 	bl	8000b08 <__addsf3>
 8005b16:	4629      	mov	r1, r5
 8005b18:	f7fb f8fe 	bl	8000d18 <__aeabi_fmul>
 8005b1c:	4923      	ldr	r1, [pc, #140]	; (8005bac <__kernel_sinf+0xe0>)
 8005b1e:	f7fa fff1 	bl	8000b04 <__aeabi_fsub>
 8005b22:	4629      	mov	r1, r5
 8005b24:	f7fb f8f8 	bl	8000d18 <__aeabi_fmul>
 8005b28:	4921      	ldr	r1, [pc, #132]	; (8005bb0 <__kernel_sinf+0xe4>)
 8005b2a:	f7fa ffed 	bl	8000b08 <__addsf3>
 8005b2e:	4680      	mov	r8, r0
 8005b30:	f1b9 0f00 	cmp.w	r9, #0
 8005b34:	d111      	bne.n	8005b5a <__kernel_sinf+0x8e>
 8005b36:	4601      	mov	r1, r0
 8005b38:	4628      	mov	r0, r5
 8005b3a:	f7fb f8ed 	bl	8000d18 <__aeabi_fmul>
 8005b3e:	491d      	ldr	r1, [pc, #116]	; (8005bb4 <__kernel_sinf+0xe8>)
 8005b40:	f7fa ffe0 	bl	8000b04 <__aeabi_fsub>
 8005b44:	4631      	mov	r1, r6
 8005b46:	f7fb f8e7 	bl	8000d18 <__aeabi_fmul>
 8005b4a:	4601      	mov	r1, r0
 8005b4c:	4620      	mov	r0, r4
 8005b4e:	f7fa ffdb 	bl	8000b08 <__addsf3>
 8005b52:	4604      	mov	r4, r0
 8005b54:	4620      	mov	r0, r4
 8005b56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b5a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8005b5e:	4638      	mov	r0, r7
 8005b60:	f7fb f8da 	bl	8000d18 <__aeabi_fmul>
 8005b64:	4641      	mov	r1, r8
 8005b66:	4681      	mov	r9, r0
 8005b68:	4630      	mov	r0, r6
 8005b6a:	f7fb f8d5 	bl	8000d18 <__aeabi_fmul>
 8005b6e:	4601      	mov	r1, r0
 8005b70:	4648      	mov	r0, r9
 8005b72:	f7fa ffc7 	bl	8000b04 <__aeabi_fsub>
 8005b76:	4629      	mov	r1, r5
 8005b78:	f7fb f8ce 	bl	8000d18 <__aeabi_fmul>
 8005b7c:	4639      	mov	r1, r7
 8005b7e:	f7fa ffc1 	bl	8000b04 <__aeabi_fsub>
 8005b82:	490c      	ldr	r1, [pc, #48]	; (8005bb4 <__kernel_sinf+0xe8>)
 8005b84:	4605      	mov	r5, r0
 8005b86:	4630      	mov	r0, r6
 8005b88:	f7fb f8c6 	bl	8000d18 <__aeabi_fmul>
 8005b8c:	4601      	mov	r1, r0
 8005b8e:	4628      	mov	r0, r5
 8005b90:	f7fa ffba 	bl	8000b08 <__addsf3>
 8005b94:	4601      	mov	r1, r0
 8005b96:	4620      	mov	r0, r4
 8005b98:	f7fa ffb4 	bl	8000b04 <__aeabi_fsub>
 8005b9c:	e7d9      	b.n	8005b52 <__kernel_sinf+0x86>
 8005b9e:	bf00      	nop
 8005ba0:	2f2ec9d3 	.word	0x2f2ec9d3
 8005ba4:	32d72f34 	.word	0x32d72f34
 8005ba8:	3638ef1b 	.word	0x3638ef1b
 8005bac:	39500d01 	.word	0x39500d01
 8005bb0:	3c088889 	.word	0x3c088889
 8005bb4:	3e2aaaab 	.word	0x3e2aaaab

08005bb8 <fabs>:
 8005bb8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8005bbc:	4770      	bx	lr
	...

08005bc0 <floor>:
 8005bc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005bc4:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8005bc8:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 8005bcc:	2e13      	cmp	r6, #19
 8005bce:	4602      	mov	r2, r0
 8005bd0:	460b      	mov	r3, r1
 8005bd2:	4607      	mov	r7, r0
 8005bd4:	460c      	mov	r4, r1
 8005bd6:	4605      	mov	r5, r0
 8005bd8:	dc34      	bgt.n	8005c44 <floor+0x84>
 8005bda:	2e00      	cmp	r6, #0
 8005bdc:	da15      	bge.n	8005c0a <floor+0x4a>
 8005bde:	a334      	add	r3, pc, #208	; (adr r3, 8005cb0 <floor+0xf0>)
 8005be0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005be4:	f7fa fac2 	bl	800016c <__adddf3>
 8005be8:	2200      	movs	r2, #0
 8005bea:	2300      	movs	r3, #0
 8005bec:	f7fa ff04 	bl	80009f8 <__aeabi_dcmpgt>
 8005bf0:	b140      	cbz	r0, 8005c04 <floor+0x44>
 8005bf2:	2c00      	cmp	r4, #0
 8005bf4:	da59      	bge.n	8005caa <floor+0xea>
 8005bf6:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8005bfa:	ea57 0503 	orrs.w	r5, r7, r3
 8005bfe:	d001      	beq.n	8005c04 <floor+0x44>
 8005c00:	2500      	movs	r5, #0
 8005c02:	4c2d      	ldr	r4, [pc, #180]	; (8005cb8 <floor+0xf8>)
 8005c04:	4623      	mov	r3, r4
 8005c06:	462f      	mov	r7, r5
 8005c08:	e025      	b.n	8005c56 <floor+0x96>
 8005c0a:	4a2c      	ldr	r2, [pc, #176]	; (8005cbc <floor+0xfc>)
 8005c0c:	fa42 f806 	asr.w	r8, r2, r6
 8005c10:	ea01 0208 	and.w	r2, r1, r8
 8005c14:	4302      	orrs	r2, r0
 8005c16:	d01e      	beq.n	8005c56 <floor+0x96>
 8005c18:	a325      	add	r3, pc, #148	; (adr r3, 8005cb0 <floor+0xf0>)
 8005c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c1e:	f7fa faa5 	bl	800016c <__adddf3>
 8005c22:	2200      	movs	r2, #0
 8005c24:	2300      	movs	r3, #0
 8005c26:	f7fa fee7 	bl	80009f8 <__aeabi_dcmpgt>
 8005c2a:	2800      	cmp	r0, #0
 8005c2c:	d0ea      	beq.n	8005c04 <floor+0x44>
 8005c2e:	2c00      	cmp	r4, #0
 8005c30:	bfbe      	ittt	lt
 8005c32:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8005c36:	fa43 f606 	asrlt.w	r6, r3, r6
 8005c3a:	19a4      	addlt	r4, r4, r6
 8005c3c:	2500      	movs	r5, #0
 8005c3e:	ea24 0408 	bic.w	r4, r4, r8
 8005c42:	e7df      	b.n	8005c04 <floor+0x44>
 8005c44:	2e33      	cmp	r6, #51	; 0x33
 8005c46:	dd0a      	ble.n	8005c5e <floor+0x9e>
 8005c48:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8005c4c:	d103      	bne.n	8005c56 <floor+0x96>
 8005c4e:	f7fa fa8d 	bl	800016c <__adddf3>
 8005c52:	4607      	mov	r7, r0
 8005c54:	460b      	mov	r3, r1
 8005c56:	4638      	mov	r0, r7
 8005c58:	4619      	mov	r1, r3
 8005c5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c5e:	f04f 32ff 	mov.w	r2, #4294967295
 8005c62:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8005c66:	fa22 f808 	lsr.w	r8, r2, r8
 8005c6a:	ea18 0f00 	tst.w	r8, r0
 8005c6e:	d0f2      	beq.n	8005c56 <floor+0x96>
 8005c70:	a30f      	add	r3, pc, #60	; (adr r3, 8005cb0 <floor+0xf0>)
 8005c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c76:	f7fa fa79 	bl	800016c <__adddf3>
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	f7fa febb 	bl	80009f8 <__aeabi_dcmpgt>
 8005c82:	2800      	cmp	r0, #0
 8005c84:	d0be      	beq.n	8005c04 <floor+0x44>
 8005c86:	2c00      	cmp	r4, #0
 8005c88:	da02      	bge.n	8005c90 <floor+0xd0>
 8005c8a:	2e14      	cmp	r6, #20
 8005c8c:	d103      	bne.n	8005c96 <floor+0xd6>
 8005c8e:	3401      	adds	r4, #1
 8005c90:	ea25 0508 	bic.w	r5, r5, r8
 8005c94:	e7b6      	b.n	8005c04 <floor+0x44>
 8005c96:	2301      	movs	r3, #1
 8005c98:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8005c9c:	fa03 f606 	lsl.w	r6, r3, r6
 8005ca0:	4435      	add	r5, r6
 8005ca2:	42bd      	cmp	r5, r7
 8005ca4:	bf38      	it	cc
 8005ca6:	18e4      	addcc	r4, r4, r3
 8005ca8:	e7f2      	b.n	8005c90 <floor+0xd0>
 8005caa:	2500      	movs	r5, #0
 8005cac:	462c      	mov	r4, r5
 8005cae:	e7a9      	b.n	8005c04 <floor+0x44>
 8005cb0:	8800759c 	.word	0x8800759c
 8005cb4:	7e37e43c 	.word	0x7e37e43c
 8005cb8:	bff00000 	.word	0xbff00000
 8005cbc:	000fffff 	.word	0x000fffff

08005cc0 <scalbn>:
 8005cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cc2:	f3c1 560a 	ubfx	r6, r1, #20, #11
 8005cc6:	4604      	mov	r4, r0
 8005cc8:	460d      	mov	r5, r1
 8005cca:	4617      	mov	r7, r2
 8005ccc:	460b      	mov	r3, r1
 8005cce:	b996      	cbnz	r6, 8005cf6 <scalbn+0x36>
 8005cd0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005cd4:	4303      	orrs	r3, r0
 8005cd6:	d039      	beq.n	8005d4c <scalbn+0x8c>
 8005cd8:	4b35      	ldr	r3, [pc, #212]	; (8005db0 <scalbn+0xf0>)
 8005cda:	2200      	movs	r2, #0
 8005cdc:	f7fa fbfc 	bl	80004d8 <__aeabi_dmul>
 8005ce0:	4b34      	ldr	r3, [pc, #208]	; (8005db4 <scalbn+0xf4>)
 8005ce2:	4604      	mov	r4, r0
 8005ce4:	429f      	cmp	r7, r3
 8005ce6:	460d      	mov	r5, r1
 8005ce8:	da0f      	bge.n	8005d0a <scalbn+0x4a>
 8005cea:	a32d      	add	r3, pc, #180	; (adr r3, 8005da0 <scalbn+0xe0>)
 8005cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cf0:	f7fa fbf2 	bl	80004d8 <__aeabi_dmul>
 8005cf4:	e006      	b.n	8005d04 <scalbn+0x44>
 8005cf6:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8005cfa:	4296      	cmp	r6, r2
 8005cfc:	d10a      	bne.n	8005d14 <scalbn+0x54>
 8005cfe:	4602      	mov	r2, r0
 8005d00:	f7fa fa34 	bl	800016c <__adddf3>
 8005d04:	4604      	mov	r4, r0
 8005d06:	460d      	mov	r5, r1
 8005d08:	e020      	b.n	8005d4c <scalbn+0x8c>
 8005d0a:	460b      	mov	r3, r1
 8005d0c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8005d10:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 8005d14:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8005d18:	19b9      	adds	r1, r7, r6
 8005d1a:	4291      	cmp	r1, r2
 8005d1c:	dd0e      	ble.n	8005d3c <scalbn+0x7c>
 8005d1e:	a322      	add	r3, pc, #136	; (adr r3, 8005da8 <scalbn+0xe8>)
 8005d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d24:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8005d28:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 8005d2c:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8005d30:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8005d34:	4820      	ldr	r0, [pc, #128]	; (8005db8 <scalbn+0xf8>)
 8005d36:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 8005d3a:	e7d9      	b.n	8005cf0 <scalbn+0x30>
 8005d3c:	2900      	cmp	r1, #0
 8005d3e:	dd08      	ble.n	8005d52 <scalbn+0x92>
 8005d40:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005d44:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005d48:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8005d4c:	4620      	mov	r0, r4
 8005d4e:	4629      	mov	r1, r5
 8005d50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d52:	f111 0f35 	cmn.w	r1, #53	; 0x35
 8005d56:	da16      	bge.n	8005d86 <scalbn+0xc6>
 8005d58:	f24c 3350 	movw	r3, #50000	; 0xc350
 8005d5c:	429f      	cmp	r7, r3
 8005d5e:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 8005d62:	dd08      	ble.n	8005d76 <scalbn+0xb6>
 8005d64:	4c15      	ldr	r4, [pc, #84]	; (8005dbc <scalbn+0xfc>)
 8005d66:	4814      	ldr	r0, [pc, #80]	; (8005db8 <scalbn+0xf8>)
 8005d68:	f363 74df 	bfi	r4, r3, #31, #1
 8005d6c:	a30e      	add	r3, pc, #56	; (adr r3, 8005da8 <scalbn+0xe8>)
 8005d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d72:	4621      	mov	r1, r4
 8005d74:	e7bc      	b.n	8005cf0 <scalbn+0x30>
 8005d76:	4c12      	ldr	r4, [pc, #72]	; (8005dc0 <scalbn+0x100>)
 8005d78:	4812      	ldr	r0, [pc, #72]	; (8005dc4 <scalbn+0x104>)
 8005d7a:	f363 74df 	bfi	r4, r3, #31, #1
 8005d7e:	a308      	add	r3, pc, #32	; (adr r3, 8005da0 <scalbn+0xe0>)
 8005d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d84:	e7f5      	b.n	8005d72 <scalbn+0xb2>
 8005d86:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005d8a:	3136      	adds	r1, #54	; 0x36
 8005d8c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005d90:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8005d94:	4620      	mov	r0, r4
 8005d96:	4629      	mov	r1, r5
 8005d98:	2200      	movs	r2, #0
 8005d9a:	4b0b      	ldr	r3, [pc, #44]	; (8005dc8 <scalbn+0x108>)
 8005d9c:	e7a8      	b.n	8005cf0 <scalbn+0x30>
 8005d9e:	bf00      	nop
 8005da0:	c2f8f359 	.word	0xc2f8f359
 8005da4:	01a56e1f 	.word	0x01a56e1f
 8005da8:	8800759c 	.word	0x8800759c
 8005dac:	7e37e43c 	.word	0x7e37e43c
 8005db0:	43500000 	.word	0x43500000
 8005db4:	ffff3cb0 	.word	0xffff3cb0
 8005db8:	8800759c 	.word	0x8800759c
 8005dbc:	7e37e43c 	.word	0x7e37e43c
 8005dc0:	01a56e1f 	.word	0x01a56e1f
 8005dc4:	c2f8f359 	.word	0xc2f8f359
 8005dc8:	3c900000 	.word	0x3c900000

08005dcc <fabsf>:
 8005dcc:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005dd0:	4770      	bx	lr
	...

08005dd4 <floorf>:
 8005dd4:	b570      	push	{r4, r5, r6, lr}
 8005dd6:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 8005dda:	3d7f      	subs	r5, #127	; 0x7f
 8005ddc:	2d16      	cmp	r5, #22
 8005dde:	4601      	mov	r1, r0
 8005de0:	4604      	mov	r4, r0
 8005de2:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 8005de6:	dc26      	bgt.n	8005e36 <floorf+0x62>
 8005de8:	2d00      	cmp	r5, #0
 8005dea:	da0e      	bge.n	8005e0a <floorf+0x36>
 8005dec:	4917      	ldr	r1, [pc, #92]	; (8005e4c <floorf+0x78>)
 8005dee:	f7fa fe8b 	bl	8000b08 <__addsf3>
 8005df2:	2100      	movs	r1, #0
 8005df4:	f7fb f94c 	bl	8001090 <__aeabi_fcmpgt>
 8005df8:	b128      	cbz	r0, 8005e06 <floorf+0x32>
 8005dfa:	2c00      	cmp	r4, #0
 8005dfc:	da23      	bge.n	8005e46 <floorf+0x72>
 8005dfe:	4b14      	ldr	r3, [pc, #80]	; (8005e50 <floorf+0x7c>)
 8005e00:	2e00      	cmp	r6, #0
 8005e02:	bf18      	it	ne
 8005e04:	461c      	movne	r4, r3
 8005e06:	4621      	mov	r1, r4
 8005e08:	e01b      	b.n	8005e42 <floorf+0x6e>
 8005e0a:	4e12      	ldr	r6, [pc, #72]	; (8005e54 <floorf+0x80>)
 8005e0c:	412e      	asrs	r6, r5
 8005e0e:	4230      	tst	r0, r6
 8005e10:	d017      	beq.n	8005e42 <floorf+0x6e>
 8005e12:	490e      	ldr	r1, [pc, #56]	; (8005e4c <floorf+0x78>)
 8005e14:	f7fa fe78 	bl	8000b08 <__addsf3>
 8005e18:	2100      	movs	r1, #0
 8005e1a:	f7fb f939 	bl	8001090 <__aeabi_fcmpgt>
 8005e1e:	2800      	cmp	r0, #0
 8005e20:	d0f1      	beq.n	8005e06 <floorf+0x32>
 8005e22:	2c00      	cmp	r4, #0
 8005e24:	bfbe      	ittt	lt
 8005e26:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 8005e2a:	fa43 f505 	asrlt.w	r5, r3, r5
 8005e2e:	1964      	addlt	r4, r4, r5
 8005e30:	ea24 0406 	bic.w	r4, r4, r6
 8005e34:	e7e7      	b.n	8005e06 <floorf+0x32>
 8005e36:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8005e3a:	d302      	bcc.n	8005e42 <floorf+0x6e>
 8005e3c:	f7fa fe64 	bl	8000b08 <__addsf3>
 8005e40:	4601      	mov	r1, r0
 8005e42:	4608      	mov	r0, r1
 8005e44:	bd70      	pop	{r4, r5, r6, pc}
 8005e46:	2400      	movs	r4, #0
 8005e48:	e7dd      	b.n	8005e06 <floorf+0x32>
 8005e4a:	bf00      	nop
 8005e4c:	7149f2ca 	.word	0x7149f2ca
 8005e50:	bf800000 	.word	0xbf800000
 8005e54:	007fffff 	.word	0x007fffff

08005e58 <scalbnf>:
 8005e58:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8005e5c:	b538      	push	{r3, r4, r5, lr}
 8005e5e:	4603      	mov	r3, r0
 8005e60:	460d      	mov	r5, r1
 8005e62:	4604      	mov	r4, r0
 8005e64:	d02a      	beq.n	8005ebc <scalbnf+0x64>
 8005e66:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8005e6a:	d304      	bcc.n	8005e76 <scalbnf+0x1e>
 8005e6c:	4601      	mov	r1, r0
 8005e6e:	f7fa fe4b 	bl	8000b08 <__addsf3>
 8005e72:	4603      	mov	r3, r0
 8005e74:	e022      	b.n	8005ebc <scalbnf+0x64>
 8005e76:	f010 4fff 	tst.w	r0, #2139095040	; 0x7f800000
 8005e7a:	d117      	bne.n	8005eac <scalbnf+0x54>
 8005e7c:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 8005e80:	f7fa ff4a 	bl	8000d18 <__aeabi_fmul>
 8005e84:	4a17      	ldr	r2, [pc, #92]	; (8005ee4 <scalbnf+0x8c>)
 8005e86:	4603      	mov	r3, r0
 8005e88:	4295      	cmp	r5, r2
 8005e8a:	db0b      	blt.n	8005ea4 <scalbnf+0x4c>
 8005e8c:	4604      	mov	r4, r0
 8005e8e:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8005e92:	3a19      	subs	r2, #25
 8005e94:	442a      	add	r2, r5
 8005e96:	2afe      	cmp	r2, #254	; 0xfe
 8005e98:	dd0a      	ble.n	8005eb0 <scalbnf+0x58>
 8005e9a:	4913      	ldr	r1, [pc, #76]	; (8005ee8 <scalbnf+0x90>)
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	f361 001e 	bfi	r0, r1, #0, #31
 8005ea2:	e000      	b.n	8005ea6 <scalbnf+0x4e>
 8005ea4:	4911      	ldr	r1, [pc, #68]	; (8005eec <scalbnf+0x94>)
 8005ea6:	f7fa ff37 	bl	8000d18 <__aeabi_fmul>
 8005eaa:	e7e2      	b.n	8005e72 <scalbnf+0x1a>
 8005eac:	0dd2      	lsrs	r2, r2, #23
 8005eae:	e7f1      	b.n	8005e94 <scalbnf+0x3c>
 8005eb0:	2a00      	cmp	r2, #0
 8005eb2:	dd05      	ble.n	8005ec0 <scalbnf+0x68>
 8005eb4:	f024 40ff 	bic.w	r0, r4, #2139095040	; 0x7f800000
 8005eb8:	ea40 53c2 	orr.w	r3, r0, r2, lsl #23
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	bd38      	pop	{r3, r4, r5, pc}
 8005ec0:	f112 0f16 	cmn.w	r2, #22
 8005ec4:	da05      	bge.n	8005ed2 <scalbnf+0x7a>
 8005ec6:	f24c 3250 	movw	r2, #50000	; 0xc350
 8005eca:	4295      	cmp	r5, r2
 8005ecc:	dce5      	bgt.n	8005e9a <scalbnf+0x42>
 8005ece:	4907      	ldr	r1, [pc, #28]	; (8005eec <scalbnf+0x94>)
 8005ed0:	e7e4      	b.n	8005e9c <scalbnf+0x44>
 8005ed2:	3219      	adds	r2, #25
 8005ed4:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 8005ed8:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 8005edc:	ea44 50c2 	orr.w	r0, r4, r2, lsl #23
 8005ee0:	e7e1      	b.n	8005ea6 <scalbnf+0x4e>
 8005ee2:	bf00      	nop
 8005ee4:	ffff3cb0 	.word	0xffff3cb0
 8005ee8:	7149f2ca 	.word	0x7149f2ca
 8005eec:	0da24260 	.word	0x0da24260

08005ef0 <_init>:
 8005ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ef2:	bf00      	nop
 8005ef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ef6:	bc08      	pop	{r3}
 8005ef8:	469e      	mov	lr, r3
 8005efa:	4770      	bx	lr

08005efc <_fini>:
 8005efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005efe:	bf00      	nop
 8005f00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f02:	bc08      	pop	{r3}
 8005f04:	469e      	mov	lr, r3
 8005f06:	4770      	bx	lr
