{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 20:57:44 2013 " "Info: Processing started: Wed Apr 03 20:57:44 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU_Test_Sim -c CPU_Test_Sim " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU_Test_Sim -c CPU_Test_Sim" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU_Test_Sim EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"CPU_Test_Sim\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 1996 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 1997 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 1998 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "209 209 " "Critical Warning: No exact pin location assignment(s) for 209 pins of 209 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[0\] " "Info: Pin outA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[0] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 499 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[1\] " "Info: Pin outA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[1] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 500 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[2\] " "Info: Pin outA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[2] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 501 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[3\] " "Info: Pin outA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[3] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 502 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[4\] " "Info: Pin outA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[4] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 503 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[5\] " "Info: Pin outA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[5] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 504 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[6\] " "Info: Pin outA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[6] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 505 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[7\] " "Info: Pin outA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[7] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 506 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[8\] " "Info: Pin outA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[8] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 507 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[9\] " "Info: Pin outA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[9] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 508 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[10\] " "Info: Pin outA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[10] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 509 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[11\] " "Info: Pin outA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[11] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 510 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[12\] " "Info: Pin outA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[12] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 511 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[13\] " "Info: Pin outA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[13] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 512 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[14\] " "Info: Pin outA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[14] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 513 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[15\] " "Info: Pin outA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[15] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 514 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[16\] " "Info: Pin outA\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[16] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 515 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[17\] " "Info: Pin outA\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[17] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 516 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[18\] " "Info: Pin outA\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[18] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 517 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[19\] " "Info: Pin outA\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[19] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 518 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[20\] " "Info: Pin outA\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[20] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 519 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[21\] " "Info: Pin outA\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[21] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 520 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[22\] " "Info: Pin outA\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[22] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 521 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[23\] " "Info: Pin outA\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[23] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 522 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[24\] " "Info: Pin outA\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[24] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 523 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[25\] " "Info: Pin outA\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[25] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 524 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[26\] " "Info: Pin outA\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[26] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 525 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[27\] " "Info: Pin outA\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[27] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 526 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[28\] " "Info: Pin outA\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[28] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 527 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[29\] " "Info: Pin outA\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[29] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 528 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[30\] " "Info: Pin outA\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[30] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 529 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[31\] " "Info: Pin outA\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outA[31] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outA[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 530 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[0\] " "Info: Pin outB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[0] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 531 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[1\] " "Info: Pin outB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[1] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 532 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[2\] " "Info: Pin outB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[2] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 533 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[3\] " "Info: Pin outB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[3] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 534 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[4\] " "Info: Pin outB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[4] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 535 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[5\] " "Info: Pin outB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[5] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 536 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[6\] " "Info: Pin outB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[6] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 537 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[7\] " "Info: Pin outB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[7] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 538 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[8\] " "Info: Pin outB\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[8] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 539 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[9\] " "Info: Pin outB\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[9] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 540 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[10\] " "Info: Pin outB\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[10] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 541 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[11\] " "Info: Pin outB\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[11] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 542 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[12\] " "Info: Pin outB\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[12] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 543 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[13\] " "Info: Pin outB\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[13] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 544 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[14\] " "Info: Pin outB\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[14] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 545 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[15\] " "Info: Pin outB\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[15] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 546 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[16\] " "Info: Pin outB\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[16] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 547 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[17\] " "Info: Pin outB\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[17] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 548 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[18\] " "Info: Pin outB\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[18] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 549 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[19\] " "Info: Pin outB\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[19] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 550 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[20\] " "Info: Pin outB\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[20] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 551 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[21\] " "Info: Pin outB\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[21] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 552 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[22\] " "Info: Pin outB\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[22] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 553 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[23\] " "Info: Pin outB\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[23] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 554 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[24\] " "Info: Pin outB\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[24] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 555 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[25\] " "Info: Pin outB\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[25] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 556 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[26\] " "Info: Pin outB\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[26] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 557 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[27\] " "Info: Pin outB\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[27] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 558 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[28\] " "Info: Pin outB\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[28] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 559 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[29\] " "Info: Pin outB\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[29] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 560 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[30\] " "Info: Pin outB\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[30] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 561 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[31\] " "Info: Pin outB\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outB[31] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outB[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 562 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outC " "Info: Pin outC not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outC } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 13 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 703 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outZ " "Info: Pin outZ not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outZ } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 13 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 704 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[0\] " "Info: Pin outIR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[0] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 563 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[1\] " "Info: Pin outIR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[1] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 564 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[2\] " "Info: Pin outIR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[2] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 565 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[3\] " "Info: Pin outIR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[3] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 566 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[4\] " "Info: Pin outIR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[4] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 567 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[5\] " "Info: Pin outIR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[5] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 568 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[6\] " "Info: Pin outIR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[6] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 569 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[7\] " "Info: Pin outIR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[7] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 570 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[8\] " "Info: Pin outIR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[8] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 571 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[9\] " "Info: Pin outIR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[9] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 572 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[10\] " "Info: Pin outIR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[10] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 573 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[11\] " "Info: Pin outIR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[11] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 574 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[12\] " "Info: Pin outIR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[12] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 575 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[13\] " "Info: Pin outIR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[13] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 576 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[14\] " "Info: Pin outIR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[14] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 577 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[15\] " "Info: Pin outIR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[15] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 578 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[16\] " "Info: Pin outIR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[16] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 579 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[17\] " "Info: Pin outIR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[17] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 580 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[18\] " "Info: Pin outIR\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[18] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 581 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[19\] " "Info: Pin outIR\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[19] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 582 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[20\] " "Info: Pin outIR\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[20] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 583 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[21\] " "Info: Pin outIR\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[21] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 584 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[22\] " "Info: Pin outIR\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[22] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 585 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[23\] " "Info: Pin outIR\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[23] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 586 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[24\] " "Info: Pin outIR\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[24] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 587 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[25\] " "Info: Pin outIR\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[25] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 588 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[26\] " "Info: Pin outIR\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[26] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 589 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[27\] " "Info: Pin outIR\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[27] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 590 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[28\] " "Info: Pin outIR\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[28] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 591 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[29\] " "Info: Pin outIR\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[29] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 592 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[30\] " "Info: Pin outIR\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[30] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 593 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[31\] " "Info: Pin outIR\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outIR[31] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outIR[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 594 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[0\] " "Info: Pin outPC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[0] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 595 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[1\] " "Info: Pin outPC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[1] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 596 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[2\] " "Info: Pin outPC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[2] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 597 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[3\] " "Info: Pin outPC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[3] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 598 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[4\] " "Info: Pin outPC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[4] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 599 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[5\] " "Info: Pin outPC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[5] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 600 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[6\] " "Info: Pin outPC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[6] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 601 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[7\] " "Info: Pin outPC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[7] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 602 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[8\] " "Info: Pin outPC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[8] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 603 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[9\] " "Info: Pin outPC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[9] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 604 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[10\] " "Info: Pin outPC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[10] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 605 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[11\] " "Info: Pin outPC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[11] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 606 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[12\] " "Info: Pin outPC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[12] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 607 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[13\] " "Info: Pin outPC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[13] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 608 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[14\] " "Info: Pin outPC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[14] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 609 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[15\] " "Info: Pin outPC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[15] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 610 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[16\] " "Info: Pin outPC\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[16] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 611 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[17\] " "Info: Pin outPC\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[17] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 612 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[18\] " "Info: Pin outPC\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[18] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 613 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[19\] " "Info: Pin outPC\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[19] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 614 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[20\] " "Info: Pin outPC\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[20] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 615 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[21\] " "Info: Pin outPC\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[21] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 616 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[22\] " "Info: Pin outPC\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[22] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 617 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[23\] " "Info: Pin outPC\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[23] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 618 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[24\] " "Info: Pin outPC\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[24] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 619 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[25\] " "Info: Pin outPC\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[25] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 620 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[26\] " "Info: Pin outPC\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[26] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 621 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[27\] " "Info: Pin outPC\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[27] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 622 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[28\] " "Info: Pin outPC\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[28] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 623 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[29\] " "Info: Pin outPC\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[29] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 624 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[30\] " "Info: Pin outPC\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[30] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 625 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[31\] " "Info: Pin outPC\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { outPC[31] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 626 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrOut\[0\] " "Info: Pin addrOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addrOut[0] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addrOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 627 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrOut\[1\] " "Info: Pin addrOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addrOut[1] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addrOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 628 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrOut\[2\] " "Info: Pin addrOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addrOut[2] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addrOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 629 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrOut\[3\] " "Info: Pin addrOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addrOut[3] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addrOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 630 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrOut\[4\] " "Info: Pin addrOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addrOut[4] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addrOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 631 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrOut\[5\] " "Info: Pin addrOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addrOut[5] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addrOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 632 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wEn " "Info: Pin wEn not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { wEn } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 19 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { wEn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 705 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[0\] " "Info: Pin memDataOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[0] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 633 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[1\] " "Info: Pin memDataOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[1] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 634 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[2\] " "Info: Pin memDataOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[2] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 635 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[3\] " "Info: Pin memDataOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[3] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 636 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[4\] " "Info: Pin memDataOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[4] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 637 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[5\] " "Info: Pin memDataOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[5] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 638 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[6\] " "Info: Pin memDataOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[6] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 639 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[7\] " "Info: Pin memDataOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[7] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 640 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[8\] " "Info: Pin memDataOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[8] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 641 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[9\] " "Info: Pin memDataOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[9] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 642 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[10\] " "Info: Pin memDataOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[10] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 643 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[11\] " "Info: Pin memDataOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[11] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 644 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[12\] " "Info: Pin memDataOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[12] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 645 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[13\] " "Info: Pin memDataOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[13] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 646 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[14\] " "Info: Pin memDataOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[14] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 647 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[15\] " "Info: Pin memDataOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[15] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 648 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[16\] " "Info: Pin memDataOut\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[16] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 649 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[17\] " "Info: Pin memDataOut\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[17] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 650 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[18\] " "Info: Pin memDataOut\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[18] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 651 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[19\] " "Info: Pin memDataOut\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[19] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 652 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[20\] " "Info: Pin memDataOut\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[20] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 653 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[21\] " "Info: Pin memDataOut\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[21] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 654 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[22\] " "Info: Pin memDataOut\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[22] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 655 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[23\] " "Info: Pin memDataOut\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[23] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 656 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[24\] " "Info: Pin memDataOut\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[24] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 657 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[25\] " "Info: Pin memDataOut\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[25] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 658 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[26\] " "Info: Pin memDataOut\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[26] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 659 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[27\] " "Info: Pin memDataOut\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[27] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 660 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[28\] " "Info: Pin memDataOut\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[28] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 661 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[29\] " "Info: Pin memDataOut\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[29] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 662 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[30\] " "Info: Pin memDataOut\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[30] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 663 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[31\] " "Info: Pin memDataOut\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataOut[31] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 664 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[0\] " "Info: Pin memDataIn\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[0] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 665 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[1\] " "Info: Pin memDataIn\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[1] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 666 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[2\] " "Info: Pin memDataIn\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[2] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 667 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[3\] " "Info: Pin memDataIn\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[3] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 668 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[4\] " "Info: Pin memDataIn\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[4] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 669 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[5\] " "Info: Pin memDataIn\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[5] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 670 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[6\] " "Info: Pin memDataIn\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[6] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 671 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[7\] " "Info: Pin memDataIn\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[7] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 672 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[8\] " "Info: Pin memDataIn\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[8] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 673 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[9\] " "Info: Pin memDataIn\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[9] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 674 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[10\] " "Info: Pin memDataIn\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[10] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 675 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[11\] " "Info: Pin memDataIn\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[11] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 676 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[12\] " "Info: Pin memDataIn\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[12] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 677 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[13\] " "Info: Pin memDataIn\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[13] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 678 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[14\] " "Info: Pin memDataIn\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[14] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 679 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[15\] " "Info: Pin memDataIn\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[15] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 680 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[16\] " "Info: Pin memDataIn\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[16] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 681 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[17\] " "Info: Pin memDataIn\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[17] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 682 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[18\] " "Info: Pin memDataIn\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[18] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 683 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[19\] " "Info: Pin memDataIn\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[19] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 684 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[20\] " "Info: Pin memDataIn\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[20] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 685 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[21\] " "Info: Pin memDataIn\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[21] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 686 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[22\] " "Info: Pin memDataIn\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[22] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 687 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[23\] " "Info: Pin memDataIn\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[23] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 688 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[24\] " "Info: Pin memDataIn\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[24] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 689 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[25\] " "Info: Pin memDataIn\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[25] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 690 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[26\] " "Info: Pin memDataIn\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[26] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 691 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[27\] " "Info: Pin memDataIn\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[27] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 692 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[28\] " "Info: Pin memDataIn\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[28] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 693 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[29\] " "Info: Pin memDataIn\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[29] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 694 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[30\] " "Info: Pin memDataIn\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[30] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 695 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[31\] " "Info: Pin memDataIn\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memDataIn[31] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memDataIn[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 696 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T_Info\[0\] " "Info: Pin T_Info\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { T_Info[0] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 24 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { T_Info[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 697 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T_Info\[1\] " "Info: Pin T_Info\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { T_Info[1] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 24 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { T_Info[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 698 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T_Info\[2\] " "Info: Pin T_Info\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { T_Info[2] } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 24 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { T_Info[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 699 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wen_mem " "Info: Pin wen_mem not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { wen_mem } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 27 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { wen_mem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 706 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_mem " "Info: Pin en_mem not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { en_mem } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 27 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { en_mem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 707 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpuClk " "Info: Pin cpuClk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cpuClk } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 7 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpuClk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 700 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memClk " "Info: Pin memClk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memClk } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memClk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 701 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rst } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 702 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpuClk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node cpuClk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[0\] " "Info: Destination node cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[0\]" {  } { { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:path|Register_IR:IR|Q2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 223 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[1\] " "Info: Destination node cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[1\]" {  } { { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:path|Register_IR:IR|Q2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 224 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[2\] " "Info: Destination node cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[2\]" {  } { { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:path|Register_IR:IR|Q2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 225 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[3\] " "Info: Destination node cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[3\]" {  } { { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:path|Register_IR:IR|Q2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 226 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[4\] " "Info: Destination node cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[4\]" {  } { { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:path|Register_IR:IR|Q2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 227 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[5\] " "Info: Destination node cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[5\]" {  } { { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:path|Register_IR:IR|Q2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 228 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[6\] " "Info: Destination node cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[6\]" {  } { { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:path|Register_IR:IR|Q2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 229 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[7\] " "Info: Destination node cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[7\]" {  } { { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:path|Register_IR:IR|Q2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 230 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[8\] " "Info: Destination node cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[8\]" {  } { { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:path|Register_IR:IR|Q2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 231 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[9\] " "Info: Destination node cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[9\]" {  } { { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:path|Register_IR:IR|Q2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 232 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cpuClk } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 7 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpuClk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 700 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memClk (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node memClk (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24 " "Info: Destination node system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 540 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 450 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a25 " "Info: Destination node system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a25" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 561 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 451 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a26 " "Info: Destination node system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 582 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 452 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a27 " "Info: Destination node system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 603 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 453 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a28 " "Info: Destination node system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a28" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 624 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 454 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a29 " "Info: Destination node system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a29" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 645 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 455 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a30 " "Info: Destination node system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 666 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 456 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a31 " "Info: Destination node system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 687 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 457 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memClk } } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memClk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 701 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu1:main_processor\|control:control_unit\|PC_Mux~22  " "Info: Automatically promoted node cpu1:main_processor\|control:control_unit\|PC_Mux~22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:control_unit\|IM_MUX1 " "Info: Destination node cpu1:main_processor\|control:control_unit\|IM_MUX1" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 11 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:control_unit|IM_MUX1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 379 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:control_unit\|ALU_op\[1\] " "Info: Destination node cpu1:main_processor\|control:control_unit\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:control_unit|ALU_op[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 357 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:control_unit\|IM_MUX2\[1\] " "Info: Destination node cpu1:main_processor\|control:control_unit\|IM_MUX2\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:control_unit|IM_MUX2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 361 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:control_unit\|IM_MUX2\[0\] " "Info: Destination node cpu1:main_processor\|control:control_unit\|IM_MUX2\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:control_unit|IM_MUX2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 355 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Info: Destination node cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:control_unit|ALU_op[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 358 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:control_unit\|ALU_op\[2\] " "Info: Destination node cpu1:main_processor\|control:control_unit\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:control_unit|ALU_op[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 356 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:control_unit|PC_Mux~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 1274 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu1:main_processor\|control:control_unit\|REG_Mux~11  " "Info: Automatically promoted node cpu1:main_processor\|control:control_unit\|REG_Mux~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 11 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:control_unit|REG_Mux~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 1333 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu1:main_processor\|reset_circuit:reset\|Equal0~10  " "Info: Automatically promoted node cpu1:main_processor\|reset_circuit:reset\|Equal0~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 60 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|reset_circuit:reset|Equal0~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 1190 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu1:main_processor\|control:control_unit\|clr_A  " "Info: Automatically promoted node cpu1:main_processor\|control:control_unit\|clr_A " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:control_unit\|clr_A " "Info: Destination node cpu1:main_processor\|control:control_unit\|clr_A" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 17 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:control_unit|clr_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 372 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 17 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:control_unit|clr_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 372 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu1:main_processor\|control:control_unit\|clr_B  " "Info: Automatically promoted node cpu1:main_processor\|control:control_unit\|clr_B " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:control_unit\|clr_B " "Info: Destination node cpu1:main_processor\|control:control_unit\|clr_B" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 17 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:control_unit|clr_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 374 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 17 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:control_unit|clr_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 374 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i  " "Info: Automatically promoted node cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:control_unit\|process_0~3 " "Info: Destination node cpu1:main_processor\|control:control_unit\|process_0~3" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:control_unit|process_0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 951 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:control_unit\|PC_Mux~21 " "Info: Destination node cpu1:main_processor\|control:control_unit\|PC_Mux~21" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:control_unit|PC_Mux~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 961 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:control_unit\|process_0~4 " "Info: Destination node cpu1:main_processor\|control:control_unit\|process_0~4" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:control_unit|process_0~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 1135 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:control_unit\|process_0~5 " "Info: Destination node cpu1:main_processor\|control:control_unit\|process_0~5" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:control_unit|process_0~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 1137 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i~0 " "Info: Destination node cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i~0" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|reset_circuit:reset|Enable_PD_i~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 1163 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:control_unit\|PC_Mux~22 " "Info: Destination node cpu1:main_processor\|control:control_unit\|PC_Mux~22" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:control_unit|PC_Mux~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 1274 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:control_unit\|DATA_Mux\[0\]~4 " "Info: Destination node cpu1:main_processor\|control:control_unit\|DATA_Mux\[0\]~4" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:control_unit|DATA_Mux[0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 1275 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:control_unit\|clr_A~4 " "Info: Destination node cpu1:main_processor\|control:control_unit\|clr_A~4" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 17 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:control_unit|clr_A~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 1319 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:control_unit\|clr_A~5 " "Info: Destination node cpu1:main_processor\|control:control_unit\|clr_A~5" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 17 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:control_unit|clr_A~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 1320 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:control_unit\|PC_Mux~24 " "Info: Destination node cpu1:main_processor\|control:control_unit\|PC_Mux~24" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:control_unit|PC_Mux~24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 1322 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|reset_circuit:reset|Enable_PD_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/" 0 { } { { 0 { 0 ""} 0 422 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "207 unused 3.3V 1 206 0 " "Info: Number of I/O pins in group: 207 (unused VREF, 3.3V VCCIO, 1 input, 206 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "13.377 ns register register " "Info: Estimated most critical path is register to register delay of 13.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Cin 1 REG LAB_X17_Y26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X17_Y26; Fanout = 3; REG Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Cin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:path|ALU:ALUMap|Cin } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 0.565 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~16 2 COMB LAB_X17_Y26 2 " "Info: 2: + IC(0.145 ns) + CELL(0.420 ns) = 0.565 ns; Loc. = LAB_X17_Y26; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Cin cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~16 } "NODE_NAME" } } { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 1.130 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~17 3 COMB LAB_X17_Y26 2 " "Info: 3: + IC(0.145 ns) + CELL(0.420 ns) = 1.130 ns; Loc. = LAB_X17_Y26; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~16 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~17 } "NODE_NAME" } } { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 1.695 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~18 4 COMB LAB_X17_Y26 2 " "Info: 4: + IC(0.145 ns) + CELL(0.420 ns) = 1.695 ns; Loc. = LAB_X17_Y26; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~17 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~18 } "NODE_NAME" } } { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 2.260 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~30 5 COMB LAB_X17_Y26 2 " "Info: 5: + IC(0.415 ns) + CELL(0.150 ns) = 2.260 ns; Loc. = LAB_X17_Y26; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~18 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~30 } "NODE_NAME" } } { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 2.825 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~31 6 COMB LAB_X17_Y26 3 " "Info: 6: + IC(0.415 ns) + CELL(0.150 ns) = 2.825 ns; Loc. = LAB_X17_Y26; Fanout = 3; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~30 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~31 } "NODE_NAME" } } { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 3.390 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~32 7 COMB LAB_X17_Y26 1 " "Info: 7: + IC(0.415 ns) + CELL(0.150 ns) = 3.390 ns; Loc. = LAB_X17_Y26; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~32'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~31 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~32 } "NODE_NAME" } } { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 3.955 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~33 8 COMB LAB_X17_Y26 2 " "Info: 8: + IC(0.415 ns) + CELL(0.150 ns) = 3.955 ns; Loc. = LAB_X17_Y26; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~32 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~33 } "NODE_NAME" } } { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 4.520 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~19 9 COMB LAB_X17_Y26 3 " "Info: 9: + IC(0.415 ns) + CELL(0.150 ns) = 4.520 ns; Loc. = LAB_X17_Y26; Fanout = 3; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~33 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~19 } "NODE_NAME" } } { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 5.085 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~34 10 COMB LAB_X17_Y26 2 " "Info: 10: + IC(0.415 ns) + CELL(0.150 ns) = 5.085 ns; Loc. = LAB_X17_Y26; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~19 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~34 } "NODE_NAME" } } { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 5.650 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~21 11 COMB LAB_X17_Y26 2 " "Info: 11: + IC(0.415 ns) + CELL(0.150 ns) = 5.650 ns; Loc. = LAB_X17_Y26; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~34 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~21 } "NODE_NAME" } } { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 6.215 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~22 12 COMB LAB_X17_Y26 3 " "Info: 12: + IC(0.415 ns) + CELL(0.150 ns) = 6.215 ns; Loc. = LAB_X17_Y26; Fanout = 3; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~21 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~22 } "NODE_NAME" } } { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 6.780 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~23 13 COMB LAB_X17_Y26 2 " "Info: 13: + IC(0.415 ns) + CELL(0.150 ns) = 6.780 ns; Loc. = LAB_X17_Y26; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~22 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~23 } "NODE_NAME" } } { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.150 ns) 7.832 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~24 14 COMB LAB_X18_Y24 3 " "Info: 14: + IC(0.902 ns) + CELL(0.150 ns) = 7.832 ns; Loc. = LAB_X18_Y24; Fanout = 3; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~23 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~24 } "NODE_NAME" } } { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 8.397 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~25 15 COMB LAB_X18_Y24 4 " "Info: 15: + IC(0.415 ns) + CELL(0.150 ns) = 8.397 ns; Loc. = LAB_X18_Y24; Fanout = 4; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~24 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~25 } "NODE_NAME" } } { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 8.962 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~26 16 COMB LAB_X18_Y24 4 " "Info: 16: + IC(0.415 ns) + CELL(0.150 ns) = 8.962 ns; Loc. = LAB_X18_Y24; Fanout = 4; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~25 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~26 } "NODE_NAME" } } { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 9.527 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~27 17 COMB LAB_X18_Y24 4 " "Info: 17: + IC(0.415 ns) + CELL(0.150 ns) = 9.527 ns; Loc. = LAB_X18_Y24; Fanout = 4; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~26 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~27 } "NODE_NAME" } } { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 10.092 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~28 18 COMB LAB_X18_Y24 4 " "Info: 18: + IC(0.415 ns) + CELL(0.150 ns) = 10.092 ns; Loc. = LAB_X18_Y24; Fanout = 4; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~27 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~28 } "NODE_NAME" } } { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 10.657 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~29 19 COMB LAB_X18_Y24 4 " "Info: 19: + IC(0.415 ns) + CELL(0.150 ns) = 10.657 ns; Loc. = LAB_X18_Y24; Fanout = 4; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~28 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~29 } "NODE_NAME" } } { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.150 ns) 11.684 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|sum\[31\] 20 COMB LAB_X14_Y24 1 " "Info: 20: + IC(0.877 ns) + CELL(0.150 ns) = 11.684 ns; Loc. = LAB_X14_Y24; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|sum\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~29 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|sum[31] } "NODE_NAME" } } { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 12.248 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux1~2 21 COMB LAB_X14_Y24 1 " "Info: 21: + IC(0.145 ns) + CELL(0.419 ns) = 12.248 ns; Loc. = LAB_X14_Y24; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux1~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|sum[31] cpu1:main_processor|datapath:path|ALU:ALUMap|Mux1~2 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 12.813 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux1~3 22 COMB LAB_X14_Y24 1 " "Info: 22: + IC(0.145 ns) + CELL(0.420 ns) = 12.813 ns; Loc. = LAB_X14_Y24; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux1~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Mux1~2 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux1~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 13.377 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[31\] 23 REG LAB_X14_Y24 2 " "Info: 23: + IC(0.145 ns) + CELL(0.419 ns) = 13.377 ns; Loc. = LAB_X14_Y24; Fanout = 2; REG Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Mux1~3 cpu1:main_processor|datapath:path|ALU:ALUMap|result2[31] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.918 ns ( 36.76 % ) " "Info: Total cell delay = 4.918 ns ( 36.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.459 ns ( 63.24 % ) " "Info: Total interconnect delay = 8.459 ns ( 63.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.377 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Cin cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~16 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~17 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~18 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~30 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~31 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~32 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~33 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~19 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~34 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~21 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~22 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~23 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~24 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~25 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~26 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~27 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~28 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|carry_in_internal~29 cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add|sum[31] cpu1:main_processor|datapath:path|ALU:ALUMap|Mux1~2 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux1~3 cpu1:main_processor|datapath:path|ALU:ALUMap|result2[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X11_Y24 X21_Y36 " "Info: Peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y24 to location X21_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "206 " "Warning: Found 206 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[0\] 0 " "Info: Pin \"outA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[1\] 0 " "Info: Pin \"outA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[2\] 0 " "Info: Pin \"outA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[3\] 0 " "Info: Pin \"outA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[4\] 0 " "Info: Pin \"outA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[5\] 0 " "Info: Pin \"outA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[6\] 0 " "Info: Pin \"outA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[7\] 0 " "Info: Pin \"outA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[8\] 0 " "Info: Pin \"outA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[9\] 0 " "Info: Pin \"outA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[10\] 0 " "Info: Pin \"outA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[11\] 0 " "Info: Pin \"outA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[12\] 0 " "Info: Pin \"outA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[13\] 0 " "Info: Pin \"outA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[14\] 0 " "Info: Pin \"outA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[15\] 0 " "Info: Pin \"outA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[16\] 0 " "Info: Pin \"outA\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[17\] 0 " "Info: Pin \"outA\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[18\] 0 " "Info: Pin \"outA\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[19\] 0 " "Info: Pin \"outA\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[20\] 0 " "Info: Pin \"outA\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[21\] 0 " "Info: Pin \"outA\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[22\] 0 " "Info: Pin \"outA\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[23\] 0 " "Info: Pin \"outA\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[24\] 0 " "Info: Pin \"outA\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[25\] 0 " "Info: Pin \"outA\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[26\] 0 " "Info: Pin \"outA\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[27\] 0 " "Info: Pin \"outA\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[28\] 0 " "Info: Pin \"outA\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[29\] 0 " "Info: Pin \"outA\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[30\] 0 " "Info: Pin \"outA\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[31\] 0 " "Info: Pin \"outA\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[0\] 0 " "Info: Pin \"outB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[1\] 0 " "Info: Pin \"outB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[2\] 0 " "Info: Pin \"outB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[3\] 0 " "Info: Pin \"outB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[4\] 0 " "Info: Pin \"outB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[5\] 0 " "Info: Pin \"outB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[6\] 0 " "Info: Pin \"outB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[7\] 0 " "Info: Pin \"outB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[8\] 0 " "Info: Pin \"outB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[9\] 0 " "Info: Pin \"outB\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[10\] 0 " "Info: Pin \"outB\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[11\] 0 " "Info: Pin \"outB\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[12\] 0 " "Info: Pin \"outB\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[13\] 0 " "Info: Pin \"outB\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[14\] 0 " "Info: Pin \"outB\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[15\] 0 " "Info: Pin \"outB\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[16\] 0 " "Info: Pin \"outB\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[17\] 0 " "Info: Pin \"outB\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[18\] 0 " "Info: Pin \"outB\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[19\] 0 " "Info: Pin \"outB\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[20\] 0 " "Info: Pin \"outB\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[21\] 0 " "Info: Pin \"outB\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[22\] 0 " "Info: Pin \"outB\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[23\] 0 " "Info: Pin \"outB\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[24\] 0 " "Info: Pin \"outB\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[25\] 0 " "Info: Pin \"outB\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[26\] 0 " "Info: Pin \"outB\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[27\] 0 " "Info: Pin \"outB\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[28\] 0 " "Info: Pin \"outB\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[29\] 0 " "Info: Pin \"outB\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[30\] 0 " "Info: Pin \"outB\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[31\] 0 " "Info: Pin \"outB\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outC 0 " "Info: Pin \"outC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outZ 0 " "Info: Pin \"outZ\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[0\] 0 " "Info: Pin \"outIR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[1\] 0 " "Info: Pin \"outIR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[2\] 0 " "Info: Pin \"outIR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[3\] 0 " "Info: Pin \"outIR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[4\] 0 " "Info: Pin \"outIR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[5\] 0 " "Info: Pin \"outIR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[6\] 0 " "Info: Pin \"outIR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[7\] 0 " "Info: Pin \"outIR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[8\] 0 " "Info: Pin \"outIR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[9\] 0 " "Info: Pin \"outIR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[10\] 0 " "Info: Pin \"outIR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[11\] 0 " "Info: Pin \"outIR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[12\] 0 " "Info: Pin \"outIR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[13\] 0 " "Info: Pin \"outIR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[14\] 0 " "Info: Pin \"outIR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[15\] 0 " "Info: Pin \"outIR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[16\] 0 " "Info: Pin \"outIR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[17\] 0 " "Info: Pin \"outIR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[18\] 0 " "Info: Pin \"outIR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[19\] 0 " "Info: Pin \"outIR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[20\] 0 " "Info: Pin \"outIR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[21\] 0 " "Info: Pin \"outIR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[22\] 0 " "Info: Pin \"outIR\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[23\] 0 " "Info: Pin \"outIR\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[24\] 0 " "Info: Pin \"outIR\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[25\] 0 " "Info: Pin \"outIR\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[26\] 0 " "Info: Pin \"outIR\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[27\] 0 " "Info: Pin \"outIR\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[28\] 0 " "Info: Pin \"outIR\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[29\] 0 " "Info: Pin \"outIR\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[30\] 0 " "Info: Pin \"outIR\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[31\] 0 " "Info: Pin \"outIR\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[0\] 0 " "Info: Pin \"outPC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[1\] 0 " "Info: Pin \"outPC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[2\] 0 " "Info: Pin \"outPC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[3\] 0 " "Info: Pin \"outPC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[4\] 0 " "Info: Pin \"outPC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[5\] 0 " "Info: Pin \"outPC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[6\] 0 " "Info: Pin \"outPC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[7\] 0 " "Info: Pin \"outPC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[8\] 0 " "Info: Pin \"outPC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[9\] 0 " "Info: Pin \"outPC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[10\] 0 " "Info: Pin \"outPC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[11\] 0 " "Info: Pin \"outPC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[12\] 0 " "Info: Pin \"outPC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[13\] 0 " "Info: Pin \"outPC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[14\] 0 " "Info: Pin \"outPC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[15\] 0 " "Info: Pin \"outPC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[16\] 0 " "Info: Pin \"outPC\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[17\] 0 " "Info: Pin \"outPC\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[18\] 0 " "Info: Pin \"outPC\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[19\] 0 " "Info: Pin \"outPC\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[20\] 0 " "Info: Pin \"outPC\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[21\] 0 " "Info: Pin \"outPC\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[22\] 0 " "Info: Pin \"outPC\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[23\] 0 " "Info: Pin \"outPC\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[24\] 0 " "Info: Pin \"outPC\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[25\] 0 " "Info: Pin \"outPC\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[26\] 0 " "Info: Pin \"outPC\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[27\] 0 " "Info: Pin \"outPC\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[28\] 0 " "Info: Pin \"outPC\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[29\] 0 " "Info: Pin \"outPC\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[30\] 0 " "Info: Pin \"outPC\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[31\] 0 " "Info: Pin \"outPC\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrOut\[0\] 0 " "Info: Pin \"addrOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrOut\[1\] 0 " "Info: Pin \"addrOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrOut\[2\] 0 " "Info: Pin \"addrOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrOut\[3\] 0 " "Info: Pin \"addrOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrOut\[4\] 0 " "Info: Pin \"addrOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrOut\[5\] 0 " "Info: Pin \"addrOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wEn 0 " "Info: Pin \"wEn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[0\] 0 " "Info: Pin \"memDataOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[1\] 0 " "Info: Pin \"memDataOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[2\] 0 " "Info: Pin \"memDataOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[3\] 0 " "Info: Pin \"memDataOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[4\] 0 " "Info: Pin \"memDataOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[5\] 0 " "Info: Pin \"memDataOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[6\] 0 " "Info: Pin \"memDataOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[7\] 0 " "Info: Pin \"memDataOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[8\] 0 " "Info: Pin \"memDataOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[9\] 0 " "Info: Pin \"memDataOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[10\] 0 " "Info: Pin \"memDataOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[11\] 0 " "Info: Pin \"memDataOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[12\] 0 " "Info: Pin \"memDataOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[13\] 0 " "Info: Pin \"memDataOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[14\] 0 " "Info: Pin \"memDataOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[15\] 0 " "Info: Pin \"memDataOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[16\] 0 " "Info: Pin \"memDataOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[17\] 0 " "Info: Pin \"memDataOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[18\] 0 " "Info: Pin \"memDataOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[19\] 0 " "Info: Pin \"memDataOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[20\] 0 " "Info: Pin \"memDataOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[21\] 0 " "Info: Pin \"memDataOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[22\] 0 " "Info: Pin \"memDataOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[23\] 0 " "Info: Pin \"memDataOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[24\] 0 " "Info: Pin \"memDataOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[25\] 0 " "Info: Pin \"memDataOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[26\] 0 " "Info: Pin \"memDataOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[27\] 0 " "Info: Pin \"memDataOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[28\] 0 " "Info: Pin \"memDataOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[29\] 0 " "Info: Pin \"memDataOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[30\] 0 " "Info: Pin \"memDataOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[31\] 0 " "Info: Pin \"memDataOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[0\] 0 " "Info: Pin \"memDataIn\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[1\] 0 " "Info: Pin \"memDataIn\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[2\] 0 " "Info: Pin \"memDataIn\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[3\] 0 " "Info: Pin \"memDataIn\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[4\] 0 " "Info: Pin \"memDataIn\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[5\] 0 " "Info: Pin \"memDataIn\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[6\] 0 " "Info: Pin \"memDataIn\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[7\] 0 " "Info: Pin \"memDataIn\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[8\] 0 " "Info: Pin \"memDataIn\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[9\] 0 " "Info: Pin \"memDataIn\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[10\] 0 " "Info: Pin \"memDataIn\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[11\] 0 " "Info: Pin \"memDataIn\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[12\] 0 " "Info: Pin \"memDataIn\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[13\] 0 " "Info: Pin \"memDataIn\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[14\] 0 " "Info: Pin \"memDataIn\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[15\] 0 " "Info: Pin \"memDataIn\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[16\] 0 " "Info: Pin \"memDataIn\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[17\] 0 " "Info: Pin \"memDataIn\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[18\] 0 " "Info: Pin \"memDataIn\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[19\] 0 " "Info: Pin \"memDataIn\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[20\] 0 " "Info: Pin \"memDataIn\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[21\] 0 " "Info: Pin \"memDataIn\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[22\] 0 " "Info: Pin \"memDataIn\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[23\] 0 " "Info: Pin \"memDataIn\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[24\] 0 " "Info: Pin \"memDataIn\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[25\] 0 " "Info: Pin \"memDataIn\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[26\] 0 " "Info: Pin \"memDataIn\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[27\] 0 " "Info: Pin \"memDataIn\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[28\] 0 " "Info: Pin \"memDataIn\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[29\] 0 " "Info: Pin \"memDataIn\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[30\] 0 " "Info: Pin \"memDataIn\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[31\] 0 " "Info: Pin \"memDataIn\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T_Info\[0\] 0 " "Info: Pin \"T_Info\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T_Info\[1\] 0 " "Info: Pin \"T_Info\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T_Info\[2\] 0 " "Info: Pin \"T_Info\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wen_mem 0 " "Info: Pin \"wen_mem\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "en_mem 0 " "Info: Pin \"en_mem\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 20:57:53 2013 " "Info: Processing ended: Wed Apr 03 20:57:53 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
