$comment
	File created using the following command:
		vcd file pencoder_8bit.msim.vcd -direction
$end
$date
	Sat Jun 14 12:42:45 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module pencoder_8bit_vlg_vec_tst $end
$var reg 8 ! Din [7:0] $end
$var wire 1 " Dout [2] $end
$var wire 1 # Dout [1] $end
$var wire 1 $ Dout [0] $end
$var wire 1 % valid $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - Dout[0]~output_o $end
$var wire 1 . Dout[1]~output_o $end
$var wire 1 / Dout[2]~output_o $end
$var wire 1 0 valid~output_o $end
$var wire 1 1 Din[6]~input_o $end
$var wire 1 2 Din[7]~input_o $end
$var wire 1 3 Din[5]~input_o $end
$var wire 1 4 Din[4]~input_o $end
$var wire 1 5 p0|WideOr0~0_combout $end
$var wire 1 6 Din[2]~input_o $end
$var wire 1 7 Din[3]~input_o $end
$var wire 1 8 Din[1]~input_o $end
$var wire 1 9 m0|c[0]~0_combout $end
$var wire 1 : m0|c[0]~1_combout $end
$var wire 1 ; valid~0_combout $end
$var wire 1 < m0|c[1]~2_combout $end
$var wire 1 = Din[0]~input_o $end
$var wire 1 > valid~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0$
0#
0"
0%
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
1;
0<
0=
0>
$end
#10000
b10000000 !
b11000000 !
11
12
0&
1<
1:
15
1.
1-
1/
1#
1$
1"
1>
10
1%
#20000
b1000000 !
b0 !
01
02
1&
0<
0:
05
0.
0-
0/
0#
0$
0"
0>
00
0%
#30000
b100000 !
b110000 !
14
13
0&
15
1:
1/
1-
1"
1$
1>
10
1%
#40000
b10000 !
b0 !
04
03
1&
05
0:
0/
0-
0"
0$
0>
00
0%
#50000
b1 !
1=
0&
1>
10
1%
#60000
b0 !
0=
1&
0>
00
0%
#70000
b1000 !
b1100 !
16
17
0&
0;
19
1>
1<
1:
10
1.
1-
1%
1#
1$
#80000
b100 !
b0 !
06
07
1&
1;
09
0>
0<
0:
00
0.
0-
0%
0#
0$
#160000
