$comment
	File created using the following command:
		vcd file Part5.msim.vcd -direction
$end
$date
	Wed Nov 07 12:11:49 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Part5_vlg_vec_tst $end
$var reg 2 ! KEY [1:0] $end
$var reg 16 " SW [15:0] $end
$var wire 1 # HEX0 [6] $end
$var wire 1 $ HEX0 [5] $end
$var wire 1 % HEX0 [4] $end
$var wire 1 & HEX0 [3] $end
$var wire 1 ' HEX0 [2] $end
$var wire 1 ( HEX0 [1] $end
$var wire 1 ) HEX0 [0] $end
$var wire 1 * HEX1 [6] $end
$var wire 1 + HEX1 [5] $end
$var wire 1 , HEX1 [4] $end
$var wire 1 - HEX1 [3] $end
$var wire 1 . HEX1 [2] $end
$var wire 1 / HEX1 [1] $end
$var wire 1 0 HEX1 [0] $end
$var wire 1 1 HEX2 [6] $end
$var wire 1 2 HEX2 [5] $end
$var wire 1 3 HEX2 [4] $end
$var wire 1 4 HEX2 [3] $end
$var wire 1 5 HEX2 [2] $end
$var wire 1 6 HEX2 [1] $end
$var wire 1 7 HEX2 [0] $end
$var wire 1 8 HEX3 [6] $end
$var wire 1 9 HEX3 [5] $end
$var wire 1 : HEX3 [4] $end
$var wire 1 ; HEX3 [3] $end
$var wire 1 < HEX3 [2] $end
$var wire 1 = HEX3 [1] $end
$var wire 1 > HEX3 [0] $end
$var wire 1 ? HEX4 [6] $end
$var wire 1 @ HEX4 [5] $end
$var wire 1 A HEX4 [4] $end
$var wire 1 B HEX4 [3] $end
$var wire 1 C HEX4 [2] $end
$var wire 1 D HEX4 [1] $end
$var wire 1 E HEX4 [0] $end
$var wire 1 F HEX5 [6] $end
$var wire 1 G HEX5 [5] $end
$var wire 1 H HEX5 [4] $end
$var wire 1 I HEX5 [3] $end
$var wire 1 J HEX5 [2] $end
$var wire 1 K HEX5 [1] $end
$var wire 1 L HEX5 [0] $end
$var wire 1 M HEX6 [6] $end
$var wire 1 N HEX6 [5] $end
$var wire 1 O HEX6 [4] $end
$var wire 1 P HEX6 [3] $end
$var wire 1 Q HEX6 [2] $end
$var wire 1 R HEX6 [1] $end
$var wire 1 S HEX6 [0] $end
$var wire 1 T HEX7 [6] $end
$var wire 1 U HEX7 [5] $end
$var wire 1 V HEX7 [4] $end
$var wire 1 W HEX7 [3] $end
$var wire 1 X HEX7 [2] $end
$var wire 1 Y HEX7 [1] $end
$var wire 1 Z HEX7 [0] $end
$var wire 1 [ out [15] $end
$var wire 1 \ out [14] $end
$var wire 1 ] out [13] $end
$var wire 1 ^ out [12] $end
$var wire 1 _ out [11] $end
$var wire 1 ` out [10] $end
$var wire 1 a out [9] $end
$var wire 1 b out [8] $end
$var wire 1 c out [7] $end
$var wire 1 d out [6] $end
$var wire 1 e out [5] $end
$var wire 1 f out [4] $end
$var wire 1 g out [3] $end
$var wire 1 h out [2] $end
$var wire 1 i out [1] $end
$var wire 1 j out [0] $end

$scope module i1 $end
$var wire 1 k gnd $end
$var wire 1 l vcc $end
$var wire 1 m unknown $end
$var tri1 1 n devclrn $end
$var tri1 1 o devpor $end
$var tri1 1 p devoe $end
$var wire 1 q KEY[1]~input_o $end
$var wire 1 r ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 s KEY[0]~input_o $end
$var wire 1 t SW[0]~input_o $end
$var wire 1 u comb_3|comb_3|Q~combout $end
$var wire 1 v comb_3|comb_5|Q~combout $end
$var wire 1 w SW[1]~input_o $end
$var wire 1 x comb_4|comb_3|Q~combout $end
$var wire 1 y comb_4|comb_5|Q~combout $end
$var wire 1 z SW[2]~input_o $end
$var wire 1 { comb_5|comb_3|Q~combout $end
$var wire 1 | comb_5|comb_5|Q~combout $end
$var wire 1 } SW[3]~input_o $end
$var wire 1 ~ comb_6|comb_3|Q~combout $end
$var wire 1 !! comb_6|comb_5|Q~combout $end
$var wire 1 "! SW[4]~input_o $end
$var wire 1 #! comb_7|comb_3|Q~combout $end
$var wire 1 $! comb_7|comb_5|Q~combout $end
$var wire 1 %! SW[5]~input_o $end
$var wire 1 &! comb_8|comb_3|Q~combout $end
$var wire 1 '! comb_8|comb_5|Q~combout $end
$var wire 1 (! SW[6]~input_o $end
$var wire 1 )! comb_9|comb_3|Q~combout $end
$var wire 1 *! comb_9|comb_5|Q~combout $end
$var wire 1 +! SW[7]~input_o $end
$var wire 1 ,! comb_10|comb_3|Q~combout $end
$var wire 1 -! comb_10|comb_5|Q~combout $end
$var wire 1 .! SW[8]~input_o $end
$var wire 1 /! comb_11|comb_3|Q~combout $end
$var wire 1 0! comb_11|comb_5|Q~combout $end
$var wire 1 1! SW[9]~input_o $end
$var wire 1 2! comb_12|comb_3|Q~combout $end
$var wire 1 3! comb_12|comb_5|Q~combout $end
$var wire 1 4! SW[10]~input_o $end
$var wire 1 5! comb_13|comb_3|Q~combout $end
$var wire 1 6! comb_13|comb_5|Q~combout $end
$var wire 1 7! SW[11]~input_o $end
$var wire 1 8! comb_14|comb_3|Q~combout $end
$var wire 1 9! comb_14|comb_5|Q~combout $end
$var wire 1 :! SW[12]~input_o $end
$var wire 1 ;! comb_15|comb_3|Q~combout $end
$var wire 1 <! comb_15|comb_5|Q~combout $end
$var wire 1 =! SW[13]~input_o $end
$var wire 1 >! comb_16|comb_3|Q~combout $end
$var wire 1 ?! comb_16|comb_5|Q~combout $end
$var wire 1 @! SW[14]~input_o $end
$var wire 1 A! comb_17|comb_3|Q~combout $end
$var wire 1 B! comb_17|comb_5|Q~combout $end
$var wire 1 C! SW[15]~input_o $end
$var wire 1 D! comb_18|comb_3|Q~combout $end
$var wire 1 E! comb_18|comb_5|Q~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx0 !
b0 "
0)
0(
0'
0&
0%
0$
0#
00
0/
0.
0-
0,
0+
0*
07
06
05
04
03
02
01
0>
0=
0<
0;
0:
09
08
0E
0D
0C
0B
0A
0@
0?
0L
0K
0J
0I
0H
0G
0F
0S
0R
0Q
0P
0O
0N
0M
0Z
0Y
0X
0W
0V
0U
0T
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0k
1l
xm
1n
1o
1p
xq
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
$end
#2500
bx1 !
1s
#5000
b1 "
b11 "
b111 "
b1111 "
b11111 "
b111111 "
b1111111 "
b11111111 "
b111111111 "
b1111111111 "
b11111111111 "
b111111111111 "
b1111111111111 "
b11111111111111 "
b111111111111111 "
b1111111111111111 "
bx0 !
0s
1t
1w
1z
1}
1"!
1%!
1(!
1+!
1.!
11!
14!
17!
1:!
1=!
1@!
1C!
1D!
1A!
1>!
1;!
18!
15!
12!
1/!
1,!
1)!
1&!
1#!
1~
1{
1x
1u
#7500
bx1 !
1s
1E!
1B!
1?!
1<!
19!
16!
13!
10!
1-!
1*!
1'!
1$!
1!!
1|
1y
1v
1j
1i
1h
1g
1f
1e
1d
1c
1b
1a
1`
1_
1^
1]
1\
1[
#10000
b1111111111111110 "
b1111111111111100 "
b1111111111111000 "
b1111111111110000 "
b1111111111100000 "
b1111111111000000 "
b1111111110000000 "
b1111111100000000 "
b1111111000000000 "
b1111110000000000 "
b1111100000000000 "
b1111000000000000 "
b1110000000000000 "
b1100000000000000 "
b1000000000000000 "
b0 "
bx0 !
0s
0t
0w
0z
0}
0"!
0%!
0(!
0+!
0.!
01!
04!
07!
0:!
0=!
0@!
0C!
0D!
0A!
0>!
0;!
08!
05!
02!
0/!
0,!
0)!
0&!
0#!
0~
0{
0x
0u
#12500
bx1 !
1s
0E!
0B!
0?!
0<!
09!
06!
03!
00!
0-!
0*!
0'!
0$!
0!!
0|
0y
0v
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
#15000
bx0 !
0s
#17500
bx1 !
1s
#20000
