Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 79fa206957e0461a92a50121621d7449 --debug typical --relax --mt 2 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_11 -L fifo_generator_v13_1_3 -L axi_data_fifo_v2_1_10 -L axi_crossbar_v2_1_12 -L blk_mem_gen_v8_3_5 -L axi_bram_ctrl_v4_0_10 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_tb_behav xil_defaultlib.design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_10.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_10.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_10.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_10.SRL_FIFO [\SRL_FIFO(c_data_bits=3,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_10.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_10.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_10.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_10.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_10.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture design_1_axi_bram_ctrl_0_3_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_0_3 [design_1_axi_bram_ctrl_0_3_defau...]
Compiling architecture design_1_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_0_0 [design_1_axi_bram_ctrl_0_0_defau...]
Compiling architecture design_1_axi_bram_ctrl_1_1_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_1_1 [design_1_axi_bram_ctrl_1_1_defau...]
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_addr_decode...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E
Compiling module axi_data_fifo_v2_1_10.axi_data_fifo_v2_1_10_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_10.axi_data_fifo_v2_1_10_axic_srl_f...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_si_transact...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_splitter
Compiling module axi_data_fifo_v2_1_10.axi_data_fifo_v2_1_10_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_10.axi_data_fifo_v2_1_10_axic_reg_s...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_wdata_route...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_si_transact...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_si_transact...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_si_transact...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_si_transact...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_addr_decode...
Compiling module axi_data_fifo_v2_1_10.axi_data_fifo_v2_1_10_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_10.axi_data_fifo_v2_1_10_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axic_...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axic_...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axic_...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axi_r...
Compiling module axi_data_fifo_v2_1_10.axi_data_fifo_v2_1_10_axic_reg_s...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_10.axi_data_fifo_v2_1_10_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_addr_arbite...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_decerr_slav...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_crossbar(C_...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_axi_crossba...
Compiling module xil_defaultlib.design_1_axi_crossbar_0_0
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_outpu...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling architecture implementation of entity xil_defaultlib.myipAxi4_v1_0_M00_AXI [\myipAxi4_v1_0_M00_AXI(c_m_targe...]
Compiling architecture arch_imp of entity xil_defaultlib.myipAxi4_v1_0 [\myipAxi4_v1_0(c_m00_axi_target_...]
Compiling architecture design_1_myipaxi4_0_1_arch of entity xil_defaultlib.design_1_myipAxi4_0_1 [design_1_myipaxi4_0_1_default]
Compiling architecture implementation of entity xil_defaultlib.myipAxi4_v1_0_M00_AXI [\myipAxi4_v1_0_M00_AXI(c_m_targe...]
Compiling architecture arch_imp of entity xil_defaultlib.myipAxi4_v1_0 [\myipAxi4_v1_0(c_m00_axi_target_...]
Compiling architecture design_1_myipaxi4_1_0_arch of entity xil_defaultlib.design_1_myipAxi4_1_0 [design_1_myipaxi4_1_0_default]
Compiling architecture implementation of entity xil_defaultlib.myipAxi4_v1_0_M00_AXI [\myipAxi4_v1_0_M00_AXI(c_m_targe...]
Compiling architecture arch_imp of entity xil_defaultlib.myipAxi4_v1_0 [\myipAxi4_v1_0(c_m00_axi_target_...]
Compiling architecture design_1_myipaxi4_2_0_arch of entity xil_defaultlib.design_1_myipAxi4_2_0 [design_1_myipaxi4_2_0_default]
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper [design_1_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.design_tb
Built simulation snapshot design_tb_behav
