module partsel_00236(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input signed [31:0] x2;
  input [31:0] x3;
  wire signed [30:3] x4;
  wire signed [26:7] x5;
  wire [6:28] x6;
  wire signed [5:24] x7;
  wire [3:25] x8;
  wire signed [3:27] x9;
  wire [27:7] x10;
  wire signed [24:7] x11;
  wire [28:6] x12;
  wire signed [27:2] x13;
  wire signed [7:30] x14;
  wire [1:30] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [24:5] p0 = 402928467;
  localparam [6:26] p1 = 615433295;
  localparam signed [27:7] p2 = 317928949;
  localparam signed [6:30] p3 = 797257478;
  assign x4 = p3[21 -: 3];
  assign x5 = p3[16 +: 4];
  assign x6 = {2{(p3[29 + s0 -: 6] | p0[17])}};
  assign x7 = ((x3[6 + s2 +: 1] & x2[29 + s0 +: 2]) & (p3[17 +: 2] & p2[13 + s1]));
  assign x8 = ((({2{p0[11 + s2]}} | {p2[15 +: 3], (x0[14 -: 4] + x4[12 +: 1])}) | x1[9 + s3 +: 2]) - {((!ctrl[0] && ctrl[1] || !ctrl[3] ? p0 : x7) + x4[2 + s3 +: 1]), {2{p1[18 +: 1]}}});
  assign x9 = p3[14];
  assign x10 = (p3[16] | ({2{p2[16 +: 1]}} | ((x0[1 + s2 -: 6] + {2{p1[11 + s1 +: 1]}}) - ((!ctrl[3] && !ctrl[0] || !ctrl[3] ? p2[8 + s3 -: 1] : x5[23 -: 3]) | (x7[14 -: 4] | x2[15 +: 3])))));
  assign x11 = x5[20];
  assign x12 = ((p2[11] | {2{((p0 | p1[20 -: 2]) | (x11[0 + s2 +: 4] - x5[5 + s3]))}}) | x6[17]);
  assign x13 = x2[14 +: 2];
  assign x14 = (x6[16] - x12[9 + s1]);
  assign x15 = (({2{((ctrl[1] || ctrl[0] || ctrl[3] ? p0[14 +: 1] : p2[8 +: 3]) + x8)}} | x4[19 +: 4]) ^ (ctrl[3] && ctrl[1] && !ctrl[1] ? (ctrl[0] && ctrl[0] && !ctrl[1] ? p0[4 + s0] : x6[12 + s1 -: 5]) : p3[13 +: 4]));
  assign y0 = ({2{x13}} - x8[19 +: 4]);
  assign y1 = p3[13 +: 4];
  assign y2 = x13[19 + s0];
  assign y3 = p0;
endmodule
