vhdl xpm  \
"C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_VCOMP.vhd" \

vhdl proc_sys_reset_v5_0_17  \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_smc_1/bd_0/ip/ip_1/sim/bd_a4c7_psr_aclk_0.vhd" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ip/zynq_design_1_rst_ps7_0_100M_1/sim/zynq_design_1_rst_ps7_0_100M_1.vhd" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/sim/zynq_design_1.vhd" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/62c9/hdl/matrix_multiplier_slave_lite_v1_0_S00_AXI.vhd" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/62c9/src/multiplier.vhd" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/62c9/src/ripple_carry_adder.vhd" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/62c9/src/matrix_mult.vhd" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/62c9/hdl/matrix_multiplier.vhd" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ip/zynq_design_1_matrix_multiplier_0_7/sim/zynq_design_1_matrix_multiplier_0_7.vhd" \

# Do not sort compile order
nosort
