<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-mv78xx0 › addr-map.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>addr-map.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-mv78xx0/addr-map.c</span>
<span class="cm"> *</span>
<span class="cm"> * Address map functions for Marvell MV78xx0 SoCs</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2.  This program is licensed &quot;as is&quot; without any</span>
<span class="cm"> * warranty of any kind, whether express or implied.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/mbus.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;plat/addr-map.h&gt;</span>
<span class="cp">#include &quot;common.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * Generic Address Decode Windows bit settings</span>
<span class="cm"> */</span>
<span class="cp">#define TARGET_DEV_BUS		1</span>
<span class="cp">#define TARGET_PCIE0		4</span>
<span class="cp">#define TARGET_PCIE1		8</span>
<span class="cp">#define TARGET_PCIE(i)		((i) ? TARGET_PCIE1 : TARGET_PCIE0)</span>
<span class="cp">#define ATTR_DEV_SPI_ROM	0x1f</span>
<span class="cp">#define ATTR_DEV_BOOT		0x2f</span>
<span class="cp">#define ATTR_DEV_CS3		0x37</span>
<span class="cp">#define ATTR_DEV_CS2		0x3b</span>
<span class="cp">#define ATTR_DEV_CS1		0x3d</span>
<span class="cp">#define ATTR_DEV_CS0		0x3e</span>
<span class="cp">#define ATTR_PCIE_IO(l)		(0xf0 &amp; ~(0x10 &lt;&lt; (l)))</span>
<span class="cp">#define ATTR_PCIE_MEM(l)	(0xf8 &amp; ~(0x10 &lt;&lt; (l)))</span>

<span class="cm">/*</span>
<span class="cm"> * CPU Address Decode Windows registers</span>
<span class="cm"> */</span>
<span class="cp">#define WIN0_OFF(n)		(BRIDGE_VIRT_BASE + 0x0000 + ((n) &lt;&lt; 4))</span>
<span class="cp">#define WIN8_OFF(n)		(BRIDGE_VIRT_BASE + 0x0900 + (((n) - 8) &lt;&lt; 4))</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="n">__iomem</span> <span class="o">*</span><span class="nf">win_cfg_base</span><span class="p">(</span><span class="kt">int</span> <span class="n">win</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Find the control register base address for this window.</span>
<span class="cm">	 *</span>
<span class="cm">	 * BRIDGE_VIRT_BASE points to the right (CPU0&#39;s or CPU1&#39;s)</span>
<span class="cm">	 * MBUS bridge depending on which CPU core we&#39;re running on,</span>
<span class="cm">	 * so we don&#39;t need to take that into account here.</span>
<span class="cm">	 */</span>

	<span class="k">return</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)((</span><span class="n">win</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">?</span> <span class="n">WIN0_OFF</span><span class="p">(</span><span class="n">win</span><span class="p">)</span> <span class="o">:</span> <span class="n">WIN8_OFF</span><span class="p">(</span><span class="n">win</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Description of the windows needed by the platform code</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">__initdata</span> <span class="n">orion_addr_map_cfg</span> <span class="n">addr_map_cfg</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">num_wins</span> <span class="o">=</span> <span class="mi">14</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remappable_wins</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">.</span><span class="n">win_cfg_base</span> <span class="o">=</span> <span class="n">win_cfg_base</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">mv78xx0_setup_cpu_mbus</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Disable, clear and configure windows.</span>
<span class="cm">	 */</span>
	<span class="n">orion_config_wins</span><span class="p">(</span><span class="o">&amp;</span><span class="n">addr_map_cfg</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Setup MBUS dram target info.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mv78xx0_core_index</span><span class="p">()</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">orion_setup_cpu_mbus_target</span><span class="p">(</span><span class="o">&amp;</span><span class="n">addr_map_cfg</span><span class="p">,</span>
					    <span class="n">DDR_WINDOW_CPU0_BASE</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">orion_setup_cpu_mbus_target</span><span class="p">(</span><span class="o">&amp;</span><span class="n">addr_map_cfg</span><span class="p">,</span>
					    <span class="n">DDR_WINDOW_CPU1_BASE</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">mv78xx0_setup_pcie_io_win</span><span class="p">(</span><span class="kt">int</span> <span class="n">window</span><span class="p">,</span> <span class="n">u32</span> <span class="n">base</span><span class="p">,</span> <span class="n">u32</span> <span class="n">size</span><span class="p">,</span>
				      <span class="kt">int</span> <span class="n">maj</span><span class="p">,</span> <span class="kt">int</span> <span class="n">min</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">orion_setup_cpu_win</span><span class="p">(</span><span class="o">&amp;</span><span class="n">addr_map_cfg</span><span class="p">,</span> <span class="n">window</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span>
			    <span class="n">TARGET_PCIE</span><span class="p">(</span><span class="n">maj</span><span class="p">),</span> <span class="n">ATTR_PCIE_IO</span><span class="p">(</span><span class="n">min</span><span class="p">),</span> <span class="o">-</span><span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">mv78xx0_setup_pcie_mem_win</span><span class="p">(</span><span class="kt">int</span> <span class="n">window</span><span class="p">,</span> <span class="n">u32</span> <span class="n">base</span><span class="p">,</span> <span class="n">u32</span> <span class="n">size</span><span class="p">,</span>
				       <span class="kt">int</span> <span class="n">maj</span><span class="p">,</span> <span class="kt">int</span> <span class="n">min</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">orion_setup_cpu_win</span><span class="p">(</span><span class="o">&amp;</span><span class="n">addr_map_cfg</span><span class="p">,</span> <span class="n">window</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span>
			    <span class="n">TARGET_PCIE</span><span class="p">(</span><span class="n">maj</span><span class="p">),</span> <span class="n">ATTR_PCIE_MEM</span><span class="p">(</span><span class="n">min</span><span class="p">),</span> <span class="o">-</span><span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
