<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Unidad_BanRegDisplay.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestBench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TestBench_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Unidad_BanRegDiisplay.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Unidad_BanRegDiisplay.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Unidad_BanRegDiisplay.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Unidad_BanRegDiisplay.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Unidad_BanRegDiisplay.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Unidad_BanRegDiisplay.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Unidad_BanRegDiisplay.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Unidad_BanRegDiisplay.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Unidad_BanRegDiisplay.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Unidad_BanRegDiisplay.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Unidad_BanRegDiisplay.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Unidad_BanRegDiisplay.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Unidad_BanRegDiisplay.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Unidad_BanRegDiisplay.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Unidad_BanRegDiisplay.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Unidad_BanRegDiisplay.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Unidad_BanRegDiisplay.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Unidad_BanRegDiisplay.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Unidad_BanRegDiisplay.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Unidad_BanRegDiisplay.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Unidad_BanRegDiisplay_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Unidad_BanRegDiisplay_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Unidad_BanRegDiisplay_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Unidad_BanRegDiisplay_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Unidad_BanRegDiisplay_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Unidad_BanRegDiisplay_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Unidad_BanRegDiisplay_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Unidad_BanRegDiisplay_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Unidad_BanRegDiisplay_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Unidad_BanRegDiisplay_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Unidad_BanRegDiisplay_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Unidad_BanRegDiisplay_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Unidad_BanRegDiisplay_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Unidad_BanRegDiisplay_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Unidad_BanRegDiisplay_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="unidad_banregdiisplay.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="unidad_banregdiisplay.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="unidad_banregdiisplay.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1571498276" xil_pn:in_ck="1949044563916966255" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1571498276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="src/BCDtoSSeg.v"/>
      <outfile xil_pn:name="src/BancoRegistro.v"/>
      <outfile xil_pn:name="src/TestBench.v"/>
      <outfile xil_pn:name="src/Unidad_BanRegDiisplay.v"/>
      <outfile xil_pn:name="src/display.v"/>
    </transform>
    <transform xil_pn:end_ts="1571498276" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7994251461958826743" xil_pn:start_ts="1571498276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571498276" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2970766352505828615" xil_pn:start_ts="1571498276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571498276" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6414590923852712251" xil_pn:start_ts="1571498276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571498276" xil_pn:in_ck="1949044563916966255" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1571498276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="src/BCDtoSSeg.v"/>
      <outfile xil_pn:name="src/BancoRegistro.v"/>
      <outfile xil_pn:name="src/TestBench.v"/>
      <outfile xil_pn:name="src/Unidad_BanRegDiisplay.v"/>
      <outfile xil_pn:name="src/display.v"/>
    </transform>
    <transform xil_pn:end_ts="1571498279" xil_pn:in_ck="1949044563916966255" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4248203717376029071" xil_pn:start_ts="1571498276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="TestBench_beh.prj"/>
      <outfile xil_pn:name="TestBench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1571498279" xil_pn:in_ck="7142743428940672367" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3913207672986833550" xil_pn:start_ts="1571498279">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TestBench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1571499187" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1571499187">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1571499187" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7626899655186433509" xil_pn:start_ts="1571499187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571499187" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6414590923852712251" xil_pn:start_ts="1571499187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571499187" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1571499187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571499187" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-575224911232817255" xil_pn:start_ts="1571499187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571499187" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1571499187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571499187" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7817688928518665231" xil_pn:start_ts="1571499187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571499195" xil_pn:in_ck="7566563496964814420" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-1777688292203313768" xil_pn:start_ts="1571499187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay.lso"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay.ngc"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay.ngr"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay.prj"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay.stx"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay.syr"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay.xst"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1571499195" xil_pn:in_ck="1532317545737447835" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7513294302124701500" xil_pn:start_ts="1571499195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571499200" xil_pn:in_ck="-4652079620748747101" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="539003289486422824" xil_pn:start_ts="1571499195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay.bld"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay.ngd"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1571499204" xil_pn:in_ck="7618587692473334340" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3236488012892527759" xil_pn:start_ts="1571499200">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay.pcf"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay_map.map"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay_map.mrp"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay_map.ncd"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay_map.ngm"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay_map.xrpt"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay_summary.xml"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1571499213" xil_pn:in_ck="-2809606405315065731" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1571499204">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay.ncd"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay.pad"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay.par"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay.ptwx"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay.unroutes"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay.xpi"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay_pad.csv"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay_pad.txt"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1571499217" xil_pn:in_ck="-4656153535535736955" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1571499213">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="unidad_banregdiisplay.bgn"/>
      <outfile xil_pn:name="unidad_banregdiisplay.bit"/>
      <outfile xil_pn:name="unidad_banregdiisplay.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1571499213" xil_pn:in_ck="-7242763240110425280" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1571499210">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay.twr"/>
      <outfile xil_pn:name="Unidad_BanRegDiisplay.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
