// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of inst_t_e
//
// Generated
//  by:  wig
//  on:  Mon Sep 25 09:53:03 2006
//  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl -nodelta ../../bitsplice.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: inst_t_e.v,v 1.2 2006/10/30 15:38:11 wig Exp $
// $Date: 2006/10/30 15:38:11 $
// $Log: inst_t_e.v,v $
// Revision 1.2  2006/10/30 15:38:11  wig
// Updated testcase bitsplice/rfe20060904a and added some bug testcases.
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.93 2006/09/25 08:24:10 wig Exp 
//
// Generator: mix_0.pl Revision: 1.46 , wilfried.gaensheimer@micronas.com
// (C) 2003,2005 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns/10ps



//
//
// Start of Generated Module rtl of inst_t_e
//

// No user `defines in this module


module inst_t_e
//
// Generated Module inst_t
//
	(
	);

// End of generated module header


	// Internal signals

	//
	// Generated Signal List
	//
		wire	[10:0]	s20060904a; 
		wire	[10:0]	s20060904a_2; 
		wire	[10:0]	s20060904a_3; 
		wire	[11:0]	s20060904a_4; 
		wire	[`s_def_5h:0]	s20060904a_5; 
		wire	[10:0]	s20060904a_6; 
		wire	[12:0]	s20061030a_7; 
	//
	// End of Generated Signal List
	//


	// %COMPILER_OPTS%

	//
	// Generated Signal Assignments
	//




	//
	// Generated Instances and Port Mappings
	//
		// Generated Instance Port Map for inst_a
		inst_a_e inst_a (
			.port_a(s20060904a),	// wire `s_def of signal to port_b
			.port_a_2(s20060904a_2),	// wire `s_def_2 from port to signal
			.port_a_3(s20060904a_3),	// wire port splice
			.port_a_4[`p_def_4f:`p_def_4t](s20060904a_4[`p_def_4f - `p_def_4t:0]),	// wire port splice 4
			.port_a_5(s20060904a_5),	// wire port splice 4
			.port_a_6(s20060904a_6),	// wire `s_def_6 (which is a slice!) to port_b
			.port_a_7(s20061030a_7)	// wire_7 only define
		);
		// End of Generated Instance Port Map for inst_a

		// Generated Instance Port Map for inst_b
		inst_b_e inst_b (
			.port_b[0](s20060904a[`s_def]),	// wire `s_def of signal to port_b
			.port_b_2[`s_def_2](s20060904a_2[1]),	// wire `s_def_2 from port to signal
			.port_b_3[`s_def_3f - `s_def_3t:0](s20060904a_3[`s_def_3f:`s_def_3t]),	// wire port splice
			.port_b_4[`p_def_4f:`p_def_4t](s20060904a_4[`p_def_4f - `p_def_4t:0]),	// wire port splice 4
			.port_b_5(s20060904a_5),	// wire port splice 4
			.port_b_6[3:0](s20060904a_6[`s_def_6]),	// wire `s_def_6 (which is a slice!) to port_b
			.port_b_7(s20061030a_7[`s20061030a_7_slice])	// wire_7 only define
		);
		// End of Generated Instance Port Map for inst_b

		// Generated Instance Port Map for inst_c
		inst_c_e inst_c (

		);
		// End of Generated Instance Port Map for inst_c

		// Generated Instance Port Map for inst_d
		inst_d_e inst_d (

		);
		// End of Generated Instance Port Map for inst_d

		// Generated Instance Port Map for inst_e
		inst_e_e inst_e (

		);
		// End of Generated Instance Port Map for inst_e



endmodule
//
// End of Generated Module rtl of inst_t_e
//

//
//!End of Module/s
// --------------------------------------------------------------
