do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 17:21:32 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# 
# Top level modules:
# 	bancoReg
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 17:21:33 on Sep 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 17:21:33 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 17:21:34 on Sep 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 17:21:34 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3015) meuCpu.sv(33): [PCDPC] - Port size (64) does not match connection size (1) for port 'DadoIn'. The port definition is at: register.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/meuA File: register.sv
# ** Warning: (vsim-3015) meuCpu.sv(40): [PCDPC] - Port size (64) does not match connection size (1) for port 'DadoIn'. The port definition is at: register.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/meuB File: register.sv
# ** Warning: (vsim-8822) meuCpu.sv(58): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(58): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(58): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(58): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(58): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(58): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftfmkjh6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfmkjh6
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 17:43:55 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	bancoReg
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 17:43:55 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 17:43:55 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 17:43:55 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:43:59 on Sep 16,2019, Elapsed time: 0:22:25
# Errors: 0, Warnings: 10
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 17:43:59 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3015) meuCpu.sv(35): [PCDPC] - Port size (64) does not match connection size (1) for port 'DadoIn'. The port definition is at: register.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/meuA File: register.sv
# ** Warning: (vsim-3015) meuCpu.sv(42): [PCDPC] - Port size (64) does not match connection size (1) for port 'DadoIn'. The port definition is at: register.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/meuB File: register.sv
# ** Warning: (vsim-8822) meuCpu.sv(60): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(60): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(60): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(60): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(60): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(60): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(62): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(62): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(62): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlfty7844n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty7844n
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib.qdb".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib1_0.qdb".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:11:49 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# ** Error: (vlog-13069) meuCpu.sv(74): near ".": syntax error, unexpected '.', expecting ')'.
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# End time: 18:11:49 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib.qdb".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib1_0.qdb".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:12:18 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# ** Error: (vlog-13069) meuCpu.sv(76): near ")": syntax error, unexpected ')', expecting .* or '.'.
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# End time: 18:12:18 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib.qdb".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib1_0.qdb".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:12:25 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# ** Error: (vlog-13069) meuCpu.sv(79): near "Ula64": syntax error, unexpected IDENTIFIER, expecting ';' or ','.
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# End time: 18:12:25 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib.qdb".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib1_0.qdb".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:12:39 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 18:12:39 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:12:40 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 18:12:40 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:12:43 on Sep 16,2019, Elapsed time: 0:28:44
# Errors: 17, Warnings: 16
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 18:12:43 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3015) meuCpu.sv(36): [PCDPC] - Port size (64) does not match connection size (1) for port 'DadoIn'. The port definition is at: register.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/meuA File: register.sv
# ** Warning: (vsim-3015) meuCpu.sv(43): [PCDPC] - Port size (64) does not match connection size (1) for port 'DadoIn'. The port definition is at: register.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/meuB File: register.sv
# ** Warning: (vsim-3017) meuCpu.sv(67): [TFMPC] - Too few port connections. Expected 9, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/BancoDeRegistrador File: bancoReg.sv
# ** Error: (vsim-3063) meuCpu.sv(67): Port 'rewriteaddress' not found in the connected module (6th connection).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/BancoDeRegistrador File: bancoReg.sv
# ** Warning: (vsim-3722) meuCpu.sv(67): [TFMPC] - Missing connection for port 'regwriteaddress'.
# ** Warning: (vsim-3722) meuCpu.sv(67): [TFMPC] - Missing connection for port 'datain'.
# ** Warning: (vsim-3722) meuCpu.sv(67): [TFMPC] - Missing connection for port 'dataout1'.
# ** Warning: (vsim-3722) meuCpu.sv(67): [TFMPC] - Missing connection for port 'dataout2'.
# ** Warning: (vsim-8822) meuCpu.sv(79): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(79): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(79): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(79): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(79): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(79): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(81): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(81): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(81): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./start PAUSED at line 8
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:14:30 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	bancoReg
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 18:14:30 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:14:30 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 18:14:30 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 18:12:43 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3015) meuCpu.sv(36): [PCDPC] - Port size (64) does not match connection size (1) for port 'DadoIn'. The port definition is at: register.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/meuA File: register.sv
# ** Warning: (vsim-3015) meuCpu.sv(43): [PCDPC] - Port size (64) does not match connection size (1) for port 'DadoIn'. The port definition is at: register.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/meuB File: register.sv
# ** Warning: (vsim-8822) meuCpu.sv(80): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(80): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(80): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(80): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(80): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(80): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(82): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(82): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(82): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftw6h39a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftw6h39a
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:19:25 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 18:19:25 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:19:25 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 18:19:25 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:19:29 on Sep 16,2019, Elapsed time: 0:06:46
# Errors: 1, Warnings: 29
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 18:19:29 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Error: (vsim-3063) meuCpu.sv(71): Port 'rewriteaddress' not found in the connected module (6th connection).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/BancoDeRegistrador File: bancoReg.sv
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(87): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(87): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(87): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./start PAUSED at line 8
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:20:37 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 18:20:37 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:20:37 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 18:20:37 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 18:19:29 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(87): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(87): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(87): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftvbneei".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvbneei
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:27:36 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 18:27:36 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:27:36 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 18:27:36 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:27:47 on Sep 16,2019, Elapsed time: 0:08:18
# Errors: 1, Warnings: 20
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 18:27:47 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(87): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(87): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(87): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftmjx481".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmjx481
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:28:43 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 18:28:44 on Sep 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:28:44 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 18:28:44 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:28:47 on Sep 16,2019, Elapsed time: 0:01:00
# Errors: 0, Warnings: 11
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 18:28:47 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(87): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(87): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(87): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlfte7q0d7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte7q0d7
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:32:17 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 18:32:17 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:32:17 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 18:32:18 on Sep 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 18:32:21 on Sep 16,2019, Elapsed time: 0:03:34
# Errors: 0, Warnings: 11
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 18:32:21 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(87): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(87): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(87): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlfta7603n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta7603n
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:33:59 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 18:33:59 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:33:59 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 18:33:59 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:34:03 on Sep 16,2019, Elapsed time: 0:01:42
# Errors: 0, Warnings: 11
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 18:34:03 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(87): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(87): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(87): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftn86sg5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftn86sg5
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:37:43 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 18:37:43 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:37:43 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 18:37:43 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:37:55 on Sep 16,2019, Elapsed time: 0:03:52
# Errors: 0, Warnings: 11
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 18:37:55 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(85): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(87): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(87): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(87): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftkm8kse".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkm8kse
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:58:36 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# ** Error: (vlog-13069) meuCpu.sv(102): near "UniControle": syntax error, unexpected IDENTIFIER, expecting ';' or ','.
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# End time: 18:58:37 on Sep 16,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:59:15 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 18:59:16 on Sep 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:59:16 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 18:59:16 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:59:23 on Sep 16,2019, Elapsed time: 0:21:28
# Errors: 4, Warnings: 11
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 18:59:23 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft98m58g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft98m58g
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:04:34 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:04:35 on Sep 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:04:35 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:04:35 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:04:41 on Sep 16,2019, Elapsed time: 0:05:18
# Errors: 0, Warnings: 14
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:04:41 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftwx1c9r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwx1c9r
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:10:32 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:10:32 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:10:33 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:10:33 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:10:37 on Sep 16,2019, Elapsed time: 0:05:56
# Errors: 0, Warnings: 14
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:10:37 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft0eeb96".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0eeb96
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:14:33 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:14:33 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:14:33 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:14:33 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:14:41 on Sep 16,2019, Elapsed time: 0:04:04
# Errors: 0, Warnings: 14
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:14:41 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftefyrkk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftefyrkk
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:16:28 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:16:28 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:16:28 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:16:29 on Sep 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:16:35 on Sep 16,2019, Elapsed time: 0:01:54
# Errors: 0, Warnings: 14
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:16:35 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftv6scz9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftv6scz9
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:18:04 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:18:04 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:18:04 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:18:04 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:18:10 on Sep 16,2019, Elapsed time: 0:01:35
# Errors: 0, Warnings: 14
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:18:10 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlfty39n2n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty39n2n
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:19:58 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:19:58 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:19:58 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:19:59 on Sep 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:20:06 on Sep 16,2019, Elapsed time: 0:01:56
# Errors: 0, Warnings: 14
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:20:06 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(102): [PCDPC] - Port size (3) does not match connection size (5) for port 'estadoUla'. The port definition is at: UniControle.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft2zamk1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2zamk1
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:20:33 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:20:33 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:20:33 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:20:33 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:20:40 on Sep 16,2019, Elapsed time: 0:00:34
# Errors: 0, Warnings: 15
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:20:40 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftxma14c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxma14c
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:22:58 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:22:58 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:22:58 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:22:59 on Sep 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:23:06 on Sep 16,2019, Elapsed time: 0:02:26
# Errors: 0, Warnings: 14
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:23:06 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftkf6qrd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkf6qrd
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:25:18 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:25:18 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:25:18 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:25:18 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:25:43 on Sep 16,2019, Elapsed time: 0:02:37
# Errors: 0, Warnings: 14
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:25:43 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftdb6eri".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdb6eri
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:31:24 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:31:24 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:31:24 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:31:24 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:31:30 on Sep 16,2019, Elapsed time: 0:05:47
# Errors: 0, Warnings: 14
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:31:30 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft0rjazj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0rjazj
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:33:33 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:33:33 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:33:33 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:33:33 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:33:37 on Sep 16,2019, Elapsed time: 0:02:07
# Errors: 0, Warnings: 14
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:33:37 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftk6zcye".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftk6zcye
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:34:55 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:34:55 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:34:55 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:34:55 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:35:01 on Sep 16,2019, Elapsed time: 0:01:24
# Errors: 0, Warnings: 14
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:35:01 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftzcrfbq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzcrfbq
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:36:24 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:36:24 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:36:24 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:36:24 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:36:28 on Sep 16,2019, Elapsed time: 0:01:27
# Errors: 0, Warnings: 14
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:36:28 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlfthamwxt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthamwxt
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:37:41 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:37:42 on Sep 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:37:42 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:37:42 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:37:46 on Sep 16,2019, Elapsed time: 0:01:18
# Errors: 0, Warnings: 14
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:37:46 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft04ba33".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft04ba33
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:38:25 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:38:25 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:38:26 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:38:26 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:38:33 on Sep 16,2019, Elapsed time: 0:00:47
# Errors: 0, Warnings: 14
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:38:33 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftfyy729".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfyy729
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# WARNING: No extended dataflow license exists
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib.qdb".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib1_0.qdb".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:40:45 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:40:45 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:40:45 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:40:45 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:40:52 on Sep 16,2019, Elapsed time: 0:02:19
# Errors: 4, Warnings: 16
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:40:52 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft0h1tbw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0h1tbw
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:44:52 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:44:52 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:44:52 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:44:52 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:44:58 on Sep 16,2019, Elapsed time: 0:04:06
# Errors: 0, Warnings: 14
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:44:58 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft07q9me".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft07q9me
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:46:22 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:46:22 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:46:22 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:46:22 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:46:27 on Sep 16,2019, Elapsed time: 0:01:29
# Errors: 0, Warnings: 14
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:46:27 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft38f44a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft38f44a
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:49:11 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:49:11 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:49:11 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:49:11 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:49:16 on Sep 16,2019, Elapsed time: 0:02:49
# Errors: 0, Warnings: 14
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:49:17 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftq6w0ae".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftq6w0ae
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:52:21 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:52:21 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:52:21 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:52:22 on Sep 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:52:27 on Sep 16,2019, Elapsed time: 0:03:10
# Errors: 0, Warnings: 14
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:52:27 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlfts3btah".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts3btah
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mvbs3/Downloads/IH-2019.2-testes/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:53:34 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:53:34 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:53:34 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:53:34 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:53:40 on Sep 16,2019, Elapsed time: 0:01:13
# Errors: 0, Warnings: 14
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:53:40 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftgg4n2k".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgg4n2k
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:55:25 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:55:25 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:55:25 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:55:25 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:55:33 on Sep 16,2019, Elapsed time: 0:01:53
# Errors: 0, Warnings: 14
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:55:33 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftcct74k".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcct74k
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:57:25 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:57:25 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:57:25 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:57:25 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:57:33 on Sep 16,2019, Elapsed time: 0:02:00
# Errors: 0, Warnings: 14
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:57:33 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftgw5h65".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgw5h65
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:00:28 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 20:00:29 on Sep 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:00:29 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:00:29 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:00:35 on Sep 16,2019, Elapsed time: 0:03:02
# Errors: 0, Warnings: 14
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 20:00:35 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftcajq23".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcajq23
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:03:02 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 20:03:02 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:03:02 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:03:02 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:03:13 on Sep 16,2019, Elapsed time: 0:02:38
# Errors: 0, Warnings: 14
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 20:03:13 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft1fq8ey".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1fq8ey
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:06:54 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# ** Error: (vlog-13069) UniControle.sv(97): near "b": syntax error, unexpected IDENTIFIER, expecting ';'.
# ** Error: (vlog-13069) UniControle.sv(108): near "b": syntax error, unexpected IDENTIFIER, expecting ';'.
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# End time: 20:06:54 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:06:59 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# ** Error: (vlog-13069) UniControle.sv(97): near "b": syntax error, unexpected IDENTIFIER, expecting ';'.
# ** Error: (vlog-13069) UniControle.sv(108): near "b": syntax error, unexpected IDENTIFIER, expecting ';'.
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# End time: 20:06:59 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:07:25 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 20:07:26 on Sep 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:07:26 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:07:26 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:07:30 on Sep 16,2019, Elapsed time: 0:04:17
# Errors: 10, Warnings: 14
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 20:07:30 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftjb96rs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjb96rs
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:10:11 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 20:10:11 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:10:12 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:10:12 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:10:17 on Sep 16,2019, Elapsed time: 0:02:47
# Errors: 0, Warnings: 14
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 20:10:17 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftjkq5vi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjkq5vi
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:17:36 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 20:17:36 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:17:36 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:17:37 on Sep 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:17:40 on Sep 16,2019, Elapsed time: 0:07:23
# Errors: 0, Warnings: 14
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 20:17:40 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftqf1k6r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqf1k6r
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:21:15 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 20:21:16 on Sep 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:21:16 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:21:16 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:21:19 on Sep 16,2019, Elapsed time: 0:03:39
# Errors: 0, Warnings: 14
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 20:21:19 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft0in8v0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0in8v0
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:42:29 on Sep 16,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 20:42:29 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:42:29 on Sep 16,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:42:29 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:42:49 on Sep 16,2019, Elapsed time: 0:21:30
# Errors: 0, Warnings: 14
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 20:42:49 on Sep 16,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(87): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(89): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(96): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftytr75c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftytr75c
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
