///Register `STATUS` reader
pub type R = crate::R<STATUS_SPEC>;
///Field `RXFIFO_CNT` reader - Stores the byte number of valid data in Rx-FIFO.
pub type RXFIFO_CNT_R = crate::FieldReader;
///Field `DSRN` reader - The register represent the level value of the internal uart dsr signal.
pub type DSRN_R = crate::BitReader;
///Field `CTSN` reader - This register represent the level value of the internal uart cts signal.
pub type CTSN_R = crate::BitReader;
///Field `RXD` reader - This register represent the level value of the internal uart rxd signal.
pub type RXD_R = crate::BitReader;
///Field `TXFIFO_CNT` reader - Stores the byte number of data in Tx-FIFO.
pub type TXFIFO_CNT_R = crate::FieldReader;
///Field `DTRN` reader - This bit represents the level of the internal uart dtr signal.
pub type DTRN_R = crate::BitReader;
///Field `RTSN` reader - This bit represents the level of the internal uart rts signal.
pub type RTSN_R = crate::BitReader;
///Field `TXD` reader - This bit represents the level of the internal uart txd signal.
pub type TXD_R = crate::BitReader;
impl R {
    ///Bits 3:7 - Stores the byte number of valid data in Rx-FIFO.
    #[inline(always)]
    pub fn rxfifo_cnt(&self) -> RXFIFO_CNT_R {
        RXFIFO_CNT_R::new(((self.bits >> 3) & 0x1f) as u8)
    }
    ///Bit 13 - The register represent the level value of the internal uart dsr signal.
    #[inline(always)]
    pub fn dsrn(&self) -> DSRN_R {
        DSRN_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - This register represent the level value of the internal uart cts signal.
    #[inline(always)]
    pub fn ctsn(&self) -> CTSN_R {
        CTSN_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - This register represent the level value of the internal uart rxd signal.
    #[inline(always)]
    pub fn rxd(&self) -> RXD_R {
        RXD_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bits 19:23 - Stores the byte number of data in Tx-FIFO.
    #[inline(always)]
    pub fn txfifo_cnt(&self) -> TXFIFO_CNT_R {
        TXFIFO_CNT_R::new(((self.bits >> 19) & 0x1f) as u8)
    }
    ///Bit 29 - This bit represents the level of the internal uart dtr signal.
    #[inline(always)]
    pub fn dtrn(&self) -> DTRN_R {
        DTRN_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - This bit represents the level of the internal uart rts signal.
    #[inline(always)]
    pub fn rtsn(&self) -> RTSN_R {
        RTSN_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - This bit represents the level of the internal uart txd signal.
    #[inline(always)]
    pub fn txd(&self) -> TXD_R {
        TXD_R::new(((self.bits >> 31) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("STATUS")
            .field("rxfifo_cnt", &self.rxfifo_cnt())
            .field("dsrn", &self.dsrn())
            .field("ctsn", &self.ctsn())
            .field("rxd", &self.rxd())
            .field("txfifo_cnt", &self.txfifo_cnt())
            .field("dtrn", &self.dtrn())
            .field("rtsn", &self.rtsn())
            .field("txd", &self.txd())
            .finish()
    }
}
/**UART status register

You can [`read`](crate::generic::Reg::read) this register and get [`status::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct STATUS_SPEC;
impl crate::RegisterSpec for STATUS_SPEC {
    type Ux = u32;
}
///`read()` method returns [`status::R`](R) reader structure
impl crate::Readable for STATUS_SPEC {}
///`reset()` method sets STATUS to value 0xe000_c000
impl crate::Resettable for STATUS_SPEC {
    const RESET_VALUE: u32 = 0xe000_c000;
}
