{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 16:54:03 2013 " "Info: Processing started: Fri Mar 29 16:54:03 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off keyscan -c keyscan " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off keyscan -c keyscan" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyscan.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file keyscan.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyscan " "Info: Found entity 1: keyscan" {  } { { "keyscan.v" "" { Text "E:/Program/CoreEP3C16/verilog/4x4 Keypad/keyscan.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "keyscan " "Info: Elaborating entity \"keyscan\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 keyscan.v(53) " "Warning (10230): Verilog HDL assignment warning at keyscan.v(53): truncated value with size 32 to match size of target (6)" {  } { { "keyscan.v" "" { Text "E:/Program/CoreEP3C16/verilog/4x4 Keypad/keyscan.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key_flag keyscan.v(157) " "Warning (10235): Verilog HDL Always Construct warning at keyscan.v(157): variable \"key_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keyscan.v" "" { Text "E:/Program/CoreEP3C16/verilog/4x4 Keypad/keyscan.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "keyscan.v(161) " "Warning (10270): Verilog HDL Case Statement warning at keyscan.v(161): incomplete case statement has no default case item" {  } { { "keyscan.v" "" { Text "E:/Program/CoreEP3C16/verilog/4x4 Keypad/keyscan.v" 161 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "key_value keyscan.v(153) " "Warning (10240): Verilog HDL Always Construct warning at keyscan.v(153): inferring latch(es) for variable \"key_value\", which holds its previous value in one or more paths through the always construct" {  } { { "keyscan.v" "" { Text "E:/Program/CoreEP3C16/verilog/4x4 Keypad/keyscan.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_value\[0\] keyscan.v(153) " "Info (10041): Inferred latch for \"key_value\[0\]\" at keyscan.v(153)" {  } { { "keyscan.v" "" { Text "E:/Program/CoreEP3C16/verilog/4x4 Keypad/keyscan.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_value\[1\] keyscan.v(153) " "Info (10041): Inferred latch for \"key_value\[1\]\" at keyscan.v(153)" {  } { { "keyscan.v" "" { Text "E:/Program/CoreEP3C16/verilog/4x4 Keypad/keyscan.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_value\[2\] keyscan.v(153) " "Info (10041): Inferred latch for \"key_value\[2\]\" at keyscan.v(153)" {  } { { "keyscan.v" "" { Text "E:/Program/CoreEP3C16/verilog/4x4 Keypad/keyscan.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_value\[3\] keyscan.v(153) " "Info (10041): Inferred latch for \"key_value\[3\]\" at keyscan.v(153)" {  } { { "keyscan.v" "" { Text "E:/Program/CoreEP3C16/verilog/4x4 Keypad/keyscan.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_value\[0\] " "Warning: Latch key_value\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA row_reg\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal row_reg\[2\]" {  } { { "keyscan.v" "" { Text "E:/Program/CoreEP3C16/verilog/4x4 Keypad/keyscan.v" 67 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "keyscan.v" "" { Text "E:/Program/CoreEP3C16/verilog/4x4 Keypad/keyscan.v" 153 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_value\[1\] " "Warning: Latch key_value\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA row_reg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal row_reg\[1\]" {  } { { "keyscan.v" "" { Text "E:/Program/CoreEP3C16/verilog/4x4 Keypad/keyscan.v" 67 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "keyscan.v" "" { Text "E:/Program/CoreEP3C16/verilog/4x4 Keypad/keyscan.v" 153 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_value\[2\] " "Warning: Latch key_value\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA col_reg\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal col_reg\[2\]" {  } { { "keyscan.v" "" { Text "E:/Program/CoreEP3C16/verilog/4x4 Keypad/keyscan.v" 67 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "keyscan.v" "" { Text "E:/Program/CoreEP3C16/verilog/4x4 Keypad/keyscan.v" 153 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_value\[3\] " "Warning: Latch key_value\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA col_reg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal col_reg\[1\]" {  } { { "keyscan.v" "" { Text "E:/Program/CoreEP3C16/verilog/4x4 Keypad/keyscan.v" 67 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "keyscan.v" "" { Text "E:/Program/CoreEP3C16/verilog/4x4 Keypad/keyscan.v" 153 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~4 " "Info: Register \"state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~5 " "Info: Register \"state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~6 " "Info: Register \"state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Info: Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Info: Implemented 56 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 16:54:04 2013 " "Info: Processing ended: Fri Mar 29 16:54:04 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
