
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 14.4 EDK_P.49d
* DO NOT EDIT.
*
* Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xaxiethernet.h"

/*
* The configuration table for devices
*/

XAxiEthernet_Config XAxiEthernet_ConfigTable[] =
{
	{
		XPAR_AXIETHERNET_0_DEVICE_ID,
		XPAR_AXIETHERNET_0_BASEADDR,
		XPAR_AXIETHERNET_0_TEMAC_TYPE,
		XPAR_AXIETHERNET_0_TXCSUM,
		XPAR_AXIETHERNET_0_RXCSUM,
		XPAR_AXIETHERNET_0_PHY_TYPE,
		XPAR_AXIETHERNET_0_TXVLAN_TRAN,
		XPAR_AXIETHERNET_0_RXVLAN_TRAN,
		XPAR_AXIETHERNET_0_TXVLAN_TAG,
		XPAR_AXIETHERNET_0_RXVLAN_TAG,
		XPAR_AXIETHERNET_0_TXVLAN_STRP,
		XPAR_AXIETHERNET_0_RXVLAN_STRP,
		XPAR_AXIETHERNET_0_MCAST_EXTEND,
		XPAR_AXIETHERNET_0_STATS,
		XPAR_AXIETHERNET_0_AVB,
		XPAR_AXIETHERNET_0_INTR,
		XPAR_AXIETHERNET_0_CONNECTED_TYPE,
		XPAR_AXIETHERNET_0_CONNECTED_BASEADDR,
		0xFF,
		XPAR_AXIETHERNET_0_CONNECTED_DMARX_INTR,
		XPAR_AXIETHERNET_0_CONNECTED_DMATX_INTR
	},
	{
		XPAR_AXIETHERNET_1_DEVICE_ID,
		XPAR_AXIETHERNET_1_BASEADDR,
		XPAR_AXIETHERNET_1_TEMAC_TYPE,
		XPAR_AXIETHERNET_1_TXCSUM,
		XPAR_AXIETHERNET_1_RXCSUM,
		XPAR_AXIETHERNET_1_PHY_TYPE,
		XPAR_AXIETHERNET_1_TXVLAN_TRAN,
		XPAR_AXIETHERNET_1_RXVLAN_TRAN,
		XPAR_AXIETHERNET_1_TXVLAN_TAG,
		XPAR_AXIETHERNET_1_RXVLAN_TAG,
		XPAR_AXIETHERNET_1_TXVLAN_STRP,
		XPAR_AXIETHERNET_1_RXVLAN_STRP,
		XPAR_AXIETHERNET_1_MCAST_EXTEND,
		XPAR_AXIETHERNET_1_STATS,
		XPAR_AXIETHERNET_1_AVB,
		XPAR_AXIETHERNET_1_INTR,
		XPAR_AXIETHERNET_1_CONNECTED_TYPE,
		XPAR_AXIETHERNET_1_CONNECTED_BASEADDR,
		XPAR_AXIETHERNET_1_CONNECTED_FIFO_INTR,
		0xFF,
		0xFF
	}
};

