
---------- Begin Simulation Statistics ----------
host_inst_rate                                 372293                       # Simulator instruction rate (inst/s)
host_mem_usage                                 362172                       # Number of bytes of host memory used
host_seconds                                    53.72                       # Real time elapsed on the host
host_tick_rate                              452205237                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.024294                       # Number of seconds simulated
sim_ticks                                 24293755000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4696389                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 40310.414603                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 35786.994755                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4269402                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    17212023000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.090918                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               426987                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            291433                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   4851034500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028863                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135553                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 79242.215481                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 77564.341648                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2086780                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   15916432917                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.087801                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              200858                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           128658                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   5600145467                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031561                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72200                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 42966.195194                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.011037                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           94173                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4046255500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6984027                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 52765.341632                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 50305.795666                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6356182                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     33128455917                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.089897                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                627845                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             420091                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  10451179967                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029747                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207753                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996250                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.160463                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6984027                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 52765.341632                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 50305.795666                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6356182                       # number of overall hits
system.cpu.dcache.overall_miss_latency    33128455917                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.089897                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               627845                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            420091                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  10451179967                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029747                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207753                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167859                       # number of replacements
system.cpu.dcache.sampled_refs                 168883                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.160463                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6419418                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525136516000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72161                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13759736                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 74513.559322                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 73534.782609                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13759441                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       21981500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  295                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                64                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     16913000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             230                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        55700                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               59564.679654                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       278500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13759736                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 74513.559322                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 73534.782609                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13759441                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        21981500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000021                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   295                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 64                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     16913000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              230                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.207497                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            106.238551                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13759736                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 74513.559322                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 73534.782609                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13759441                       # number of overall hits
system.cpu.icache.overall_miss_latency       21981500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000021                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  295                       # number of overall misses
system.cpu.icache.overall_mshr_hits                64                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     16913000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    231                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                106.238551                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13759441                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 71084.743509                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      6119330145                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 86085                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33329                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     92505.262672                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 77464.777029                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          836                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3005773500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.974917                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      32493                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      2517063000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.974917                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 32493                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135785                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       84853.558628                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  70343.277980                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          90866                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             3811537000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.330810                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        44919                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       957                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        3092290500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.323747                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   43960                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38871                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    64337.925086                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 48628.193255                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2500879486                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38871                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1890226500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38871                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72161                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72161                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.623623                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169114                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        88065.293495                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   73369.959321                       # average overall mshr miss latency
system.l2.demand_hits                           91702                       # number of demand (read+write) hits
system.l2.demand_miss_latency              6817310500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.457750                       # miss rate for demand accesses
system.l2.demand_misses                         77412                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        957                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         5609353500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.452080                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    76453                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.468541                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.091910                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   7676.583437                       # Average occupied blocks per context
system.l2.occ_blocks::1                   1505.849641                       # Average occupied blocks per context
system.l2.overall_accesses                     169114                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       88065.293495                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  72159.640484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          91702                       # number of overall hits
system.l2.overall_miss_latency             6817310500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.457750                       # miss rate for overall accesses
system.l2.overall_misses                        77412                       # number of overall misses
system.l2.overall_mshr_hits                       957                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       11728683645                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.961115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  162538                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.711227                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         61226                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        36841                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       124078                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            86085                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         1152                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          96814                       # number of replacements
system.l2.sampled_refs                         107055                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       9182.433078                       # Cycle average of tags in use
system.l2.total_refs                           173817                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            44562                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 32140290                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2031545                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2116421                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        50733                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2124788                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2140345                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7539                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       212863                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     14236678                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.705082                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.731784                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     11300546     79.38%     79.38% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       738654      5.19%     84.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       579828      4.07%     88.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       488031      3.43%     92.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       398190      2.80%     94.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        85165      0.60%     95.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        79675      0.56%     96.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       353726      2.48%     98.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       212863      1.50%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     14236678                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        50626                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8433778                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.644722                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.644722                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1327807                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          113                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7600                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     25469864                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      8527581                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4322588                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1519878                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          448                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        58701                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        5187036                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4997806                       # DTB hits
system.switch_cpus_1.dtb.data_misses           189230                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3987231                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3800479                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           186752                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199805                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197327                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2478                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2140345                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3755196                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             9043344                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        42857                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             32648716                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles       1017048                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.130134                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3755249                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2039084                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.985060                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     15756556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.072072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.202042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       10468435     66.44%     66.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         583674      3.70%     70.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          49542      0.31%     70.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37755      0.24%     70.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         598954      3.80%     74.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43346      0.28%     74.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         702196      4.46%     79.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        1154261      7.33%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2118393     13.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     15756556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                690663                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1032398                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               73490                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.036648                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6476357                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1336570                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7706437                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            15354294                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.812796                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6263765                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.933550                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15557098                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        62272                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        511090                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5366275                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       110704                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1856075                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18609508                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5139787                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       310462                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     17049969                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          804                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           25                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1519878                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        10736                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1465727                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1581                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        64824                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      2422382                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       559688                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64824                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4786                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        57486                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.608006                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.608006                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8899545     51.26%     51.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         4084      0.02%     51.29% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     51.29% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       867025      4.99%     56.28% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3373      0.02%     56.30% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     56.30% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1020108      5.88%     62.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          667      0.00%     62.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     62.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5214720     30.04%     92.22% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1350830      7.78%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     17360433                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        54906                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003163                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          780      1.42%      1.42% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          701      1.28%      2.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        42895     78.12%     80.82% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            9      0.02%     80.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     80.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        10114     18.42%     99.26% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          407      0.74%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     15756556                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.101791                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.796145                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      9955993     63.19%     63.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1710850     10.86%     74.04% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       736266      4.67%     78.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1323180      8.40%     87.11% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       907001      5.76%     92.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       256583      1.63%     94.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       777295      4.93%     99.43% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        82282      0.52%     99.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         7106      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     15756556                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.055524                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18536018                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        17360433                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8471751                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        12078                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3867995                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3755226                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3755196                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              30                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       986456                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       999930                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5366275                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1856075                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               16447219                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      1056727                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21388                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8621289                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       248048                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        17394                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35578035                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     24957838                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     17300449                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4285413                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1519878                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       273248                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     10260986                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       487220                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 11054                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
