{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 23 23:59:44 2020 " "Info: Processing started: Wed Dec 23 23:59:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off IR -c IR " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off IR -c IR" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "D:/文档/数电实验/指令寄存器IR/IR.vwf " "Info: Using vector source file \"D:/文档/数电实验/指令寄存器IR/IR.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISDB_OVERWRITE_WAVEFORM_INPUTS_WITH_SIMULATION_OUTPUTS" "" "Info: Overwriting simulation input file with simulation results" { { "Info" "ISDB_SOURCE_VECTOR_FILE_BACKUP" "IR.vwf IR.sim_ori.vwf " "Info: A backup of IR.vwf called IR.sim_ori.vwf has been created in the db folder" {  } {  } 0 0 "A backup of %1!s! called %2!s! has been created in the db folder" 0 0 "" 0 -1}  } {  } 0 0 "Overwriting simulation input file with simulation results" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|IR\|output_b\[0\]~reg0 10.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register \"\|IR\|output_b\[0\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|IR\|R\[0\]~reg0 10.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register \"\|IR\|R\[0\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|IR\|output_b\[1\]~reg0 20.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 20.0 ns on register \"\|IR\|output_b\[1\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|IR\|R\[1\]~reg0 20.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 20.0 ns on register \"\|IR\|R\[1\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|IR\|output_b\[2\]~reg0 40.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 40.0 ns on register \"\|IR\|output_b\[2\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|IR\|R\[2\]~reg0 40.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 40.0 ns on register \"\|IR\|R\[2\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|IR\|output_b\[3\]~reg0 80.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 80.0 ns on register \"\|IR\|output_b\[3\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|IR\|R\[3\]~reg0 80.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 80.0 ns on register \"\|IR\|R\[3\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|IR\|output_a\[0\]~reg0 160.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 160.0 ns on register \"\|IR\|output_a\[0\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|IR\|R\[4\]~reg0 160.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 160.0 ns on register \"\|IR\|R\[4\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|IR\|output_a\[1\]~reg0 320.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 320.0 ns on register \"\|IR\|output_a\[1\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|IR\|R\[5\]~reg0 320.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 320.0 ns on register \"\|IR\|R\[5\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|IR\|output_a\[2\]~reg0 640.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 640.0 ns on register \"\|IR\|output_a\[2\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|IR\|R\[6\]~reg0 640.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 640.0 ns on register \"\|IR\|R\[6\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     66.67 % " "Info: Simulation coverage is      66.67 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "822 " "Info: Number of transitions in simulation is 822" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "IR.vwf " "Info: Vector file IR.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 0 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 14 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "155 " "Info: Peak virtual memory: 155 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 23 23:59:44 2020 " "Info: Processing ended: Wed Dec 23 23:59:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
