C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/18-contBCD1seg/src/testbench/contBCD1seg_tb.vhd {1 {vcom -work work -2002 -explicit C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/18-contBCD1seg/src/testbench/contBCD1seg_tb.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity contBCD1seg_tb
-- Compiling architecture contBCD1seg_tb_arch of contBCD1seg_tb

} {} {}} C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/15-contBCD1dig/src/rtl/contBCD1dig.vhd {1 {vcom -work work -2002 -explicit C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/15-contBCD1dig/src/rtl/contBCD1dig.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity contBCD1dig
-- Compiling architecture contBCD1dig_arch of contBCD1dig

} {} {}} C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/18-contBCD1seg/src/rtl/contBCD1seg.vhd {1 {vcom -work work -2002 -explicit C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/18-contBCD1seg/src/rtl/contBCD1seg.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity contBCD1seg
-- Compiling architecture contBCD1seg_arch of contBCD1seg
-- Loading entity contBCD1dig
-- Loading entity genEna

} {} {}} C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/17-genEna/src/rtl/genEna.vhd {1 {vcom -work work -2002 -explicit C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/17-genEna/src/rtl/genEna.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity genEna
-- Compiling architecture genEna_arch of genEna

} {} {}}
