/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [20:0] _01_;
  reg [5:0] _02_;
  reg [8:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_66z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_76z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [15:0] _04_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 16'h0000;
    else _04_ <= { celloutsig_0_35z, celloutsig_0_48z, celloutsig_0_5z, celloutsig_0_56z, celloutsig_0_56z, celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_47z, celloutsig_0_25z, celloutsig_0_32z, celloutsig_0_44z, celloutsig_0_57z, celloutsig_0_53z, celloutsig_0_33z, celloutsig_0_29z, celloutsig_0_2z };
  assign out_data[47:32] = _04_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _01_ <= 21'h000000;
    else _01_ <= { in_data[159:141], celloutsig_1_0z, celloutsig_1_2z };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 6'h00;
    else _02_ <= { in_data[54:50], celloutsig_0_0z };
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 9'h000;
    else _03_ <= { _02_[2:1], celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_17z };
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[96])
    if (!clkin_data[96]) _00_ <= 6'h00;
    else _00_ <= { in_data[74:71], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_0z = ^ in_data[80:68];
  assign celloutsig_0_45z = ^ { _02_[5], celloutsig_0_33z, celloutsig_0_42z, celloutsig_0_6z, celloutsig_0_23z };
  assign celloutsig_0_46z = ^ { _00_[5], celloutsig_0_44z, celloutsig_0_37z, celloutsig_0_28z, celloutsig_0_34z, celloutsig_0_10z };
  assign celloutsig_0_47z = ^ { in_data[21:19], celloutsig_0_14z, celloutsig_0_40z, celloutsig_0_39z, celloutsig_0_14z, celloutsig_0_40z, celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_42z, celloutsig_0_15z, celloutsig_0_43z, celloutsig_0_32z, celloutsig_0_7z, celloutsig_0_40z, celloutsig_0_27z, celloutsig_0_18z, celloutsig_0_45z, celloutsig_0_30z };
  assign celloutsig_0_48z = ^ _03_[5:3];
  assign celloutsig_0_49z = ^ { celloutsig_0_43z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_33z, celloutsig_0_45z, celloutsig_0_38z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_48z, celloutsig_0_41z, celloutsig_0_34z, celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_39z };
  assign celloutsig_0_51z = ^ { celloutsig_0_16z, celloutsig_0_30z, celloutsig_0_27z, celloutsig_0_49z, celloutsig_0_46z, celloutsig_0_14z, celloutsig_0_29z, celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_26z };
  assign celloutsig_0_53z = ^ { _02_[4], celloutsig_0_38z, celloutsig_0_2z, celloutsig_0_51z };
  assign celloutsig_0_4z = ^ { _00_[5:4], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_55z = ^ { celloutsig_0_19z, celloutsig_0_30z, celloutsig_0_51z, celloutsig_0_33z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_53z, celloutsig_0_32z, celloutsig_0_36z, celloutsig_0_17z, celloutsig_0_37z, celloutsig_0_24z, celloutsig_0_39z };
  assign celloutsig_0_56z = ^ _03_[5:2];
  assign celloutsig_0_57z = ^ { celloutsig_0_16z, celloutsig_0_33z, celloutsig_0_55z, celloutsig_0_6z, celloutsig_0_48z, celloutsig_0_43z, celloutsig_0_28z, celloutsig_0_16z };
  assign celloutsig_0_5z = ^ { in_data[77:73], celloutsig_0_1z };
  assign celloutsig_0_66z = ^ { _00_[5:2], celloutsig_0_39z, celloutsig_0_49z, celloutsig_0_10z };
  assign celloutsig_0_69z = ^ { _00_[1], celloutsig_0_30z, celloutsig_0_46z };
  assign celloutsig_0_70z = ^ { in_data[79:77], celloutsig_0_41z };
  assign celloutsig_0_6z = ^ { celloutsig_0_4z, celloutsig_0_2z, _00_ };
  assign celloutsig_0_76z = ^ { in_data[33], celloutsig_0_70z, celloutsig_0_35z, celloutsig_0_7z, celloutsig_0_66z, celloutsig_0_69z, celloutsig_0_15z };
  assign celloutsig_1_0z = ^ in_data[113:111];
  assign celloutsig_1_1z = ^ in_data[107:100];
  assign celloutsig_1_2z = ^ { in_data[155:144], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_4z = ^ { in_data[155:138], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_7z = ^ { in_data[25:14], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_1_5z = ^ in_data[115:111];
  assign celloutsig_1_6z = ^ in_data[184:180];
  assign celloutsig_1_7z = ^ { in_data[134:122], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_8z = ^ { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_1_10z = ^ { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_11z = ^ { in_data[182:178], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_12z = ^ { in_data[189:187], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_1_13z = ^ { in_data[132:127], celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_8z = ^ { _00_[2], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_14z = ^ { in_data[181:176], celloutsig_1_12z };
  assign celloutsig_1_15z = ^ { _01_[16:15], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_17z = ^ { in_data[136:129], celloutsig_1_14z };
  assign celloutsig_1_18z = ^ { celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_15z };
  assign celloutsig_1_19z = ^ { in_data[174:153], celloutsig_1_5z, celloutsig_1_13z };
  assign celloutsig_0_10z = ^ { in_data[55:49], _00_, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_11z = ^ { in_data[57:55], celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_1z = ^ { in_data[44:25], celloutsig_0_0z };
  assign celloutsig_0_12z = ^ { in_data[43:37], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_13z = ^ { _00_[5], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_14z = ^ { in_data[65:59], celloutsig_0_10z };
  assign celloutsig_0_15z = ^ { celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_16z = ^ { _00_[2:1], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_0z };
  assign celloutsig_0_17z = ^ _02_[5:2];
  assign celloutsig_0_18z = ^ { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_6z };
  assign celloutsig_0_19z = ^ { celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_0_20z = ^ { _00_[3], celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_15z };
  assign celloutsig_0_21z = ^ { _00_, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_14z };
  assign celloutsig_0_2z = ^ { in_data[95:68], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_23z = ^ { _00_[2], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_5z };
  assign celloutsig_0_24z = ^ { _03_[8:2], celloutsig_0_18z, celloutsig_0_4z };
  assign celloutsig_0_25z = ^ { _02_, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_24z, _02_, celloutsig_0_14z };
  assign celloutsig_0_26z = ^ { celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_27z = ^ { celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_8z };
  assign celloutsig_0_28z = ^ { in_data[38:37], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_0_29z = ^ in_data[58:54];
  assign celloutsig_0_30z = ^ { _03_[7:6], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_16z };
  assign celloutsig_0_31z = ^ { _02_[5:1], celloutsig_0_28z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_25z };
  assign celloutsig_0_32z = ^ { celloutsig_0_0z, celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_29z, celloutsig_0_23z, celloutsig_0_31z, celloutsig_0_0z };
  assign celloutsig_0_33z = ^ in_data[92:75];
  assign celloutsig_0_34z = ^ { celloutsig_0_27z, celloutsig_0_21z, celloutsig_0_19z, _00_, celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_27z };
  assign celloutsig_0_35z = ^ { celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_36z = ^ { celloutsig_0_15z, celloutsig_0_7z, _00_, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_10z };
  assign celloutsig_0_37z = ^ { _03_[7:0], celloutsig_0_26z, celloutsig_0_32z };
  assign celloutsig_0_38z = ^ { in_data[59:54], celloutsig_0_26z, celloutsig_0_8z, celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_14z };
  assign celloutsig_0_39z = ^ { celloutsig_0_16z, _02_, celloutsig_0_27z, celloutsig_0_14z };
  assign celloutsig_0_40z = ^ { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_29z, celloutsig_0_4z, celloutsig_0_34z, celloutsig_0_32z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_7z, _02_, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_24z };
  assign celloutsig_0_41z = ^ { in_data[24:19], celloutsig_0_38z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_33z, celloutsig_0_40z, celloutsig_0_32z, celloutsig_0_2z, celloutsig_0_40z, celloutsig_0_11z, celloutsig_0_36z, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_10z, _02_, celloutsig_0_23z, _00_ };
  assign celloutsig_0_42z = ^ { _03_[2:1], celloutsig_0_39z, celloutsig_0_8z, celloutsig_0_37z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_28z, celloutsig_0_37z };
  assign celloutsig_0_43z = ^ in_data[81:75];
  assign celloutsig_0_44z = ^ { _00_[4:2], celloutsig_0_33z };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z };
endmodule
