$date
	Mon Dec 29 18:54:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_beq_far $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var integer 32 # cycle [31:0] $end
$var integer 32 $ i [31:0] $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 5 % w_write_reg_wb [4:0] $end
$var wire 5 & w_write_reg_mem [4:0] $end
$var wire 5 ' w_write_reg_ex [4:0] $end
$var wire 32 ( w_write_data_mem [31:0] $end
$var wire 32 ) w_write_data_ex [31:0] $end
$var wire 32 * w_wb_write_data [31:0] $end
$var wire 5 + w_rt_ex [4:0] $end
$var wire 5 , w_rt [4:0] $end
$var wire 5 - w_rs_ex [4:0] $end
$var wire 5 . w_rs [4:0] $end
$var wire 1 / w_reg_write_wb $end
$var wire 1 0 w_reg_write_mem $end
$var wire 1 1 w_reg_write_hz $end
$var wire 1 2 w_reg_write_ex $end
$var wire 1 3 w_reg_write_cu $end
$var wire 1 4 w_reg_dst_hz $end
$var wire 1 5 w_reg_dst_ex $end
$var wire 1 6 w_reg_dst_cu $end
$var wire 32 7 w_read_data_wb [31:0] $end
$var wire 5 8 w_rd_ex [4:0] $end
$var wire 32 9 w_rd2_ex [31:0] $end
$var wire 32 : w_rd2 [31:0] $end
$var wire 32 ; w_rd1_ex [31:0] $end
$var wire 32 < w_rd1 [31:0] $end
$var wire 5 = w_rd [4:0] $end
$var wire 1 > w_pc_stall $end
$var wire 1 ? w_pc_src $end
$var wire 32 @ w_pc_next_if [31:0] $end
$var wire 32 A w_pc_next_id [31:0] $end
$var wire 32 B w_pc_in [31:0] $end
$var wire 32 C w_pc_decode [31:0] $end
$var wire 32 D w_pc_cur [31:0] $end
$var wire 6 E w_opcode [5:0] $end
$var wire 1 F w_mux_control_hazard $end
$var wire 1 G w_mem_write_mem $end
$var wire 1 H w_mem_write_hz $end
$var wire 1 I w_mem_write_ex $end
$var wire 1 J w_mem_write_cu $end
$var wire 1 K w_mem_to_reg_wb $end
$var wire 1 L w_mem_to_reg_mem $end
$var wire 1 M w_mem_to_reg_hz $end
$var wire 1 N w_mem_to_reg_ex $end
$var wire 1 O w_mem_to_reg_cu $end
$var wire 1 P w_mem_read_mem $end
$var wire 1 Q w_mem_read_hz $end
$var wire 1 R w_mem_read_ex $end
$var wire 32 S w_mem_read_data [31:0] $end
$var wire 1 T w_mem_read_cu $end
$var wire 1 U w_jump_cu $end
$var wire 32 V w_instr_if [31:0] $end
$var wire 32 W w_instr_id [31:0] $end
$var wire 32 X w_imm32_ex [31:0] $end
$var wire 32 Y w_imm32 [31:0] $end
$var wire 16 Z w_imm16 [15:0] $end
$var wire 1 [ w_ifid_stall $end
$var wire 2 \ w_forwardB [1:0] $end
$var wire 2 ] w_forwardA [1:0] $end
$var wire 1 ^ w_flush $end
$var wire 1 _ w_equal $end
$var wire 1 ` w_branch_cu $end
$var wire 1 a w_alu_src_hz $end
$var wire 1 b w_alu_src_ex $end
$var wire 1 c w_alu_src_cu $end
$var wire 32 d w_alu_result_wb [31:0] $end
$var wire 32 e w_alu_result_mem [31:0] $end
$var wire 32 f w_alu_result [31:0] $end
$var wire 3 g w_alu_op_hz [2:0] $end
$var wire 3 h w_alu_op_ex [2:0] $end
$var wire 3 i w_alu_op_cu [2:0] $end
$scope module alu_big_module $end
$var wire 32 j write_data [31:0] $end
$var wire 32 k read_data_2 [31:0] $end
$var wire 32 l read_data_1 [31:0] $end
$var wire 32 m ins_15_0 [31:0] $end
$var wire 32 n forward_b_out [31:0] $end
$var wire 1 b alu_src $end
$var wire 3 o alu_sel_internal [2:0] $end
$var wire 32 p alu_result [31:0] $end
$var wire 3 q alu_op [2:0] $end
$var wire 32 r alu_in_b [31:0] $end
$var wire 32 s alu_in_a [31:0] $end
$var wire 32 t MEM_WB_read_data [31:0] $end
$var wire 2 u ForwardB [1:0] $end
$var wire 2 v ForwardA [1:0] $end
$var wire 32 w EX_MEM_alu_result [31:0] $end
$scope module u_alu $end
$var wire 32 x ALU_In_0 [31:0] $end
$var wire 32 y ALU_In_1 [31:0] $end
$var wire 3 z ALU_Sel [2:0] $end
$var parameter 3 { ALU_ADD $end
$var parameter 3 | ALU_AND $end
$var parameter 3 } ALU_OR $end
$var parameter 3 ~ ALU_SUB $end
$var parameter 3 !" ALU_XOR $end
$var reg 32 "" ALU_Out [31:0] $end
$upscope $end
$scope module u_alu_ctrl $end
$var wire 6 #" Funct [5:0] $end
$var wire 3 $" ALU_Op [2:0] $end
$var parameter 3 %" ADD $end
$var parameter 3 &" ALU_ADD $end
$var parameter 3 '" ALU_AND $end
$var parameter 3 (" ALU_OR $end
$var parameter 3 )" ALU_SUB $end
$var parameter 3 *" ALU_XOR $end
$var parameter 3 +" I_TYPE $end
$var parameter 3 ," R_TYPE $end
$var parameter 3 -" SUB $end
$var reg 3 ." ALU_Sel [2:0] $end
$upscope $end
$upscope $end
$scope module control_unit $end
$var wire 6 /" opcode [5:0] $end
$var parameter 6 0" R_Type $end
$var parameter 6 1" addi $end
$var parameter 6 2" andi $end
$var parameter 6 3" beq $end
$var parameter 6 4" j $end
$var parameter 6 5" lui $end
$var parameter 6 6" lw $end
$var parameter 6 7" ori $end
$var parameter 6 8" slti $end
$var parameter 6 9" sw $end
$var parameter 6 :" xori $end
$var reg 3 ;" alu_op [2:0] $end
$var reg 1 c alu_src $end
$var reg 1 ` branch $end
$var reg 1 U jump $end
$var reg 1 T mem_read $end
$var reg 1 O mem_to_reg $end
$var reg 1 J mem_write $end
$var reg 1 ? pc_src $end
$var reg 1 6 reg_dst $end
$var reg 1 3 reg_write $end
$upscope $end
$scope module data_memory $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 32 <" write_data [31:0] $end
$var wire 32 =" read_data [31:0] $end
$var wire 1 G mem_write $end
$var wire 1 P mem_read $end
$var wire 32 >" address [31:0] $end
$upscope $end
$scope module ex_mem_register $end
$var wire 32 ?" alu_result_in [31:0] $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 32 @" write_data_in [31:0] $end
$var wire 5 A" write_reg_addr_in [4:0] $end
$var wire 1 2 reg_write_in $end
$var wire 1 I mem_write_in $end
$var wire 1 N mem_to_reg_in $end
$var wire 1 R mem_read_in $end
$var reg 32 B" alu_result [31:0] $end
$var reg 1 P mem_read $end
$var reg 1 L mem_to_reg $end
$var reg 1 G mem_write $end
$var reg 1 0 reg_write $end
$var reg 32 C" write_data [31:0] $end
$var reg 5 D" write_reg_addr [4:0] $end
$upscope $end
$scope module flush_control $end
$var wire 1 ` branch_flag $end
$var wire 1 ^ flush $end
$var wire 1 U jump $end
$var wire 1 _ reg_equal_flag $end
$upscope $end
$scope module forwarding_unit $end
$var wire 5 E" EX_MEM_rd [4:0] $end
$var wire 1 0 EX_MEM_reg_write $end
$var wire 1 / MEM_WB_reg_write $end
$var wire 5 F" MEM_WB_rd [4:0] $end
$var wire 5 G" ID_EX_rt [4:0] $end
$var wire 5 H" ID_EX_rs [4:0] $end
$var reg 2 I" forwardA [1:0] $end
$var reg 2 J" forwardB [1:0] $end
$upscope $end
$scope module hazard_detection_unit $end
$var wire 5 K" IF_ID_rs [4:0] $end
$var wire 5 L" IF_ID_rt [4:0] $end
$var wire 5 M" ID_EX_rt [4:0] $end
$var wire 1 R ID_EX_mem_read $end
$var reg 1 [ IF_ID_stall $end
$var reg 1 F mux_control_hazard $end
$var reg 1 > pc_stall $end
$upscope $end
$scope module id_ex_reg $end
$var wire 1 ! clk $end
$var wire 5 N" rd_in [4:0] $end
$var wire 1 " reset $end
$var wire 5 O" rs_in [4:0] $end
$var wire 5 P" rt_in [4:0] $end
$var wire 1 1 reg_write_in $end
$var wire 1 4 reg_dst_in $end
$var wire 32 Q" read_data_2_in [31:0] $end
$var wire 32 R" read_data_1_in [31:0] $end
$var wire 1 H mem_write_in $end
$var wire 1 M mem_to_reg_in $end
$var wire 1 Q mem_read_in $end
$var wire 32 S" ins_15_0_in [31:0] $end
$var wire 1 a alu_src_in $end
$var wire 3 T" alu_op_in [2:0] $end
$var reg 3 U" alu_op [2:0] $end
$var reg 1 b alu_src $end
$var reg 32 V" ins_15_0 [31:0] $end
$var reg 1 R mem_read $end
$var reg 1 N mem_to_reg $end
$var reg 1 I mem_write $end
$var reg 5 W" rd [4:0] $end
$var reg 32 X" read_data_1 [31:0] $end
$var reg 32 Y" read_data_2 [31:0] $end
$var reg 1 5 reg_dst $end
$var reg 1 2 reg_write $end
$var reg 5 Z" rs [4:0] $end
$var reg 5 [" rt [4:0] $end
$upscope $end
$scope module if_id_reg $end
$var wire 1 ! clk $end
$var wire 1 ^ flush $end
$var wire 1 " reset $end
$var wire 1 [ stall $end
$var wire 32 \" pc_next_in [31:0] $end
$var wire 32 ]" instruction_in [31:0] $end
$var reg 32 ^" instruction [31:0] $end
$var reg 32 _" pc_next [31:0] $end
$upscope $end
$scope module instr_mem $end
$var wire 32 `" instruction [31:0] $end
$var wire 32 a" PC_pc [31:0] $end
$var parameter 32 b" MEM_SIZE $end
$upscope $end
$scope module mem_wb_register $end
$var wire 32 c" alu_result_in [31:0] $end
$var wire 1 ! clk $end
$var wire 1 L mem_to_reg_in $end
$var wire 32 d" read_data_in [31:0] $end
$var wire 1 0 reg_write_in $end
$var wire 1 " reset $end
$var wire 5 e" write_reg_addr_in [4:0] $end
$var reg 32 f" alu_result [31:0] $end
$var reg 1 K mem_to_reg $end
$var reg 32 g" read_data [31:0] $end
$var reg 1 / reg_write $end
$var reg 5 h" write_reg_addr [4:0] $end
$upscope $end
$scope module mux_hazard_control $end
$var wire 3 i" alu_op_in [2:0] $end
$var wire 1 c alu_src_in $end
$var wire 1 T mem_read_in $end
$var wire 1 O mem_to_reg_in $end
$var wire 1 J mem_write_in $end
$var wire 1 6 reg_dst_in $end
$var wire 1 3 reg_write_in $end
$var wire 1 F stall $end
$var wire 1 1 reg_write $end
$var wire 1 4 reg_dst $end
$var wire 1 H mem_write $end
$var wire 1 M mem_to_reg $end
$var wire 1 Q mem_read $end
$var wire 1 a alu_src $end
$var wire 3 j" alu_op [2:0] $end
$upscope $end
$scope module mux_pc_unit $end
$var wire 1 ? pc_src $end
$var wire 32 k" pc_next [31:0] $end
$var wire 32 l" pc_decode [31:0] $end
$var wire 32 m" pc [31:0] $end
$upscope $end
$scope module mux_reg_dst $end
$var wire 5 n" rd [4:0] $end
$var wire 1 5 reg_dst $end
$var wire 5 o" rt [4:0] $end
$var wire 5 p" final_write_reg [4:0] $end
$upscope $end
$scope module mux_wb $end
$var wire 32 q" alu_result [31:0] $end
$var wire 1 K mem_to_reg $end
$var wire 32 r" read_data [31:0] $end
$var wire 32 s" final_write_data [31:0] $end
$upscope $end
$scope module pc_add_4 $end
$var wire 32 t" PC_pc [31:0] $end
$var reg 32 u" pc_next [31:0] $end
$upscope $end
$scope module pc_unit $end
$var wire 1 ! clk $end
$var wire 32 v" pc [31:0] $end
$var wire 1 " reset $end
$var wire 1 > stall $end
$var reg 32 w" PC_pc [31:0] $end
$upscope $end
$scope module register_file $end
$var wire 1 ! clk $end
$var wire 32 x" read_data_1 [31:0] $end
$var wire 32 y" read_data_2 [31:0] $end
$var wire 1 / reg_write_in $end
$var wire 1 " reset $end
$var wire 5 z" rs_addr [4:0] $end
$var wire 5 {" rt_addr [4:0] $end
$var wire 5 |" write_addr [4:0] $end
$var wire 32 }" write_data [31:0] $end
$var wire 1 _ equal $end
$var integer 32 ~" i [31:0] $end
$upscope $end
$scope module signextend $end
$var wire 16 !# in [15:0] $end
$var wire 32 "# out [31:0] $end
$upscope $end
$scope module top_decode_addr $end
$var wire 1 ` branch $end
$var wire 32 ## instruction [31:0] $end
$var wire 1 U jump $end
$var wire 32 $# pc_next [31:0] $end
$var wire 32 %# pc_decode [31:0] $end
$var wire 32 &# jump_addr [31:0] $end
$var wire 32 '# branch_addr [31:0] $end
$scope module u_branch_addr $end
$var wire 16 (# address [15:0] $end
$var wire 32 )# pc_next [31:0] $end
$var wire 32 *# signext_imm [31:0] $end
$var wire 32 +# branch_addr [31:0] $end
$upscope $end
$scope module u_jump_addr $end
$var wire 26 ,# address [25:0] $end
$var wire 32 -# pc_next [31:0] $end
$var wire 32 .# jump_addr [31:0] $end
$upscope $end
$scope module u_mux_pc_decode $end
$var wire 1 ` branch $end
$var wire 32 /# branch_addr [31:0] $end
$var wire 1 U jump $end
$var wire 32 0# jump_addr [31:0] $end
$var wire 32 1# pc_next [31:0] $end
$var wire 32 2# pc_decode [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope task write_imem_inst $end
$var reg 32 3# inst [31:0] $end
$var integer 32 4# byte_addr [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000000000 b"
b1110 :"
b101011 9"
b1010 8"
b1101 7"
b100011 6"
b1111 5"
b10 4"
b100 3"
b1100 2"
b1000 1"
b0 0"
b1 -"
b10 ,"
b11 +"
b100 *"
b1 )"
b11 ("
b10 '"
b0 &"
b0 %"
b100 !"
b1 ~
b11 }
b10 |
b0 {
$end
#0
$dumpvars
b101000 4#
b100000000010100000000000000101 3#
b0 2#
b0 1#
b0 0#
b0 /#
b0 .#
b0 -#
b0 ,#
b0 +#
b0 *#
b0 )#
b0 (#
b0 '#
b0 &#
b0 %#
b0 $#
b0 ##
b0 "#
b0 !#
b100000 ~"
b0 }"
b0 |"
b0 {"
b0 z"
b0 y"
b0 x"
b0 w"
b100 v"
b100 u"
b0 t"
b0 s"
b0 r"
b0 q"
b0 p"
b0 o"
b0 n"
b100 m"
b0 l"
b100 k"
b10 j"
b10 i"
b0 h"
b0 g"
b0 f"
b0 e"
b0 d"
b0 c"
b0 a"
b100000000010000000000000000001 `"
b0 _"
b0 ^"
b100000000010000000000000000001 ]"
b100 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
b10 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 ="
b0 <"
b10 ;"
b0 /"
b0 ."
b0 $"
b0 #"
b0 ""
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b10 i
b0 h
b10 g
b0 f
b0 e
b0 d
0c
0b
0a
0`
1_
0^
b0 ]
b0 \
0[
b0 Z
b0 Y
b0 X
b0 W
b100000000010000000000000000001 V
0U
0T
b0 S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
b0 E
b0 D
b0 C
b100 B
b0 A
b100 @
0?
0>
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
16
05
14
13
02
11
00
0/
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b100000000 $
b0 #
1"
0!
$end
#20000
0"
#26000
1a
b0 g
b0 T"
b0 j"
04
1c
b0 i
b0 ;"
b0 i"
13
06
b100 C
b100 l"
b100 %#
b100 2#
b1000 B
b1000 m"
b1000 v"
b1 *#
b1 (#
b1000000000000000000100 &#
b1000000000000000000100 .#
b1000000000000000000100 0#
b10000000000000000001 ,#
b1 Y
b1 S"
b1 "#
b1 Z
b1 !#
b1000 ,
b1000 L"
b1000 P"
b1000 {"
b1000 E
b1000 /"
b1000 @
b1000 \"
b1000 k"
b1000 u"
12
b10 h
b10 q
b10 $"
b10 U"
15
b100000000010000000000000000001 W
b100000000010000000000000000001 ^"
b100000000010000000000000000001 ##
b1000 '#
b1000 +#
b1000 /#
b100 A
b100 _"
b100 $#
b100 )#
b100 -#
b100 1#
b100000000010010000000000000010 V
b100000000010010000000000000010 ]"
b100000000010010000000000000010 `"
b100 D
b100 a"
b100 t"
b100 w"
1!
#31000
b1 #
0!
#36000
b1100 B
b1100 m"
b1100 v"
b1000 C
b1000 l"
b1000 %#
b1000 2#
b1 f
b1 p
b1 ""
b1 ?"
b1100 @
b1100 \"
b1100 k"
b1100 u"
b10 *#
b10 (#
b1001000000000000001000 &#
b1001000000000000001000 .#
b1001000000000000001000 0#
b10010000000000000010 ,#
b10 Y
b10 S"
b10 "#
b10 Z
b10 !#
b1001 ,
b1001 L"
b1001 P"
b1001 {"
b1 #"
b1 r
b1 y
b1000 '
b1000 A"
b1000 p"
b0 V
b0 ]"
b0 `"
b1000 D
b1000 a"
b1000 t"
b1000 w"
b100000000010010000000000000010 W
b100000000010010000000000000010 ^"
b100000000010010000000000000010 ##
b10000 '#
b10000 +#
b10000 /#
b1000 A
b1000 _"
b1000 $#
b1000 )#
b1000 -#
b1000 1#
b1000 +
b1000 G"
b1000 M"
b1000 ["
b1000 o"
b1 X
b1 m
b1 V"
1b
b0 h
b0 q
b0 $"
b0 U"
05
10
1!
#41000
b10 #
0!
#46000
b10 g
b10 T"
b10 j"
14
0a
b10 f
b10 p
b10 ""
b10 ?"
b10 i
b10 ;"
b10 i"
16
13
0c
b1100 C
b1100 l"
b1100 %#
b1100 2#
b10000 B
b10000 m"
b10000 v"
b1001 '
b1001 A"
b1001 p"
b10 #"
b10 r
b10 y
b0 *#
b0 (#
b0 &#
b0 .#
b0 0#
b0 ,#
b0 Y
b0 S"
b0 "#
b0 Z
b0 !#
b0 ,
b0 L"
b0 P"
b0 {"
b0 E
b0 /"
b10000 @
b10000 \"
b10000 k"
b10000 u"
1/
b1000 &
b1000 D"
b1000 E"
b1000 e"
b1 e
b1 w
b1 >"
b1 B"
b1 c"
b1001 +
b1001 G"
b1001 M"
b1001 ["
b1001 o"
b10 X
b10 m
b10 V"
b0 W
b0 ^"
b0 ##
b1100 '#
b1100 +#
b1100 /#
b1100 A
b1100 _"
b1100 $#
b1100 )#
b1100 -#
b1100 1#
b1100 D
b1100 a"
b1100 t"
b1100 w"
1!
#51000
b11 #
0!
#56000
b10100 B
b10100 m"
b10100 v"
b10000 C
b10000 l"
b10000 %#
b10000 2#
b0 f
b0 p
b0 ""
b0 ?"
b10100 @
b10100 \"
b10100 k"
b10100 u"
b0 #"
b0 r
b0 y
b0 '
b0 A"
b0 p"
b1 *
b1 t
b1 s"
b1 }"
b10000 D
b10000 a"
b10000 t"
b10000 w"
b10000 '#
b10000 +#
b10000 /#
b10000 A
b10000 _"
b10000 $#
b10000 )#
b10000 -#
b10000 1#
b0 +
b0 G"
b0 M"
b0 ["
b0 o"
b0 X
b0 m
b0 V"
0b
b10 h
b10 q
b10 $"
b10 U"
15
b1001 &
b1001 D"
b1001 E"
b1001 e"
b10 e
b10 w
b10 >"
b10 B"
b10 c"
b1000 %
b1000 F"
b1000 h"
b1000 |"
b1 d
b1 f"
b1 q"
1!
#61000
b100 #
0!
#66000
b10100 C
b10100 l"
b10100 %#
b10100 2#
b11000 B
b11000 m"
b11000 v"
b10 *
b10 t
b10 s"
b10 }"
b11000 @
b11000 \"
b11000 k"
b11000 u"
b1001 %
b1001 F"
b1001 h"
b1001 |"
b10 d
b10 f"
b10 q"
b0 &
b0 D"
b0 E"
b0 e"
b0 e
b0 w
b0 >"
b0 B"
b0 c"
b10100 '#
b10100 +#
b10100 /#
b10100 A
b10100 _"
b10100 $#
b10100 )#
b10100 -#
b10100 1#
b10100 D
b10100 a"
b10100 t"
b10100 w"
1!
#71000
b101 #
0!
#76000
b11100 B
b11100 m"
b11100 v"
b11000 C
b11000 l"
b11000 %#
b11000 2#
b11100 @
b11100 \"
b11100 k"
b11100 u"
b0 *
b0 t
b0 s"
b0 }"
b11000 D
b11000 a"
b11000 t"
b11000 w"
b11000 '#
b11000 +#
b11000 /#
b11000 A
b11000 _"
b11000 $#
b11000 )#
b11000 -#
b11000 1#
b0 %
b0 F"
b0 h"
b0 |"
b0 d
b0 f"
b0 q"
1!
#81000
b110 #
0!
#86000
b11100 C
b11100 l"
b11100 %#
b11100 2#
b100000 B
b100000 m"
b100000 v"
b100000 @
b100000 \"
b100000 k"
b100000 u"
b11100 '#
b11100 +#
b11100 /#
b11100 A
b11100 _"
b11100 $#
b11100 )#
b11100 -#
b11100 1#
b11100 D
b11100 a"
b11100 t"
b11100 w"
1!
#91000
b111 #
0!
#96000
b100100 B
b100100 m"
b100100 v"
b100000 C
b100000 l"
b100000 %#
b100000 2#
b100100 @
b100100 \"
b100100 k"
b100100 u"
b10001000010010000000000000001 V
b10001000010010000000000000001 ]"
b10001000010010000000000000001 `"
b100000 D
b100000 a"
b100000 t"
b100000 w"
b100000 '#
b100000 +#
b100000 /#
b100000 A
b100000 _"
b100000 $#
b100000 )#
b100000 -#
b100000 1#
1!
#101000
b1000 #
0!
#106000
b0 g
b0 T"
b0 j"
01
04
1?
1`
b0 i
b0 ;"
b0 i"
03
06
b101000 C
b101000 l"
b101000 %#
b101000 2#
b101000 B
b101000 m"
b101000 v"
b1 *#
b1 (#
b100001001000000000000000100 &#
b100001001000000000000000100 .#
b100001001000000000000000100 0#
b1000010010000000000000001 ,#
b1 Y
b1 S"
b1 "#
b1 Z
b1 !#
b10 :
b10 Q"
b10 y"
b1001 ,
b1001 L"
b1001 P"
b1001 {"
0_
b1 <
b1 R"
b1 x"
b1000 .
b1000 K"
b1000 O"
b1000 z"
b100 E
b100 /"
b101000 @
b101000 \"
b101000 k"
b101000 u"
b10001000010010000000000000001 W
b10001000010010000000000000001 ^"
b10001000010010000000000000001 ##
b101000 '#
b101000 +#
b101000 /#
b100100 A
b100100 _"
b100100 $#
b100100 )#
b100100 -#
b100100 1#
b100000000010100000000001100011 V
b100000000010100000000001100011 ]"
b100000000010100000000001100011 `"
b100100 D
b100100 a"
b100100 t"
b100100 w"
1!
#111000
b1001 #
0!
#116000
11
1a
b101100 B
b101100 m"
b101100 v"
b10 r
b10 y
b11 f
b11 p
b11 ""
b11 ?"
13
1c
0?
0`
b101000 C
b101000 l"
b101000 %#
b101000 2#
b10 )
b10 j
b10 @"
b10 n
b1 s
b1 x
b101100 @
b101100 \"
b101100 k"
b101100 u"
b1100011 *#
b1100011 (#
b1010000000000110001100 &#
b1010000000000110001100 .#
b1010000000000110001100 0#
b10100000000001100011 ,#
b1100011 Y
b1100011 S"
b1100011 "#
b1100011 Z
b1100011 !#
1_
b0 :
b0 Q"
b0 y"
b1010 ,
b1010 L"
b1010 P"
b1010 {"
b0 <
b0 R"
b0 x"
b0 .
b0 K"
b0 O"
b0 z"
b1000 E
b1000 /"
b1 #"
b1001 '
b1001 A"
b1001 p"
b100000000010100000000000000101 V
b100000000010100000000000000101 ]"
b100000000010100000000000000101 `"
b101000 D
b101000 a"
b101000 t"
b101000 w"
b100000000010100000000001100011 W
b100000000010100000000001100011 ^"
b100000000010100000000001100011 ##
b110110100 '#
b110110100 +#
b110110100 /#
b101000 A
b101000 _"
b101000 $#
b101000 )#
b101000 -#
b101000 1#
b1001 +
b1001 G"
b1001 M"
b1001 ["
b1001 o"
b1000 -
b1000 H"
b1000 Z"
b1 X
b1 m
b1 V"
b10 9
b10 k
b10 Y"
b1 ;
b1 l
b1 X"
02
b0 h
b0 q
b0 $"
b0 U"
05
1!
#121000
b1010 #
0!
#126000
b0 )
b0 j
b0 @"
b0 n
b0 s
b0 x
b1100011 f
b1100011 p
b1100011 ""
b1100011 ?"
b101100 C
b101100 l"
b101100 %#
b101100 2#
b110000 B
b110000 m"
b110000 v"
b1010 '
b1010 A"
b1010 p"
b100011 #"
b1100011 r
b1100011 y
b101 *#
b101 (#
b1010000000000000010100 &#
b1010000000000000010100 .#
b1010000000000000010100 0#
b10100000000000000101 ,#
b101 Y
b101 S"
b101 "#
b101 Z
b101 !#
b110000 @
b110000 \"
b110000 k"
b110000 u"
b1001 &
b1001 D"
b1001 E"
b1001 e"
b10 (
b10 <"
b10 C"
b11 e
b11 w
b11 >"
b11 B"
b11 c"
00
b1010 +
b1010 G"
b1010 M"
b1010 ["
b1010 o"
b0 -
b0 H"
b0 Z"
b1100011 X
b1100011 m
b1100011 V"
b0 9
b0 k
b0 Y"
b0 ;
b0 l
b0 X"
12
1b
b100000000010100000000000000101 W
b100000000010100000000000000101 ^"
b100000000010100000000000000101 ##
b1000000 '#
b1000000 +#
b1000000 /#
b101100 A
b101100 _"
b101100 $#
b101100 )#
b101100 -#
b101100 1#
b0 V
b0 ]"
b0 `"
b101100 D
b101100 a"
b101100 t"
b101100 w"
1!
#131000
b1011 #
0!
#136000
b10 g
b10 T"
b10 j"
14
0a
b110100 B
b110100 m"
b110100 v"
b10 i
b10 ;"
b10 i"
16
13
0c
b110000 C
b110000 l"
b110000 %#
b110000 2#
b101 f
b101 p
b101 ""
b101 ?"
b1100011 )
b1100011 j
b1100011 @"
b1100011 n
b110100 @
b110100 \"
b110100 k"
b110100 u"
b0 *#
b0 (#
b0 &#
b0 .#
b0 0#
b0 ,#
b0 Y
b0 S"
b0 "#
b0 Z
b0 !#
b0 ,
b0 L"
b0 P"
b0 {"
b0 E
b0 /"
b101 #"
b101 r
b101 y
b11 *
b11 t
b11 s"
b11 }"
b10 \
b10 u
b10 J"
b110000 D
b110000 a"
b110000 t"
b110000 w"
b0 W
b0 ^"
b0 ##
b110000 '#
b110000 +#
b110000 /#
b110000 A
b110000 _"
b110000 $#
b110000 )#
b110000 -#
b110000 1#
b101 X
b101 m
b101 V"
b1010 &
b1010 D"
b1010 E"
b1010 e"
b0 (
b0 <"
b0 C"
b1100011 e
b1100011 w
b1100011 >"
b1100011 B"
b1100011 c"
10
b1001 %
b1001 F"
b1001 h"
b1001 |"
b11 d
b11 f"
b11 q"
0/
1!
#141000
b1100 #
0!
#146000
b0 f
b0 p
b0 ""
b0 ?"
b110100 C
b110100 l"
b110100 %#
b110100 2#
b111000 B
b111000 m"
b111000 v"
b1100011 *
b1100011 t
b1100011 s"
b1100011 }"
b0 )
b0 j
b0 @"
b0 n
b0 \
b0 u
b0 J"
b0 #"
b0 r
b0 y
b0 '
b0 A"
b0 p"
b111000 @
b111000 \"
b111000 k"
b111000 u"
b1010 %
b1010 F"
b1010 h"
b1010 |"
b1100011 d
b1100011 f"
b1100011 q"
1/
b1100011 (
b1100011 <"
b1100011 C"
b101 e
b101 w
b101 >"
b101 B"
b101 c"
b0 +
b0 G"
b0 M"
b0 ["
b0 o"
b0 X
b0 m
b0 V"
0b
b10 h
b10 q
b10 $"
b10 U"
15
b110100 '#
b110100 +#
b110100 /#
b110100 A
b110100 _"
b110100 $#
b110100 )#
b110100 -#
b110100 1#
b110100 D
b110100 a"
b110100 t"
b110100 w"
1!
#151000
b1101 #
0!
#156000
b111100 B
b111100 m"
b111100 v"
b111000 C
b111000 l"
b111000 %#
b111000 2#
b111100 @
b111100 \"
b111100 k"
b111100 u"
b101 *
b101 t
b101 s"
b101 }"
b111000 D
b111000 a"
b111000 t"
b111000 w"
b111000 '#
b111000 +#
b111000 /#
b111000 A
b111000 _"
b111000 $#
b111000 )#
b111000 -#
b111000 1#
b0 &
b0 D"
b0 E"
b0 e"
b0 (
b0 <"
b0 C"
b0 e
b0 w
b0 >"
b0 B"
b0 c"
b101 d
b101 f"
b101 q"
1!
#161000
b1110 #
0!
#166000
b111100 C
b111100 l"
b111100 %#
b111100 2#
b1000000 B
b1000000 m"
b1000000 v"
b0 *
b0 t
b0 s"
b0 }"
b1000000 @
b1000000 \"
b1000000 k"
b1000000 u"
b0 %
b0 F"
b0 h"
b0 |"
b0 d
b0 f"
b0 q"
b111100 '#
b111100 +#
b111100 /#
b111100 A
b111100 _"
b111100 $#
b111100 )#
b111100 -#
b111100 1#
b111100 D
b111100 a"
b111100 t"
b111100 w"
1!
#171000
b1111 #
0!
#176000
b1000100 B
b1000100 m"
b1000100 v"
b1000000 C
b1000000 l"
b1000000 %#
b1000000 2#
b1000100 @
b1000100 \"
b1000100 k"
b1000100 u"
b1000000 D
b1000000 a"
b1000000 t"
b1000000 w"
b1000000 '#
b1000000 +#
b1000000 /#
b1000000 A
b1000000 _"
b1000000 $#
b1000000 )#
b1000000 -#
b1000000 1#
1!
#181000
b10000 #
0!
#186000
b1000100 C
b1000100 l"
b1000100 %#
b1000100 2#
b1001000 B
b1001000 m"
b1001000 v"
b1001000 @
b1001000 \"
b1001000 k"
b1001000 u"
b1000100 '#
b1000100 +#
b1000100 /#
b1000100 A
b1000100 _"
b1000100 $#
b1000100 )#
b1000100 -#
b1000100 1#
b1000100 D
b1000100 a"
b1000100 t"
b1000100 w"
1!
#191000
b10001 #
0!
#196000
b1001100 B
b1001100 m"
b1001100 v"
b1001000 C
b1001000 l"
b1001000 %#
b1001000 2#
b1001100 @
b1001100 \"
b1001100 k"
b1001100 u"
b1001000 D
b1001000 a"
b1001000 t"
b1001000 w"
b1001000 '#
b1001000 +#
b1001000 /#
b1001000 A
b1001000 _"
b1001000 $#
b1001000 )#
b1001000 -#
b1001000 1#
1!
#201000
b10010 #
0!
#206000
b1001100 C
b1001100 l"
b1001100 %#
b1001100 2#
b1010000 B
b1010000 m"
b1010000 v"
b1010000 @
b1010000 \"
b1010000 k"
b1010000 u"
b1001100 '#
b1001100 +#
b1001100 /#
b1001100 A
b1001100 _"
b1001100 $#
b1001100 )#
b1001100 -#
b1001100 1#
b1001100 D
b1001100 a"
b1001100 t"
b1001100 w"
1!
#211000
b10011 #
0!
#216000
b1010100 B
b1010100 m"
b1010100 v"
b1010000 C
b1010000 l"
b1010000 %#
b1010000 2#
b1010100 @
b1010100 \"
b1010100 k"
b1010100 u"
b1010000 D
b1010000 a"
b1010000 t"
b1010000 w"
b1010000 '#
b1010000 +#
b1010000 /#
b1010000 A
b1010000 _"
b1010000 $#
b1010000 )#
b1010000 -#
b1010000 1#
1!
#221000
b10100 #
0!
#226000
b1010100 C
b1010100 l"
b1010100 %#
b1010100 2#
b1011000 B
b1011000 m"
b1011000 v"
b1011000 @
b1011000 \"
b1011000 k"
b1011000 u"
b1010100 '#
b1010100 +#
b1010100 /#
b1010100 A
b1010100 _"
b1010100 $#
b1010100 )#
b1010100 -#
b1010100 1#
b1010100 D
b1010100 a"
b1010100 t"
b1010100 w"
1!
#231000
b10101 #
0!
#236000
b1011100 B
b1011100 m"
b1011100 v"
b1011000 C
b1011000 l"
b1011000 %#
b1011000 2#
b1011100 @
b1011100 \"
b1011100 k"
b1011100 u"
b1011000 D
b1011000 a"
b1011000 t"
b1011000 w"
b1011000 '#
b1011000 +#
b1011000 /#
b1011000 A
b1011000 _"
b1011000 $#
b1011000 )#
b1011000 -#
b1011000 1#
1!
#241000
b10110 #
0!
#246000
b1011100 C
b1011100 l"
b1011100 %#
b1011100 2#
b1100000 B
b1100000 m"
b1100000 v"
b1100000 @
b1100000 \"
b1100000 k"
b1100000 u"
b1011100 '#
b1011100 +#
b1011100 /#
b1011100 A
b1011100 _"
b1011100 $#
b1011100 )#
b1011100 -#
b1011100 1#
b1011100 D
b1011100 a"
b1011100 t"
b1011100 w"
1!
#251000
b10111 #
0!
#256000
b1100100 B
b1100100 m"
b1100100 v"
b1100000 C
b1100000 l"
b1100000 %#
b1100000 2#
b1100100 @
b1100100 \"
b1100100 k"
b1100100 u"
b1100000 D
b1100000 a"
b1100000 t"
b1100000 w"
b1100000 '#
b1100000 +#
b1100000 /#
b1100000 A
b1100000 _"
b1100000 $#
b1100000 )#
b1100000 -#
b1100000 1#
1!
#261000
b11000 #
0!
#266000
b1100100 C
b1100100 l"
b1100100 %#
b1100100 2#
b1101000 B
b1101000 m"
b1101000 v"
b1101000 @
b1101000 \"
b1101000 k"
b1101000 u"
b1100100 '#
b1100100 +#
b1100100 /#
b1100100 A
b1100100 _"
b1100100 $#
b1100100 )#
b1100100 -#
b1100100 1#
b1100100 D
b1100100 a"
b1100100 t"
b1100100 w"
1!
#271000
b11001 #
0!
#276000
b1101100 B
b1101100 m"
b1101100 v"
b1101000 C
b1101000 l"
b1101000 %#
b1101000 2#
b1101100 @
b1101100 \"
b1101100 k"
b1101100 u"
b1101000 D
b1101000 a"
b1101000 t"
b1101000 w"
b1101000 '#
b1101000 +#
b1101000 /#
b1101000 A
b1101000 _"
b1101000 $#
b1101000 )#
b1101000 -#
b1101000 1#
1!
#281000
b11010 #
0!
#286000
b1101100 C
b1101100 l"
b1101100 %#
b1101100 2#
b1110000 B
b1110000 m"
b1110000 v"
b1110000 @
b1110000 \"
b1110000 k"
b1110000 u"
b1101100 '#
b1101100 +#
b1101100 /#
b1101100 A
b1101100 _"
b1101100 $#
b1101100 )#
b1101100 -#
b1101100 1#
b1101100 D
b1101100 a"
b1101100 t"
b1101100 w"
1!
#291000
b11011 #
0!
#296000
b1110100 B
b1110100 m"
b1110100 v"
b1110000 C
b1110000 l"
b1110000 %#
b1110000 2#
b1110100 @
b1110100 \"
b1110100 k"
b1110100 u"
b1110000 D
b1110000 a"
b1110000 t"
b1110000 w"
b1110000 '#
b1110000 +#
b1110000 /#
b1110000 A
b1110000 _"
b1110000 $#
b1110000 )#
b1110000 -#
b1110000 1#
1!
#301000
b11100 #
0!
#306000
b1110100 C
b1110100 l"
b1110100 %#
b1110100 2#
b1111000 B
b1111000 m"
b1111000 v"
b1111000 @
b1111000 \"
b1111000 k"
b1111000 u"
b1110100 '#
b1110100 +#
b1110100 /#
b1110100 A
b1110100 _"
b1110100 $#
b1110100 )#
b1110100 -#
b1110100 1#
b1110100 D
b1110100 a"
b1110100 t"
b1110100 w"
1!
#311000
b11101 #
0!
#316000
b1111100 B
b1111100 m"
b1111100 v"
b1111000 C
b1111000 l"
b1111000 %#
b1111000 2#
b1111100 @
b1111100 \"
b1111100 k"
b1111100 u"
b1111000 D
b1111000 a"
b1111000 t"
b1111000 w"
b1111000 '#
b1111000 +#
b1111000 /#
b1111000 A
b1111000 _"
b1111000 $#
b1111000 )#
b1111000 -#
b1111000 1#
1!
#321000
b11110 #
0!
#326000
b1111100 C
b1111100 l"
b1111100 %#
b1111100 2#
b10000000 B
b10000000 m"
b10000000 v"
b10000000 @
b10000000 \"
b10000000 k"
b10000000 u"
b1111100 '#
b1111100 +#
b1111100 /#
b1111100 A
b1111100 _"
b1111100 $#
b1111100 )#
b1111100 -#
b1111100 1#
b1111100 D
b1111100 a"
b1111100 t"
b1111100 w"
1!
#331000
b11111 #
0!
#336000
b10000100 B
b10000100 m"
b10000100 v"
b10000000 C
b10000000 l"
b10000000 %#
b10000000 2#
b10000100 @
b10000100 \"
b10000100 k"
b10000100 u"
b10000000 D
b10000000 a"
b10000000 t"
b10000000 w"
b10000000 '#
b10000000 +#
b10000000 /#
b10000000 A
b10000000 _"
b10000000 $#
b10000000 )#
b10000000 -#
b10000000 1#
1!
#341000
b100000 #
0!
#346000
b10000100 C
b10000100 l"
b10000100 %#
b10000100 2#
b10001000 B
b10001000 m"
b10001000 v"
b10001000 @
b10001000 \"
b10001000 k"
b10001000 u"
b10000100 '#
b10000100 +#
b10000100 /#
b10000100 A
b10000100 _"
b10000100 $#
b10000100 )#
b10000100 -#
b10000100 1#
b10000100 D
b10000100 a"
b10000100 t"
b10000100 w"
1!
#351000
b100001 #
0!
#356000
b10001100 B
b10001100 m"
b10001100 v"
b10001000 C
b10001000 l"
b10001000 %#
b10001000 2#
b10001100 @
b10001100 \"
b10001100 k"
b10001100 u"
b10001000 D
b10001000 a"
b10001000 t"
b10001000 w"
b10001000 '#
b10001000 +#
b10001000 /#
b10001000 A
b10001000 _"
b10001000 $#
b10001000 )#
b10001000 -#
b10001000 1#
1!
#361000
b100010 #
0!
#366000
b10001100 C
b10001100 l"
b10001100 %#
b10001100 2#
b10010000 B
b10010000 m"
b10010000 v"
b10010000 @
b10010000 \"
b10010000 k"
b10010000 u"
b10001100 '#
b10001100 +#
b10001100 /#
b10001100 A
b10001100 _"
b10001100 $#
b10001100 )#
b10001100 -#
b10001100 1#
b10001100 D
b10001100 a"
b10001100 t"
b10001100 w"
1!
#371000
b100011 #
0!
