Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Nov 24 02:30:53 2022
| Host         : felefaus-93 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.238        0.000                      0                 5537        0.046        0.000                      0                 5537        2.750        0.000                       0                  2177  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.238        0.000                      0                 5537        0.046        0.000                      0                 5537        2.750        0.000                       0                  2177  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            g_period_storage_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.933ns  (logic 1.795ns (25.890%)  route 5.138ns (74.110%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 12.882 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        1.671     5.340    sys_clk
    SLICE_X26Y14         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDRE (Prop_fdre_C_Q)         0.419     5.759 r  grant_reg/Q
                         net (fo=139, routed)         1.151     6.909    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X27Y13         LUT5 (Prop_lut5_I3_O)        0.329     7.238 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_2/O
                         net (fo=6, routed)           0.864     8.102    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_2_n_0
    SLICE_X27Y13         LUT5 (Prop_lut5_I4_O)        0.355     8.457 r  VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_13/O
                         net (fo=9, routed)           0.521     8.978    VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_13_n_0
    SLICE_X27Y14         LUT6 (Prop_lut6_I3_O)        0.326     9.304 r  VexRiscv/IBusCachedPlugin_cache/interface17_bank_bus_dat_r[7]_i_5/O
                         net (fo=6, routed)           0.659     9.963    VexRiscv/IBusCachedPlugin_cache/interface17_bank_bus_dat_r[7]_i_5_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.087 f  VexRiscv/IBusCachedPlugin_cache/r_period_storage[31]_i_4/O
                         net (fo=41, routed)          0.655    10.741    VexRiscv/IBusCachedPlugin_cache/r_period_storage[31]_i_4_0[0]
    SLICE_X34Y16         LUT6 (Prop_lut6_I5_O)        0.124    10.865 r  VexRiscv/IBusCachedPlugin_cache/g_period_storage[31]_i_3/O
                         net (fo=7, routed)           0.563    11.428    VexRiscv/IBusCachedPlugin_cache/g_period_storage[31]_i_3_n_0
    SLICE_X35Y18         LUT4 (Prop_lut4_I1_O)        0.118    11.546 r  VexRiscv/IBusCachedPlugin_cache/g_period_storage[31]_i_1/O
                         net (fo=32, routed)          0.727    12.273    VexRiscv_n_280
    SLICE_X34Y22         FDRE                                         r  g_period_storage_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        1.489    12.881    sys_clk
    SLICE_X34Y22         FDRE                                         r  g_period_storage_reg[21]/C
                         clock pessimism              0.391    13.273    
                         clock uncertainty           -0.035    13.237    
    SLICE_X34Y22         FDRE (Setup_fdre_C_R)       -0.726    12.511    g_period_storage_reg[21]
  -------------------------------------------------------------------
                         required time                         12.511    
                         arrival time                         -12.273    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            g_period_storage_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 1.795ns (25.346%)  route 5.287ns (74.654%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 12.957 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        1.671     5.340    sys_clk
    SLICE_X26Y14         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDRE (Prop_fdre_C_Q)         0.419     5.759 r  grant_reg/Q
                         net (fo=139, routed)         1.151     6.909    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X27Y13         LUT5 (Prop_lut5_I3_O)        0.329     7.238 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_2/O
                         net (fo=6, routed)           0.864     8.102    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_2_n_0
    SLICE_X27Y13         LUT5 (Prop_lut5_I4_O)        0.355     8.457 r  VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_13/O
                         net (fo=9, routed)           0.521     8.978    VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_13_n_0
    SLICE_X27Y14         LUT6 (Prop_lut6_I3_O)        0.326     9.304 r  VexRiscv/IBusCachedPlugin_cache/interface17_bank_bus_dat_r[7]_i_5/O
                         net (fo=6, routed)           0.659     9.963    VexRiscv/IBusCachedPlugin_cache/interface17_bank_bus_dat_r[7]_i_5_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.087 f  VexRiscv/IBusCachedPlugin_cache/r_period_storage[31]_i_4/O
                         net (fo=41, routed)          0.655    10.741    VexRiscv/IBusCachedPlugin_cache/r_period_storage[31]_i_4_0[0]
    SLICE_X34Y16         LUT6 (Prop_lut6_I5_O)        0.124    10.865 r  VexRiscv/IBusCachedPlugin_cache/g_period_storage[31]_i_3/O
                         net (fo=7, routed)           0.563    11.428    VexRiscv/IBusCachedPlugin_cache/g_period_storage[31]_i_3_n_0
    SLICE_X35Y18         LUT4 (Prop_lut4_I1_O)        0.118    11.546 r  VexRiscv/IBusCachedPlugin_cache/g_period_storage[31]_i_1/O
                         net (fo=32, routed)          0.875    12.422    VexRiscv_n_280
    SLICE_X39Y22         FDRE                                         r  g_period_storage_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        1.564    12.956    sys_clk
    SLICE_X39Y22         FDRE                                         r  g_period_storage_reg[25]/C
                         clock pessimism              0.391    13.348    
                         clock uncertainty           -0.035    13.312    
    SLICE_X39Y22         FDRE (Setup_fdre_C_R)       -0.631    12.681    g_period_storage_reg[25]
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                         -12.422    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            g_period_storage_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 1.795ns (25.346%)  route 5.287ns (74.654%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 12.957 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        1.671     5.340    sys_clk
    SLICE_X26Y14         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDRE (Prop_fdre_C_Q)         0.419     5.759 r  grant_reg/Q
                         net (fo=139, routed)         1.151     6.909    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X27Y13         LUT5 (Prop_lut5_I3_O)        0.329     7.238 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_2/O
                         net (fo=6, routed)           0.864     8.102    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_2_n_0
    SLICE_X27Y13         LUT5 (Prop_lut5_I4_O)        0.355     8.457 r  VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_13/O
                         net (fo=9, routed)           0.521     8.978    VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_13_n_0
    SLICE_X27Y14         LUT6 (Prop_lut6_I3_O)        0.326     9.304 r  VexRiscv/IBusCachedPlugin_cache/interface17_bank_bus_dat_r[7]_i_5/O
                         net (fo=6, routed)           0.659     9.963    VexRiscv/IBusCachedPlugin_cache/interface17_bank_bus_dat_r[7]_i_5_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.087 f  VexRiscv/IBusCachedPlugin_cache/r_period_storage[31]_i_4/O
                         net (fo=41, routed)          0.655    10.741    VexRiscv/IBusCachedPlugin_cache/r_period_storage[31]_i_4_0[0]
    SLICE_X34Y16         LUT6 (Prop_lut6_I5_O)        0.124    10.865 r  VexRiscv/IBusCachedPlugin_cache/g_period_storage[31]_i_3/O
                         net (fo=7, routed)           0.563    11.428    VexRiscv/IBusCachedPlugin_cache/g_period_storage[31]_i_3_n_0
    SLICE_X35Y18         LUT4 (Prop_lut4_I1_O)        0.118    11.546 r  VexRiscv/IBusCachedPlugin_cache/g_period_storage[31]_i_1/O
                         net (fo=32, routed)          0.875    12.422    VexRiscv_n_280
    SLICE_X39Y22         FDRE                                         r  g_period_storage_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        1.564    12.956    sys_clk
    SLICE_X39Y22         FDRE                                         r  g_period_storage_reg[28]/C
                         clock pessimism              0.391    13.348    
                         clock uncertainty           -0.035    13.312    
    SLICE_X39Y22         FDRE (Setup_fdre_C_R)       -0.631    12.681    g_period_storage_reg[28]
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                         -12.422    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx_fifo_level0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.284ns  (logic 1.795ns (24.643%)  route 5.489ns (75.357%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        1.671     5.340    sys_clk
    SLICE_X26Y14         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDRE (Prop_fdre_C_Q)         0.419     5.759 r  grant_reg/Q
                         net (fo=139, routed)         1.151     6.909    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X27Y13         LUT5 (Prop_lut5_I3_O)        0.329     7.238 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_2/O
                         net (fo=6, routed)           0.864     8.102    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_2_n_0
    SLICE_X27Y13         LUT5 (Prop_lut5_I4_O)        0.355     8.457 f  VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_13/O
                         net (fo=9, routed)           0.649     9.106    VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_13_n_0
    SLICE_X27Y14         LUT6 (Prop_lut6_I3_O)        0.326     9.432 f  VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_17/O
                         net (fo=3, routed)           1.179    10.612    VexRiscv/IBusCachedPlugin_cache/basesoc_adr[4]
    SLICE_X34Y14         LUT6 (Prop_lut6_I1_O)        0.124    10.736 f  VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_11/O
                         net (fo=8, routed)           0.687    11.422    VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_11_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I5_O)        0.124    11.546 r  VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_1/O
                         net (fo=21, routed)          0.611    12.157    VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0_reg[2]
    SLICE_X40Y12         LUT3 (Prop_lut3_I2_O)        0.118    12.275 r  VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0[4]_i_1/O
                         net (fo=5, routed)           0.349    12.624    VexRiscv_n_95
    SLICE_X40Y13         FDRE                                         r  uart_tx_fifo_level0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        1.574    12.966    sys_clk
    SLICE_X40Y13         FDRE                                         r  uart_tx_fifo_level0_reg[2]/C
                         clock pessimism              0.391    13.358    
                         clock uncertainty           -0.035    13.322    
    SLICE_X40Y13         FDRE (Setup_fdre_C_CE)      -0.407    12.915    uart_tx_fifo_level0_reg[2]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                         -12.624    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx_fifo_level0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.284ns  (logic 1.795ns (24.643%)  route 5.489ns (75.357%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        1.671     5.340    sys_clk
    SLICE_X26Y14         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDRE (Prop_fdre_C_Q)         0.419     5.759 r  grant_reg/Q
                         net (fo=139, routed)         1.151     6.909    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X27Y13         LUT5 (Prop_lut5_I3_O)        0.329     7.238 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_2/O
                         net (fo=6, routed)           0.864     8.102    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_2_n_0
    SLICE_X27Y13         LUT5 (Prop_lut5_I4_O)        0.355     8.457 f  VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_13/O
                         net (fo=9, routed)           0.649     9.106    VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_13_n_0
    SLICE_X27Y14         LUT6 (Prop_lut6_I3_O)        0.326     9.432 f  VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_17/O
                         net (fo=3, routed)           1.179    10.612    VexRiscv/IBusCachedPlugin_cache/basesoc_adr[4]
    SLICE_X34Y14         LUT6 (Prop_lut6_I1_O)        0.124    10.736 f  VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_11/O
                         net (fo=8, routed)           0.687    11.422    VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_11_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I5_O)        0.124    11.546 r  VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_1/O
                         net (fo=21, routed)          0.611    12.157    VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0_reg[2]
    SLICE_X40Y12         LUT3 (Prop_lut3_I2_O)        0.118    12.275 r  VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0[4]_i_1/O
                         net (fo=5, routed)           0.349    12.624    VexRiscv_n_95
    SLICE_X40Y13         FDRE                                         r  uart_tx_fifo_level0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        1.574    12.966    sys_clk
    SLICE_X40Y13         FDRE                                         r  uart_tx_fifo_level0_reg[3]/C
                         clock pessimism              0.391    13.358    
                         clock uncertainty           -0.035    13.322    
    SLICE_X40Y13         FDRE (Setup_fdre_C_CE)      -0.407    12.915    uart_tx_fifo_level0_reg[3]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                         -12.624    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx_fifo_level0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.284ns  (logic 1.795ns (24.643%)  route 5.489ns (75.357%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        1.671     5.340    sys_clk
    SLICE_X26Y14         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDRE (Prop_fdre_C_Q)         0.419     5.759 r  grant_reg/Q
                         net (fo=139, routed)         1.151     6.909    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X27Y13         LUT5 (Prop_lut5_I3_O)        0.329     7.238 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_2/O
                         net (fo=6, routed)           0.864     8.102    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_2_n_0
    SLICE_X27Y13         LUT5 (Prop_lut5_I4_O)        0.355     8.457 f  VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_13/O
                         net (fo=9, routed)           0.649     9.106    VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_13_n_0
    SLICE_X27Y14         LUT6 (Prop_lut6_I3_O)        0.326     9.432 f  VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_17/O
                         net (fo=3, routed)           1.179    10.612    VexRiscv/IBusCachedPlugin_cache/basesoc_adr[4]
    SLICE_X34Y14         LUT6 (Prop_lut6_I1_O)        0.124    10.736 f  VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_11/O
                         net (fo=8, routed)           0.687    11.422    VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_11_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I5_O)        0.124    11.546 r  VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_1/O
                         net (fo=21, routed)          0.611    12.157    VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0_reg[2]
    SLICE_X40Y12         LUT3 (Prop_lut3_I2_O)        0.118    12.275 r  VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0[4]_i_1/O
                         net (fo=5, routed)           0.349    12.624    VexRiscv_n_95
    SLICE_X40Y13         FDRE                                         r  uart_tx_fifo_level0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        1.574    12.966    sys_clk
    SLICE_X40Y13         FDRE                                         r  uart_tx_fifo_level0_reg[4]/C
                         clock pessimism              0.391    13.358    
                         clock uncertainty           -0.035    13.322    
    SLICE_X40Y13         FDRE (Setup_fdre_C_CE)      -0.407    12.915    uart_tx_fifo_level0_reg[4]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                         -12.624    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            r_width_storage_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.196ns  (logic 1.194ns (16.592%)  route 6.002ns (83.408%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 12.882 - 8.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        1.667     5.336    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    SLICE_X25Y13         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y13         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[18]/Q
                         net (fo=2, routed)           1.202     6.993    VexRiscv/IBusCachedPlugin_cache/lineLoader_address[18]
    SLICE_X26Y14         LUT5 (Prop_lut5_I0_O)        0.124     7.117 f  VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_8/O
                         net (fo=2, routed)           0.809     7.926    VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_8_n_0
    SLICE_X26Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.050 f  VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_5/O
                         net (fo=17, routed)          0.501     8.551    VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_5_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.675 f  VexRiscv/IBusCachedPlugin_cache/interface16_bank_bus_dat_r[31]_i_4/O
                         net (fo=16, routed)          0.720     9.395    VexRiscv/IBusCachedPlugin_cache/interface16_bank_bus_dat_r[31]_i_4_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I2_O)        0.124     9.519 f  VexRiscv/IBusCachedPlugin_cache/interface2_bank_bus_dat_r[0]_i_4/O
                         net (fo=15, routed)          1.036    10.555    VexRiscv/IBusCachedPlugin_cache/interface2_bank_bus_dat_r[0]_i_4_n_0
    SLICE_X32Y15         LUT4 (Prop_lut4_I1_O)        0.124    10.679 r  VexRiscv/IBusCachedPlugin_cache/r_period_storage[31]_i_3/O
                         net (fo=10, routed)          0.911    11.590    VexRiscv/IBusCachedPlugin_cache/r_period_storage[31]_i_3_n_0
    SLICE_X37Y17         LUT4 (Prop_lut4_I3_O)        0.118    11.708 r  VexRiscv/IBusCachedPlugin_cache/r_width_storage[31]_i_2/O
                         net (fo=32, routed)          0.824    12.532    csrbank8_r_width0_re
    SLICE_X35Y22         FDRE                                         r  r_width_storage_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        1.489    12.881    sys_clk
    SLICE_X35Y22         FDRE                                         r  r_width_storage_reg[22]/C
                         clock pessimism              0.391    13.273    
                         clock uncertainty           -0.035    13.237    
    SLICE_X35Y22         FDRE (Setup_fdre_C_CE)      -0.407    12.830    r_width_storage_reg[22]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -12.532    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            r_width_storage_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.196ns  (logic 1.194ns (16.592%)  route 6.002ns (83.408%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 12.882 - 8.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        1.667     5.336    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    SLICE_X25Y13         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y13         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[18]/Q
                         net (fo=2, routed)           1.202     6.993    VexRiscv/IBusCachedPlugin_cache/lineLoader_address[18]
    SLICE_X26Y14         LUT5 (Prop_lut5_I0_O)        0.124     7.117 f  VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_8/O
                         net (fo=2, routed)           0.809     7.926    VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_8_n_0
    SLICE_X26Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.050 f  VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_5/O
                         net (fo=17, routed)          0.501     8.551    VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_5_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.675 f  VexRiscv/IBusCachedPlugin_cache/interface16_bank_bus_dat_r[31]_i_4/O
                         net (fo=16, routed)          0.720     9.395    VexRiscv/IBusCachedPlugin_cache/interface16_bank_bus_dat_r[31]_i_4_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I2_O)        0.124     9.519 f  VexRiscv/IBusCachedPlugin_cache/interface2_bank_bus_dat_r[0]_i_4/O
                         net (fo=15, routed)          1.036    10.555    VexRiscv/IBusCachedPlugin_cache/interface2_bank_bus_dat_r[0]_i_4_n_0
    SLICE_X32Y15         LUT4 (Prop_lut4_I1_O)        0.124    10.679 r  VexRiscv/IBusCachedPlugin_cache/r_period_storage[31]_i_3/O
                         net (fo=10, routed)          0.911    11.590    VexRiscv/IBusCachedPlugin_cache/r_period_storage[31]_i_3_n_0
    SLICE_X37Y17         LUT4 (Prop_lut4_I3_O)        0.118    11.708 r  VexRiscv/IBusCachedPlugin_cache/r_width_storage[31]_i_2/O
                         net (fo=32, routed)          0.824    12.532    csrbank8_r_width0_re
    SLICE_X35Y22         FDRE                                         r  r_width_storage_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        1.489    12.881    sys_clk
    SLICE_X35Y22         FDRE                                         r  r_width_storage_reg[24]/C
                         clock pessimism              0.391    13.273    
                         clock uncertainty           -0.035    13.237    
    SLICE_X35Y22         FDRE (Setup_fdre_C_CE)      -0.407    12.830    r_width_storage_reg[24]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -12.532    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            r_width_storage_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.196ns  (logic 1.194ns (16.592%)  route 6.002ns (83.408%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 12.882 - 8.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        1.667     5.336    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    SLICE_X25Y13         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y13         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[18]/Q
                         net (fo=2, routed)           1.202     6.993    VexRiscv/IBusCachedPlugin_cache/lineLoader_address[18]
    SLICE_X26Y14         LUT5 (Prop_lut5_I0_O)        0.124     7.117 f  VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_8/O
                         net (fo=2, routed)           0.809     7.926    VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_8_n_0
    SLICE_X26Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.050 f  VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_5/O
                         net (fo=17, routed)          0.501     8.551    VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_5_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.675 f  VexRiscv/IBusCachedPlugin_cache/interface16_bank_bus_dat_r[31]_i_4/O
                         net (fo=16, routed)          0.720     9.395    VexRiscv/IBusCachedPlugin_cache/interface16_bank_bus_dat_r[31]_i_4_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I2_O)        0.124     9.519 f  VexRiscv/IBusCachedPlugin_cache/interface2_bank_bus_dat_r[0]_i_4/O
                         net (fo=15, routed)          1.036    10.555    VexRiscv/IBusCachedPlugin_cache/interface2_bank_bus_dat_r[0]_i_4_n_0
    SLICE_X32Y15         LUT4 (Prop_lut4_I1_O)        0.124    10.679 r  VexRiscv/IBusCachedPlugin_cache/r_period_storage[31]_i_3/O
                         net (fo=10, routed)          0.911    11.590    VexRiscv/IBusCachedPlugin_cache/r_period_storage[31]_i_3_n_0
    SLICE_X37Y17         LUT4 (Prop_lut4_I3_O)        0.118    11.708 r  VexRiscv/IBusCachedPlugin_cache/r_width_storage[31]_i_2/O
                         net (fo=32, routed)          0.824    12.532    csrbank8_r_width0_re
    SLICE_X35Y22         FDRE                                         r  r_width_storage_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        1.489    12.881    sys_clk
    SLICE_X35Y22         FDRE                                         r  r_width_storage_reg[26]/C
                         clock pessimism              0.391    13.273    
                         clock uncertainty           -0.035    13.237    
    SLICE_X35Y22         FDRE (Setup_fdre_C_CE)      -0.407    12.830    r_width_storage_reg[26]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -12.532    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            r_width_storage_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.196ns  (logic 1.194ns (16.592%)  route 6.002ns (83.408%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 12.882 - 8.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        1.667     5.336    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    SLICE_X25Y13         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y13         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[18]/Q
                         net (fo=2, routed)           1.202     6.993    VexRiscv/IBusCachedPlugin_cache/lineLoader_address[18]
    SLICE_X26Y14         LUT5 (Prop_lut5_I0_O)        0.124     7.117 f  VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_8/O
                         net (fo=2, routed)           0.809     7.926    VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_8_n_0
    SLICE_X26Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.050 f  VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_5/O
                         net (fo=17, routed)          0.501     8.551    VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_5_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.675 f  VexRiscv/IBusCachedPlugin_cache/interface16_bank_bus_dat_r[31]_i_4/O
                         net (fo=16, routed)          0.720     9.395    VexRiscv/IBusCachedPlugin_cache/interface16_bank_bus_dat_r[31]_i_4_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I2_O)        0.124     9.519 f  VexRiscv/IBusCachedPlugin_cache/interface2_bank_bus_dat_r[0]_i_4/O
                         net (fo=15, routed)          1.036    10.555    VexRiscv/IBusCachedPlugin_cache/interface2_bank_bus_dat_r[0]_i_4_n_0
    SLICE_X32Y15         LUT4 (Prop_lut4_I1_O)        0.124    10.679 r  VexRiscv/IBusCachedPlugin_cache/r_period_storage[31]_i_3/O
                         net (fo=10, routed)          0.911    11.590    VexRiscv/IBusCachedPlugin_cache/r_period_storage[31]_i_3_n_0
    SLICE_X37Y17         LUT4 (Prop_lut4_I3_O)        0.118    11.708 r  VexRiscv/IBusCachedPlugin_cache/r_width_storage[31]_i_2/O
                         net (fo=32, routed)          0.824    12.532    csrbank8_r_width0_re
    SLICE_X35Y22         FDRE                                         r  r_width_storage_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        1.489    12.881    sys_clk
    SLICE_X35Y22         FDRE                                         r  r_width_storage_reg[31]/C
                         clock pessimism              0.391    13.273    
                         clock uncertainty           -0.035    13.237    
    SLICE_X35Y22         FDRE (Setup_fdre_C_CE)      -0.407    12.830    r_width_storage_reg[31]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -12.532    
  -------------------------------------------------------------------
                         slack                                  0.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/dataCache_1/ways_0_tags_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        0.564     1.476    VexRiscv/dataCache_1/stageB_flusher_counter_reg[0]_0
    SLICE_X27Y9          FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y9          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[17]/Q
                         net (fo=3, routed)           0.120     1.737    VexRiscv/dataCache_1/dataCache_1_io_mem_cmd_payload_address[15]
    RAMB18_X1Y3          RAMB18E1                                     r  VexRiscv/dataCache_1/ways_0_tags_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        0.875     2.035    VexRiscv/dataCache_1/stageB_flusher_counter_reg[0]_0
    RAMB18_X1Y3          RAMB18E1                                     r  VexRiscv/dataCache_1/ways_0_tags_reg/CLKBWRCLK
                         clock pessimism             -0.499     1.536    
    RAMB18_X1Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.155     1.691    VexRiscv/dataCache_1/ways_0_tags_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/dataCache_1/ways_0_tags_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.021%)  route 0.120ns (45.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        0.564     1.476    VexRiscv/dataCache_1/stageB_flusher_counter_reg[0]_0
    SLICE_X27Y9          FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y9          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[16]/Q
                         net (fo=3, routed)           0.120     1.737    VexRiscv/dataCache_1/dataCache_1_io_mem_cmd_payload_address[14]
    RAMB18_X1Y3          RAMB18E1                                     r  VexRiscv/dataCache_1/ways_0_tags_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        0.875     2.035    VexRiscv/dataCache_1/stageB_flusher_counter_reg[0]_0
    RAMB18_X1Y3          RAMB18E1                                     r  VexRiscv/dataCache_1/ways_0_tags_reg/CLKBWRCLK
                         clock pessimism             -0.499     1.536    
    RAMB18_X1Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[6])
                                                      0.155     1.691    VexRiscv/dataCache_1/ways_0_tags_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.971%)  route 0.120ns (46.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        0.567     1.479    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    SLICE_X7Y9           FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[12]/Q
                         net (fo=2, routed)           0.120     1.740    VexRiscv/IBusCachedPlugin_cache/lineLoader_address[12]
    RAMB18_X0Y4          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        0.876     2.036    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    RAMB18_X0Y4          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
                         clock pessimism             -0.499     1.537    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155     1.692    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_6_9/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.842%)  route 0.276ns (66.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        0.588     1.500    sys_clk
    SLICE_X39Y13         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.276     1.917    storage_reg_0_15_6_9/A0
    SLICE_X42Y13         RAMD32                                       r  storage_reg_0_15_6_9/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        0.858     2.017    storage_reg_0_15_6_9/WCLK
    SLICE_X42Y13         RAMD32                                       r  storage_reg_0_15_6_9/DP/CLK
                         clock pessimism             -0.480     1.537    
    SLICE_X42Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    storage_reg_0_15_6_9/DP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_6_9/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.842%)  route 0.276ns (66.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        0.588     1.500    sys_clk
    SLICE_X39Y13         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.276     1.917    storage_reg_0_15_6_9/A0
    SLICE_X42Y13         RAMD32                                       r  storage_reg_0_15_6_9/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        0.858     2.017    storage_reg_0_15_6_9/WCLK
    SLICE_X42Y13         RAMD32                                       r  storage_reg_0_15_6_9/SP/CLK
                         clock pessimism             -0.480     1.537    
    SLICE_X42Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    storage_reg_0_15_6_9/SP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_6_9__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.842%)  route 0.276ns (66.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        0.588     1.500    sys_clk
    SLICE_X39Y13         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.276     1.917    storage_reg_0_15_6_9__0/A0
    SLICE_X42Y13         RAMD32                                       r  storage_reg_0_15_6_9__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        0.858     2.017    storage_reg_0_15_6_9__0/WCLK
    SLICE_X42Y13         RAMD32                                       r  storage_reg_0_15_6_9__0/DP/CLK
                         clock pessimism             -0.480     1.537    
    SLICE_X42Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    storage_reg_0_15_6_9__0/DP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_6_9__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.842%)  route 0.276ns (66.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        0.588     1.500    sys_clk
    SLICE_X39Y13         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.276     1.917    storage_reg_0_15_6_9__0/A0
    SLICE_X42Y13         RAMD32                                       r  storage_reg_0_15_6_9__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        0.858     2.017    storage_reg_0_15_6_9__0/WCLK
    SLICE_X42Y13         RAMD32                                       r  storage_reg_0_15_6_9__0/SP/CLK
                         clock pessimism             -0.480     1.537    
    SLICE_X42Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    storage_reg_0_15_6_9__0/SP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_6_9/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.286%)  route 0.259ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        0.592     1.504    sys_clk
    SLICE_X37Y6          FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.259     1.904    storage_1_reg_0_15_6_9/A0
    SLICE_X38Y7          RAMD32                                       r  storage_1_reg_0_15_6_9/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        0.860     2.019    storage_1_reg_0_15_6_9/WCLK
    SLICE_X38Y7          RAMD32                                       r  storage_1_reg_0_15_6_9/DP/CLK
                         clock pessimism             -0.500     1.519    
    SLICE_X38Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    storage_1_reg_0_15_6_9/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_6_9/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.286%)  route 0.259ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        0.592     1.504    sys_clk
    SLICE_X37Y6          FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.259     1.904    storage_1_reg_0_15_6_9/A0
    SLICE_X38Y7          RAMD32                                       r  storage_1_reg_0_15_6_9/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        0.860     2.019    storage_1_reg_0_15_6_9/WCLK
    SLICE_X38Y7          RAMD32                                       r  storage_1_reg_0_15_6_9/SP/CLK
                         clock pessimism             -0.500     1.519    
    SLICE_X38Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    storage_1_reg_0_15_6_9/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_6_9__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.286%)  route 0.259ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        0.592     1.504    sys_clk
    SLICE_X37Y6          FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.259     1.904    storage_1_reg_0_15_6_9__0/A0
    SLICE_X38Y7          RAMD32                                       r  storage_1_reg_0_15_6_9__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2176, routed)        0.860     2.019    storage_1_reg_0_15_6_9__0/WCLK
    SLICE_X38Y7          RAMD32                                       r  storage_1_reg_0_15_6_9__0/DP/CLK
                         clock pessimism             -0.500     1.519    
    SLICE_X38Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    storage_1_reg_0_15_6_9__0/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y2  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y2  VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y3  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y3  VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y0  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y4  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y4  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y4  VexRiscv/dataCache_1/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y2  VexRiscv/dataCache_1/ways_0_data_symbol1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y1  VexRiscv/dataCache_1/ways_0_data_symbol2_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y6  storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y6  storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y6  storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y6  storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y6  storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y6  storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y6  storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y6  storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y6  storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y6  storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y6  storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y6  storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y6  storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y6  storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y6  storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y6  storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y6  storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y6  storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y6  storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y6  storage_1_reg_0_15_0_5/RAMC/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-----------------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input           | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port            | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+-----------------+---------+-------+---------------+---------+---------------+---------+----------+
clk       | ESP82660        | FDRE    | -     |    -0.249 (r) | FAST    |     2.911 (r) | SLOW    |          |
clk       | ESP82661        | FDRE    | -     |    -0.218 (r) | FAST    |     2.907 (r) | SLOW    |          |
clk       | ESP82662        | FDRE    | -     |     0.069 (r) | FAST    |     2.418 (r) | SLOW    |          |
clk       | ESP82663        | FDRE    | -     |    -0.171 (r) | FAST    |     2.853 (r) | SLOW    |          |
clk       | ESP82664        | FDRE    | -     |    -0.248 (r) | FAST    |     2.980 (r) | SLOW    |          |
clk       | ESP82665        | FDRE    | -     |    -0.183 (r) | FAST    |     2.799 (r) | SLOW    |          |
clk       | LIR0            | FDRE    | -     |     0.063 (r) | FAST    |     2.422 (r) | SLOW    |          |
clk       | RGB_sensor_Out0 | FDRE    | -     |    -0.283 (r) | FAST    |     3.019 (r) | SLOW    |          |
clk       | RIR0            | FDRE    | -     |    -0.086 (r) | FAST    |     2.556 (r) | SLOW    |          |
clk       | btnc            | FDRE    | -     |     0.106 (r) | FAST    |     2.215 (r) | SLOW    |          |
clk       | btnd            | FDRE    | -     |    -0.437 (r) | FAST    |     3.147 (r) | SLOW    |          |
clk       | btnu            | FDRE    | -     |     0.506 (r) | FAST    |     1.619 (r) | SLOW    |          |
clk       | cpu_reset       | FDRE    | -     |     0.048 (r) | FAST    |     2.404 (r) | SLOW    |          |
clk       | serial_rx       | FDRE    | -     |    -0.218 (r) | FAST    |     2.842 (r) | SLOW    |          |
clk       | sw0             | FDRE    | -     |     0.040 (r) | FAST    |     2.353 (r) | SLOW    |          |
clk       | sw1             | FDRE    | -     |    -0.466 (r) | FAST    |     3.192 (r) | SLOW    |          |
clk       | sw2             | FDRE    | -     |    -0.181 (r) | FAST    |     2.793 (r) | SLOW    |          |
clk       | sw3             | FDRE    | -     |    -0.242 (r) | FAST    |     2.922 (r) | SLOW    |          |
----------+-----------------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+----------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output         | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port           | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+----------------+--------+-------+----------------+---------+----------------+---------+----------+
clk       | RGB_sensor_EN0 | FDRE   | -     |     12.067 (r) | SLOW    |      3.675 (r) | FAST    |          |
clk       | RGB_sensor_S0  | FDRE   | -     |     12.162 (r) | SLOW    |      3.690 (r) | FAST    |          |
clk       | RGB_sensor_S1  | FDRE   | -     |     11.129 (r) | SLOW    |      3.200 (r) | FAST    |          |
clk       | RGB_sensor_S2  | FDRE   | -     |     12.466 (r) | SLOW    |      3.758 (r) | FAST    |          |
clk       | RGB_sensor_S3  | FDRE   | -     |     12.851 (r) | SLOW    |      3.933 (r) | FAST    |          |
clk       | led0           | FDRE   | -     |     12.460 (r) | SLOW    |      3.797 (r) | FAST    |          |
clk       | led1           | FDRE   | -     |     12.668 (r) | SLOW    |      3.911 (r) | FAST    |          |
clk       | led2           | FDRE   | -     |     14.384 (r) | SLOW    |      4.772 (r) | FAST    |          |
clk       | led3           | FDRE   | -     |     14.100 (r) | SLOW    |      4.542 (r) | FAST    |          |
clk       | ledRGB1_b      | FDRE   | -     |     13.474 (r) | SLOW    |      4.309 (r) | FAST    |          |
clk       | ledRGB1_g      | FDRE   | -     |     13.322 (r) | SLOW    |      4.144 (r) | FAST    |          |
clk       | ledRGB1_r      | FDRE   | -     |     12.057 (r) | SLOW    |      3.670 (r) | FAST    |          |
clk       | motorEN10      | FDRE   | -     |     11.779 (r) | SLOW    |      3.560 (r) | FAST    |          |
clk       | motorEN20      | FDRE   | -     |     11.629 (r) | SLOW    |      3.494 (r) | FAST    |          |
clk       | motorEN30      | FDRE   | -     |     11.357 (r) | SLOW    |      3.303 (r) | FAST    |          |
clk       | motorEN40      | FDRE   | -     |     11.356 (r) | SLOW    |      3.309 (r) | FAST    |          |
clk       | serial_tx      | FDSE   | -     |     11.219 (r) | SLOW    |      3.220 (r) | FAST    |          |
clk       | stepper0       | FDRE   | -     |     12.446 (r) | SLOW    |      3.836 (r) | FAST    |          |
clk       | stepper1       | FDRE   | -     |     12.438 (r) | SLOW    |      3.830 (r) | FAST    |          |
clk       | stepper2       | FDRE   | -     |     12.543 (r) | SLOW    |      3.875 (r) | FAST    |          |
clk       | stepper3       | FDRE   | -     |     12.465 (r) | SLOW    |      3.747 (r) | FAST    |          |
----------+----------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk    | clk         |         7.762 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



