# Hspice Project
This repository contains implementations of four different components using HPICE.
- DRAM
- SRAM
- High-Frequency Divider
- Manchester Adder

## DRAM
  - DRAM.sp：Single DRAM cell.
  <img src="https://github.com/xkllkx/Hspice/blob/main/DRAM/DRAM_cell.png" width="50%" height="50%">
  
  - DRAM_array.sp：4x4 1T1C DRAM array
  <img src="https://github.com/xkllkx/Hspice/blob/main/DRAM/DRAM_array.png" width="50%" height="50%">
  
## SRAM
  - 6T-SRAM cell
  - 8T-SRAM cell
<img src="https://github.com/xkllkx/Hspice/blob/main/SRAM/SRAM.png" width="50%" height="50%">

##  High-Frequency Divider by D flip-flop
### Goal：Design a Frequency Divider and measure the highest operating frequency and power consumption.
<img src="https://github.com/xkllkx/Hspice/blob/main/High%20frequency%20divider/Midterm_Project.drawio.png" width="50%" height="50%">

##  Manchester Adder
<img src="https://github.com/xkllkx/Hspice/blob/main/Manchester%20Adder/Final_Project.drawio.png" width="100%" height="100%">
