/***********************************************************************************
 *                                                                                 *
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 */

/***********************************************************************************
 ***********************************************************************************
 *                                                                                 *
 *  Revision      :   *
 *                                                                                 *
 *  Description   :  Read/Write macros to Falcon16 IP's uC RAM's User variables    *
 */

/** @file falcon16_api_uc_vars_rdwr_defns.h
 * Read/Write macros to Falcon16 IP's uC RAM's User variables
 */

/* THIS FILE IS GENERATED USING AN AUTOMATED SCRIPT... PLEASE DO NOT EDIT THIS FILE DIRECTLY !!! */


#ifndef FALCON16_API_UC_VARS_RDWR_DEFNS_PUBLIC_H
#define FALCON16_API_UC_VARS_RDWR_DEFNS_PUBLIC_H

/************************************/
/*  Serdes IP RAM access functions  */
/************************************/

/* RAM access functions for lane_var_struct variables */
#define rdv_falcon16_tsc_config_word(sa__)                                              falcon16_tsc_rdwl_uc_var(sa__,__ERR,0x0)
#define wrv_falcon16_tsc_config_word(sa__, wr_val)                                      falcon16_tsc_wrwl_uc_var(sa__,0x0,wr_val)
#define rdv_falcon16_tsc_usr_ctrl_fast_link_recovery_byte(sa__)                         falcon16_tsc_rdbl_uc_var(sa__,__ERR,0x2)
#define wrv_falcon16_tsc_usr_ctrl_fast_link_recovery_byte(sa__, wr_val)                 falcon16_tsc_wrbl_uc_var(sa__,0x2,wr_val)
#define rdv_falcon16_tsc_usr_ctrl_clk90_offset_adjust(sa__)                             falcon16_tsc_rdbls_uc_var(sa__,__ERR,0x3)
#define wrv_falcon16_tsc_usr_ctrl_clk90_offset_adjust(sa__, wr_val)                     falcon16_tsc_wrbls_uc_var(sa__,0x3,wr_val)
#define rdv_falcon16_tsc_usr_ctrl_clk90_offset_override(sa__)                           falcon16_tsc_rdbl_uc_var(sa__,__ERR,0x4)
#define wrv_falcon16_tsc_usr_ctrl_clk90_offset_override(sa__, wr_val)                   falcon16_tsc_wrbl_uc_var(sa__,0x4,wr_val)
#define rdv_falcon16_tsc_usr_ctrl_lane_event_log_level(sa__)                            falcon16_tsc_rdbl_uc_var(sa__,__ERR,0x5)
#define wrv_falcon16_tsc_usr_ctrl_lane_event_log_level(sa__, wr_val)                    falcon16_tsc_wrbl_uc_var(sa__,0x5,wr_val)
#define rdv_falcon16_tsc_usr_ctrl_vertical_threshold_adjust(sa__)                       falcon16_tsc_rdbls_uc_var(sa__,__ERR,0x6)
#define wrv_falcon16_tsc_usr_ctrl_vertical_threshold_adjust(sa__, wr_val)               falcon16_tsc_wrbls_uc_var(sa__,0x6,wr_val)
#define rdv_falcon16_tsc_usr_ctrl_cl93n72_frc_byte(sa__)                                falcon16_tsc_rdbl_uc_var(sa__,__ERR,0x7)
#define wrv_falcon16_tsc_usr_ctrl_cl93n72_frc_byte(sa__, wr_val)                        falcon16_tsc_wrbl_uc_var(sa__,0x7,wr_val)
#define rdv_falcon16_tsc_usr_ctrl_disable_startup_functions_word(sa__)                  falcon16_tsc_rdwl_uc_var(sa__,__ERR,0x8)
#define wrv_falcon16_tsc_usr_ctrl_disable_startup_functions_word(sa__, wr_val)          falcon16_tsc_wrwl_uc_var(sa__,0x8,wr_val)
#define rdv_falcon16_tsc_usr_ctrl_disable_steady_state_functions_word(sa__)             falcon16_tsc_rdwl_uc_var(sa__,__ERR,0xa)
#define wrv_falcon16_tsc_usr_ctrl_disable_steady_state_functions_word(sa__, wr_val)     falcon16_tsc_wrwl_uc_var(sa__,0xa,wr_val)
#define rdv_falcon16_tsc_usr_ctrl_disable_startup_dfe_functions_byte(sa__)              falcon16_tsc_rdbl_uc_var(sa__,__ERR,0xc)
#define wrv_falcon16_tsc_usr_ctrl_disable_startup_dfe_functions_byte(sa__, wr_val)      falcon16_tsc_wrbl_uc_var(sa__,0xc,wr_val)
#define rdv_falcon16_tsc_usr_ctrl_disable_steady_state_dfe_functions_byte(sa__)         falcon16_tsc_rdbl_uc_var(sa__,__ERR,0xd)
#define wrv_falcon16_tsc_usr_ctrl_disable_steady_state_dfe_functions_byte(sa__, wr_val) falcon16_tsc_wrbl_uc_var(sa__,0xd,wr_val)
#define rdv_falcon16_tsc_usr_sts_restart_counter(sa__)                                  falcon16_tsc_rdbl_uc_var(sa__,__ERR,0xe)
#define wrv_falcon16_tsc_usr_sts_restart_counter(sa__, wr_val)                          falcon16_tsc_wrbl_uc_var(sa__,0xe,wr_val)
#define rdv_falcon16_tsc_usr_sts_reset_counter(sa__)                                    falcon16_tsc_rdbl_uc_var(sa__,__ERR,0xf)
#define wrv_falcon16_tsc_usr_sts_reset_counter(sa__, wr_val)                            falcon16_tsc_wrbl_uc_var(sa__,0xf,wr_val)
#define rdv_falcon16_tsc_usr_sts_pmd_lock_counter(sa__)                                 falcon16_tsc_rdbl_uc_var(sa__,__ERR,0x10)
#define wrv_falcon16_tsc_usr_sts_pmd_lock_counter(sa__, wr_val)                         falcon16_tsc_wrbl_uc_var(sa__,0x10,wr_val)
#define rdv_falcon16_tsc_usr_sts_heye_left(sa__)                                        falcon16_tsc_rdbl_uc_var(sa__,__ERR,0x11)
#define wrv_falcon16_tsc_usr_sts_heye_left(sa__, wr_val)                                falcon16_tsc_wrbl_uc_var(sa__,0x11,wr_val)
#define rdv_falcon16_tsc_usr_sts_heye_right(sa__)                                       falcon16_tsc_rdbl_uc_var(sa__,__ERR,0x12)
#define wrv_falcon16_tsc_usr_sts_heye_right(sa__, wr_val)                               falcon16_tsc_wrbl_uc_var(sa__,0x12,wr_val)
#define rdv_falcon16_tsc_usr_sts_veye_upper(sa__)                                       falcon16_tsc_rdbl_uc_var(sa__,__ERR,0x13)
#define wrv_falcon16_tsc_usr_sts_veye_upper(sa__, wr_val)                               falcon16_tsc_wrbl_uc_var(sa__,0x13,wr_val)
#define rdv_falcon16_tsc_usr_sts_veye_lower(sa__)                                       falcon16_tsc_rdbl_uc_var(sa__,__ERR,0x14)
#define wrv_falcon16_tsc_usr_sts_veye_lower(sa__, wr_val)                               falcon16_tsc_wrbl_uc_var(sa__,0x14,wr_val)
#define rdv_falcon16_tsc_usr_sts_micro_stopped(sa__)                                    falcon16_tsc_rdbl_uc_var(sa__,__ERR,0x15)
#define wrv_falcon16_tsc_usr_sts_micro_stopped(sa__, wr_val)                            falcon16_tsc_wrbl_uc_var(sa__,0x15,wr_val)
#define rdv_falcon16_tsc_usr_sts_link_time(sa__)                                        falcon16_tsc_rdwl_uc_var(sa__,__ERR,0x16)
#define wrv_falcon16_tsc_usr_sts_link_time(sa__, wr_val)                                falcon16_tsc_wrwl_uc_var(sa__,0x16,wr_val)
#define rdv_falcon16_tsc_usr_diag_status(sa__)                                          falcon16_tsc_rdwl_uc_var(sa__,__ERR,0x18)
#define wrv_falcon16_tsc_usr_diag_status(sa__, wr_val)                                  falcon16_tsc_wrwl_uc_var(sa__,0x18,wr_val)
#define rdv_falcon16_tsc_usr_diag_rd_ptr(sa__)                                          falcon16_tsc_rdbl_uc_var(sa__,__ERR,0x1a)
#define wrv_falcon16_tsc_usr_diag_rd_ptr(sa__, wr_val)                                  falcon16_tsc_wrbl_uc_var(sa__,0x1a,wr_val)
#define rdv_falcon16_tsc_usr_diag_mode(sa__)                                            falcon16_tsc_rdbl_uc_var(sa__,__ERR,0x1b)
#define wrv_falcon16_tsc_usr_diag_mode(sa__, wr_val)                                    falcon16_tsc_wrbl_uc_var(sa__,0x1b,wr_val)
#define rdv_falcon16_tsc_usr_main_tap_est(sa__)                                         falcon16_tsc_rdwls_uc_var(sa__,__ERR,0x1c)
#define wrv_falcon16_tsc_usr_main_tap_est(sa__, wr_val)                                 falcon16_tsc_wrwls_uc_var(sa__,0x1c,wr_val)
#define rdv_falcon16_tsc_usr_sts_phase_hoffset(sa__)                                    falcon16_tsc_rdbls_uc_var(sa__,__ERR,0x1e)
#define wrv_falcon16_tsc_usr_sts_phase_hoffset(sa__, wr_val)                            falcon16_tsc_wrbls_uc_var(sa__,0x1e,wr_val)
#define rdv_falcon16_tsc_usr_diag_wr_ptr(sa__)                                          falcon16_tsc_rdbl_uc_var(sa__,__ERR,0x1f)
#define wrv_falcon16_tsc_usr_diag_wr_ptr(sa__, wr_val)                                  falcon16_tsc_wrbl_uc_var(sa__,0x1f,wr_val)
#define rdv_falcon16_tsc_status_byte(sa__)                                              falcon16_tsc_rdbl_uc_var(sa__,__ERR,0x79)
#define wrv_falcon16_tsc_status_byte(sa__, wr_val)                                      falcon16_tsc_wrbl_uc_var(sa__,0x79,wr_val)

/* RAM access functions for core_var_struct variables */
#define rdcv_falcon16_tsc_config_word(sa__)                                             falcon16_tsc_rdwc_uc_var(sa__,__ERR,0x0)
#define wrcv_falcon16_tsc_config_word(sa__, wr_val)                                     falcon16_tsc_wrwc_uc_var(sa__,0x0,wr_val)
#define rdcv_falcon16_tsc_config_pll1_word(sa__)                                        falcon16_tsc_rdwc_uc_var(sa__,__ERR,0x2)
#define wrcv_falcon16_tsc_config_pll1_word(sa__, wr_val)                                falcon16_tsc_wrwc_uc_var(sa__,0x2,wr_val)
#define rdcv_falcon16_tsc_common_ucode_version(sa__)                                    falcon16_tsc_rdwc_uc_var(sa__,__ERR,0x4)
#define wrcv_falcon16_tsc_common_ucode_version(sa__, wr_val)                            falcon16_tsc_wrwc_uc_var(sa__,0x4,wr_val)
#define rdcv_falcon16_tsc_avg_tmon_reg13bit(sa__)                                       falcon16_tsc_rdwc_uc_var(sa__,__ERR,0x6)
#define wrcv_falcon16_tsc_avg_tmon_reg13bit(sa__, wr_val)                               falcon16_tsc_wrwc_uc_var(sa__,0x6,wr_val)
#define rdcv_falcon16_tsc_trace_mem_rd_idx(sa__)                                        falcon16_tsc_rdwc_uc_var(sa__,__ERR,0x8)
#define wrcv_falcon16_tsc_trace_mem_rd_idx(sa__, wr_val)                                falcon16_tsc_wrwc_uc_var(sa__,0x8,wr_val)
#define rdcv_falcon16_tsc_trace_mem_wr_idx(sa__)                                        falcon16_tsc_rdwc_uc_var(sa__,__ERR,0xa)
#define wrcv_falcon16_tsc_trace_mem_wr_idx(sa__, wr_val)                                falcon16_tsc_wrwc_uc_var(sa__,0xa,wr_val)
#define rdcv_falcon16_tsc_temp_idx(sa__)                                                falcon16_tsc_rdbc_uc_var(sa__,__ERR,0xc)
#define wrcv_falcon16_tsc_temp_idx(sa__, wr_val)                                        falcon16_tsc_wrbc_uc_var(sa__,0xc,wr_val)
#define rdcv_falcon16_tsc_usr_ctrl_core_event_log_level(sa__)                           falcon16_tsc_rdbc_uc_var(sa__,__ERR,0xd)
#define wrcv_falcon16_tsc_usr_ctrl_core_event_log_level(sa__, wr_val)                   falcon16_tsc_wrbc_uc_var(sa__,0xd,wr_val)
#define rdcv_falcon16_tsc_common_ucode_minor_version(sa__)                              falcon16_tsc_rdbc_uc_var(sa__,__ERR,0xe)
#define wrcv_falcon16_tsc_common_ucode_minor_version(sa__, wr_val)                      falcon16_tsc_wrbc_uc_var(sa__,0xe,wr_val)
#define rdcv_falcon16_tsc_afe_hardware_version(sa__)                                    falcon16_tsc_rdbc_uc_var(sa__,__ERR,0xf)
#define wrcv_falcon16_tsc_afe_hardware_version(sa__, wr_val)                            falcon16_tsc_wrbc_uc_var(sa__,0xf,wr_val)
#define rdcv_falcon16_tsc_status_byte(sa__)                                             falcon16_tsc_rdbc_uc_var(sa__,__ERR,0x10)
#define wrcv_falcon16_tsc_status_byte(sa__, wr_val)                                     falcon16_tsc_wrbc_uc_var(sa__,0x10,wr_val)
#define rdcv_falcon16_tsc_diag_max_time_control(sa__)                                   falcon16_tsc_rdbc_uc_var(sa__,__ERR,0x11)
#define wrcv_falcon16_tsc_diag_max_time_control(sa__, wr_val)                           falcon16_tsc_wrbc_uc_var(sa__,0x11,wr_val)
#define rdcv_falcon16_tsc_diag_max_err_control(sa__)                                    falcon16_tsc_rdbc_uc_var(sa__,__ERR,0x12)
#define wrcv_falcon16_tsc_diag_max_err_control(sa__, wr_val)                            falcon16_tsc_wrbc_uc_var(sa__,0x12,wr_val)
#define rdcv_falcon16_tsc_misc_ctrl_byte(sa__)                                          falcon16_tsc_rdbc_uc_var(sa__,__ERR,0x13)
#define wrcv_falcon16_tsc_misc_ctrl_byte(sa__, wr_val)                                  falcon16_tsc_wrbc_uc_var(sa__,0x13,wr_val)
#define rdcv_falcon16_tsc_dummy(sa__)                                                   falcon16_tsc_rdwc_uc_var(sa__,__ERR,0x14)
#define wrcv_falcon16_tsc_dummy(sa__, wr_val)                                           falcon16_tsc_wrwc_uc_var(sa__,0x14,wr_val)
#define rdcv_falcon16_tsc_ahb_reg_address_0(sa__)                                       falcon16_tsc_rdwc_uc_var(sa__,__ERR,0x20)
#define wrcv_falcon16_tsc_ahb_reg_address_0(sa__, wr_val)                               falcon16_tsc_wrwc_uc_var(sa__,0x20,wr_val)
#define rdcv_falcon16_tsc_ahb_reg_address_1(sa__)                                       falcon16_tsc_rdwc_uc_var(sa__,__ERR,0x22)
#define wrcv_falcon16_tsc_ahb_reg_address_1(sa__, wr_val)                               falcon16_tsc_wrwc_uc_var(sa__,0x22,wr_val)
#define rdcv_falcon16_tsc_ahb_reg_address_2(sa__)                                       falcon16_tsc_rdwc_uc_var(sa__,__ERR,0x24)
#define wrcv_falcon16_tsc_ahb_reg_address_2(sa__, wr_val)                               falcon16_tsc_wrwc_uc_var(sa__,0x24,wr_val)
#define rdcv_falcon16_tsc_ahb_reg_address_3(sa__)                                       falcon16_tsc_rdwc_uc_var(sa__,__ERR,0x26)
#define wrcv_falcon16_tsc_ahb_reg_address_3(sa__, wr_val)                               falcon16_tsc_wrwc_uc_var(sa__,0x26,wr_val)
#define rdcv_falcon16_tsc_ahb_reg_address_4(sa__)                                       falcon16_tsc_rdwc_uc_var(sa__,__ERR,0x28)
#define wrcv_falcon16_tsc_ahb_reg_address_4(sa__, wr_val)                               falcon16_tsc_wrwc_uc_var(sa__,0x28,wr_val)
#define rdcv_falcon16_tsc_ahb_reg_address_5(sa__)                                       falcon16_tsc_rdwc_uc_var(sa__,__ERR,0x2a)
#define wrcv_falcon16_tsc_ahb_reg_address_5(sa__, wr_val)                               falcon16_tsc_wrwc_uc_var(sa__,0x2a,wr_val)
#define rdcv_falcon16_tsc_ahb_reg_address_6(sa__)                                       falcon16_tsc_rdwc_uc_var(sa__,__ERR,0x2c)
#define wrcv_falcon16_tsc_ahb_reg_address_6(sa__, wr_val)                               falcon16_tsc_wrwc_uc_var(sa__,0x2c,wr_val)
#define rdcv_falcon16_tsc_ahb_reg_address_7(sa__)                                       falcon16_tsc_rdwc_uc_var(sa__,__ERR,0x2e)
#define wrcv_falcon16_tsc_ahb_reg_address_7(sa__, wr_val)                               falcon16_tsc_wrwc_uc_var(sa__,0x2e,wr_val)
#define rdcv_falcon16_tsc_ahb_reg_address_8(sa__)                                       falcon16_tsc_rdwc_uc_var(sa__,__ERR,0x30)
#define wrcv_falcon16_tsc_ahb_reg_address_8(sa__, wr_val)                               falcon16_tsc_wrwc_uc_var(sa__,0x30,wr_val)
#define rdcv_falcon16_tsc_ahb_reg_address_9(sa__)                                       falcon16_tsc_rdwc_uc_var(sa__,__ERR,0x32)
#define wrcv_falcon16_tsc_ahb_reg_address_9(sa__, wr_val)                               falcon16_tsc_wrwc_uc_var(sa__,0x32,wr_val)
#define rdcv_falcon16_tsc_ahb_reg_data_0(sa__)                                          falcon16_tsc_rdwc_uc_var(sa__,__ERR,0x34)
#define wrcv_falcon16_tsc_ahb_reg_data_0(sa__, wr_val)                                  falcon16_tsc_wrwc_uc_var(sa__,0x34,wr_val)
#define rdcv_falcon16_tsc_ahb_reg_data_1(sa__)                                          falcon16_tsc_rdwc_uc_var(sa__,__ERR,0x36)
#define wrcv_falcon16_tsc_ahb_reg_data_1(sa__, wr_val)                                  falcon16_tsc_wrwc_uc_var(sa__,0x36,wr_val)
#define rdcv_falcon16_tsc_ahb_reg_data_2(sa__)                                          falcon16_tsc_rdwc_uc_var(sa__,__ERR,0x38)
#define wrcv_falcon16_tsc_ahb_reg_data_2(sa__, wr_val)                                  falcon16_tsc_wrwc_uc_var(sa__,0x38,wr_val)
#define rdcv_falcon16_tsc_ahb_reg_data_3(sa__)                                          falcon16_tsc_rdwc_uc_var(sa__,__ERR,0x3a)
#define wrcv_falcon16_tsc_ahb_reg_data_3(sa__, wr_val)                                  falcon16_tsc_wrwc_uc_var(sa__,0x3a,wr_val)
#define rdcv_falcon16_tsc_ahb_reg_data_4(sa__)                                          falcon16_tsc_rdwc_uc_var(sa__,__ERR,0x3c)
#define wrcv_falcon16_tsc_ahb_reg_data_4(sa__, wr_val)                                  falcon16_tsc_wrwc_uc_var(sa__,0x3c,wr_val)
#define rdcv_falcon16_tsc_ahb_reg_data_5(sa__)                                          falcon16_tsc_rdwc_uc_var(sa__,__ERR,0x3e)
#define wrcv_falcon16_tsc_ahb_reg_data_5(sa__, wr_val)                                  falcon16_tsc_wrwc_uc_var(sa__,0x3e,wr_val)
#define rdcv_falcon16_tsc_ahb_reg_data_6(sa__)                                          falcon16_tsc_rdwc_uc_var(sa__,__ERR,0x40)
#define wrcv_falcon16_tsc_ahb_reg_data_6(sa__, wr_val)                                  falcon16_tsc_wrwc_uc_var(sa__,0x40,wr_val)
#define rdcv_falcon16_tsc_ahb_reg_data_7(sa__)                                          falcon16_tsc_rdwc_uc_var(sa__,__ERR,0x42)
#define wrcv_falcon16_tsc_ahb_reg_data_7(sa__, wr_val)                                  falcon16_tsc_wrwc_uc_var(sa__,0x42,wr_val)
#define rdcv_falcon16_tsc_ahb_reg_data_8(sa__)                                          falcon16_tsc_rdwc_uc_var(sa__,__ERR,0x44)
#define wrcv_falcon16_tsc_ahb_reg_data_8(sa__, wr_val)                                  falcon16_tsc_wrwc_uc_var(sa__,0x44,wr_val)
#define rdcv_falcon16_tsc_ahb_reg_data_9(sa__)                                          falcon16_tsc_rdwc_uc_var(sa__,__ERR,0x46)
#define wrcv_falcon16_tsc_ahb_reg_data_9(sa__, wr_val)                                  falcon16_tsc_wrwc_uc_var(sa__,0x46,wr_val)

#endif
