{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 04 15:03:02 2024 " "Info: Processing started: Mon Mar 04 15:03:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off course_work -c course_work --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off course_work -c course_work --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "arithmetic_logic_unit.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/arithmetic_logic_unit.bdf" { { 32 136 304 48 "clk" "" } { 32 336 384 48 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] load_operand_1 clk 3.629 ns register " "Info: tsu for register \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"load_operand_1\", clock pin = \"clk\") is 3.629 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.014 ns + Longest pin register " "Info: + Longest pin to register delay is 6.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns load_operand_1 1 PIN PIN_R17 15 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R17; Fanout = 15; PIN Node = 'load_operand_1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { load_operand_1 } "NODE_NAME" } } { "arithmetic_logic_unit.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/arithmetic_logic_unit.bdf" { { 80 136 304 96 "load_operand_1" "" } { 72 536 624 88 "load_operand_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.488 ns) + CELL(0.746 ns) 6.014 ns lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X3_Y10_N1 6 " "Info: 2: + IC(4.488 ns) + CELL(0.746 ns) = 6.014 ns; Loc. = LCFF_X3_Y10_N1; Fanout = 6; REG Node = 'lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.234 ns" { load_operand_1 lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 25.37 % ) " "Info: Total cell delay = 1.526 ns ( 25.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.488 ns ( 74.63 % ) " "Info: Total interconnect delay = 4.488 ns ( 74.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.014 ns" { load_operand_1 lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.014 ns" { load_operand_1 {} load_operand_1~combout {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 4.488ns } { 0.000ns 0.780ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.475 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "arithmetic_logic_unit.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/arithmetic_logic_unit.bdf" { { 32 136 304 48 "clk" "" } { 32 336 384 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 30 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "arithmetic_logic_unit.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/arithmetic_logic_unit.bdf" { { 32 136 304 48 "clk" "" } { 32 336 384 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X3_Y10_N1 6 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X3_Y10_N1; Fanout = 6; REG Node = 'lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clk~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk clk~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.014 ns" { load_operand_1 lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.014 ns" { load_operand_1 {} load_operand_1~combout {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 4.488ns } { 0.000ns 0.780ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk clk~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ZF_out lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] 9.909 ns register " "Info: tco from clock \"clk\" to destination pin \"ZF_out\" through register \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]\" is 9.909 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.475 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "arithmetic_logic_unit.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/arithmetic_logic_unit.bdf" { { 32 136 304 48 "clk" "" } { 32 336 384 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 30 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "arithmetic_logic_unit.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/arithmetic_logic_unit.bdf" { { 32 136 304 48 "clk" "" } { 32 336 384 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X3_Y10_N7 7 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X3_Y10_N7; Fanout = 7; REG Node = 'lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clk~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk clk~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.340 ns + Longest register pin " "Info: + Longest register to pin delay is 7.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] 1 REG LCFF_X3_Y10_N7 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y10_N7; Fanout = 7; REG Node = 'lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.378 ns) 0.971 ns lpm_clshift0:inst3\|lpm_clshift:lpm_clshift_component\|lpm_clshift_ukb:auto_generated\|sbit_w\[34\]~2 2 COMB LCCOMB_X5_Y10_N24 2 " "Info: 2: + IC(0.593 ns) + CELL(0.378 ns) = 0.971 ns; Loc. = LCCOMB_X5_Y10_N24; Fanout = 2; COMB Node = 'lpm_clshift0:inst3\|lpm_clshift:lpm_clshift_component\|lpm_clshift_ukb:auto_generated\|sbit_w\[34\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3] lpm_clshift0:inst3|lpm_clshift:lpm_clshift_component|lpm_clshift_ukb:auto_generated|sbit_w[34]~2 } "NODE_NAME" } } { "db/lpm_clshift_ukb.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/lpm_clshift_ukb.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(0.228 ns) 1.719 ns lpm_clshift0:inst3\|lpm_clshift:lpm_clshift_component\|lpm_clshift_ukb:auto_generated\|sbit_w\[49\]~4 3 COMB LCCOMB_X5_Y10_N4 2 " "Info: 3: + IC(0.520 ns) + CELL(0.228 ns) = 1.719 ns; Loc. = LCCOMB_X5_Y10_N4; Fanout = 2; COMB Node = 'lpm_clshift0:inst3\|lpm_clshift:lpm_clshift_component\|lpm_clshift_ukb:auto_generated\|sbit_w\[49\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { lpm_clshift0:inst3|lpm_clshift:lpm_clshift_component|lpm_clshift_ukb:auto_generated|sbit_w[34]~2 lpm_clshift0:inst3|lpm_clshift:lpm_clshift_component|lpm_clshift_ukb:auto_generated|sbit_w[49]~4 } "NODE_NAME" } } { "db/lpm_clshift_ukb.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/lpm_clshift_ukb.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.154 ns) 2.575 ns lpm_clshift0:inst3\|lpm_clshift:lpm_clshift_component\|lpm_clshift_ukb:auto_generated\|sbit_w\[72\]~8 4 COMB LCCOMB_X10_Y10_N16 1 " "Info: 4: + IC(0.702 ns) + CELL(0.154 ns) = 2.575 ns; Loc. = LCCOMB_X10_Y10_N16; Fanout = 1; COMB Node = 'lpm_clshift0:inst3\|lpm_clshift:lpm_clshift_component\|lpm_clshift_ukb:auto_generated\|sbit_w\[72\]~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { lpm_clshift0:inst3|lpm_clshift:lpm_clshift_component|lpm_clshift_ukb:auto_generated|sbit_w[49]~4 lpm_clshift0:inst3|lpm_clshift:lpm_clshift_component|lpm_clshift_ukb:auto_generated|sbit_w[72]~8 } "NODE_NAME" } } { "db/lpm_clshift_ukb.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/lpm_clshift_ukb.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.228 ns) 3.519 ns lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[12\]~1 5 COMB LCCOMB_X2_Y10_N20 2 " "Info: 5: + IC(0.716 ns) + CELL(0.228 ns) = 3.519 ns; Loc. = LCCOMB_X2_Y10_N20; Fanout = 2; COMB Node = 'lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[12\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { lpm_clshift0:inst3|lpm_clshift:lpm_clshift_component|lpm_clshift_ukb:auto_generated|sbit_w[72]~8 lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[12]~1 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.272 ns) 4.295 ns lpm_compare3:inst2\|lpm_compare:lpm_compare_component\|cmpr_8pi:auto_generated\|aneb_result_wire\[0\] 6 COMB LCCOMB_X5_Y10_N30 1 " "Info: 6: + IC(0.504 ns) + CELL(0.272 ns) = 4.295 ns; Loc. = LCCOMB_X5_Y10_N30; Fanout = 1; COMB Node = 'lpm_compare3:inst2\|lpm_compare:lpm_compare_component\|cmpr_8pi:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.776 ns" { lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[12]~1 lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_8pi:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_8pi.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/cmpr_8pi.tdf" 29 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(1.942 ns) 7.340 ns ZF_out 7 PIN PIN_U14 0 " "Info: 7: + IC(1.103 ns) + CELL(1.942 ns) = 7.340 ns; Loc. = PIN_U14; Fanout = 0; PIN Node = 'ZF_out'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.045 ns" { lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_8pi:auto_generated|aneb_result_wire[0] ZF_out } "NODE_NAME" } } { "arithmetic_logic_unit.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/arithmetic_logic_unit.bdf" { { 368 136 312 384 "ZF_out" "" } { 72 1184 1232 88 "ZF_out" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.202 ns ( 43.62 % ) " "Info: Total cell delay = 3.202 ns ( 43.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.138 ns ( 56.38 % ) " "Info: Total interconnect delay = 4.138 ns ( 56.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.340 ns" { lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3] lpm_clshift0:inst3|lpm_clshift:lpm_clshift_component|lpm_clshift_ukb:auto_generated|sbit_w[34]~2 lpm_clshift0:inst3|lpm_clshift:lpm_clshift_component|lpm_clshift_ukb:auto_generated|sbit_w[49]~4 lpm_clshift0:inst3|lpm_clshift:lpm_clshift_component|lpm_clshift_ukb:auto_generated|sbit_w[72]~8 lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[12]~1 lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_8pi:auto_generated|aneb_result_wire[0] ZF_out } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.340 ns" { lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3] {} lpm_clshift0:inst3|lpm_clshift:lpm_clshift_component|lpm_clshift_ukb:auto_generated|sbit_w[34]~2 {} lpm_clshift0:inst3|lpm_clshift:lpm_clshift_component|lpm_clshift_ukb:auto_generated|sbit_w[49]~4 {} lpm_clshift0:inst3|lpm_clshift:lpm_clshift_component|lpm_clshift_ukb:auto_generated|sbit_w[72]~8 {} lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[12]~1 {} lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_8pi:auto_generated|aneb_result_wire[0] {} ZF_out {} } { 0.000ns 0.593ns 0.520ns 0.702ns 0.716ns 0.504ns 1.103ns } { 0.000ns 0.378ns 0.228ns 0.154ns 0.228ns 0.272ns 1.942ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk clk~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.340 ns" { lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3] lpm_clshift0:inst3|lpm_clshift:lpm_clshift_component|lpm_clshift_ukb:auto_generated|sbit_w[34]~2 lpm_clshift0:inst3|lpm_clshift:lpm_clshift_component|lpm_clshift_ukb:auto_generated|sbit_w[49]~4 lpm_clshift0:inst3|lpm_clshift:lpm_clshift_component|lpm_clshift_ukb:auto_generated|sbit_w[72]~8 lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[12]~1 lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_8pi:auto_generated|aneb_result_wire[0] ZF_out } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.340 ns" { lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3] {} lpm_clshift0:inst3|lpm_clshift:lpm_clshift_component|lpm_clshift_ukb:auto_generated|sbit_w[34]~2 {} lpm_clshift0:inst3|lpm_clshift:lpm_clshift_component|lpm_clshift_ukb:auto_generated|sbit_w[49]~4 {} lpm_clshift0:inst3|lpm_clshift:lpm_clshift_component|lpm_clshift_ukb:auto_generated|sbit_w[72]~8 {} lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[12]~1 {} lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_8pi:auto_generated|aneb_result_wire[0] {} ZF_out {} } { 0.000ns 0.593ns 0.520ns 0.702ns 0.716ns 0.504ns 1.103ns } { 0.000ns 0.378ns 0.228ns 0.154ns 0.228ns 0.272ns 1.942ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "AND ZF_out 11.133 ns Longest " "Info: Longest tpd from source pin \"AND\" to destination pin \"ZF_out\" is 11.133 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns AND 1 PIN PIN_P21 16 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P21; Fanout = 16; PIN Node = 'AND'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AND } "NODE_NAME" } } { "arithmetic_logic_unit.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/arithmetic_logic_unit.bdf" { { 224 136 304 240 "AND" "" } { 568 1592 1664 584 "AND" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.295 ns) + CELL(0.225 ns) 5.340 ns lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[3\]~21 2 COMB LCCOMB_X6_Y10_N22 1 " "Info: 2: + IC(4.295 ns) + CELL(0.225 ns) = 5.340 ns; Loc. = LCCOMB_X6_Y10_N22; Fanout = 1; COMB Node = 'lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[3\]~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.520 ns" { AND lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[3]~21 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.378 ns) 6.809 ns lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[3\]~22 3 COMB LCCOMB_X7_Y10_N6 2 " "Info: 3: + IC(1.091 ns) + CELL(0.378 ns) = 6.809 ns; Loc. = LCCOMB_X7_Y10_N6; Fanout = 2; COMB Node = 'lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[3\]~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[3]~21 lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[3]~22 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.154 ns) 7.175 ns lpm_compare3:inst2\|lpm_compare:lpm_compare_component\|cmpr_8pi:auto_generated\|aneb_result_wire\[0\]~3 4 COMB LCCOMB_X7_Y10_N12 1 " "Info: 4: + IC(0.212 ns) + CELL(0.154 ns) = 7.175 ns; Loc. = LCCOMB_X7_Y10_N12; Fanout = 1; COMB Node = 'lpm_compare3:inst2\|lpm_compare:lpm_compare_component\|cmpr_8pi:auto_generated\|aneb_result_wire\[0\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.366 ns" { lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[3]~22 lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_8pi:auto_generated|aneb_result_wire[0]~3 } "NODE_NAME" } } { "db/cmpr_8pi.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/cmpr_8pi.tdf" 29 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.378 ns) 8.088 ns lpm_compare3:inst2\|lpm_compare:lpm_compare_component\|cmpr_8pi:auto_generated\|aneb_result_wire\[0\] 5 COMB LCCOMB_X5_Y10_N30 1 " "Info: 5: + IC(0.535 ns) + CELL(0.378 ns) = 8.088 ns; Loc. = LCCOMB_X5_Y10_N30; Fanout = 1; COMB Node = 'lpm_compare3:inst2\|lpm_compare:lpm_compare_component\|cmpr_8pi:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_8pi:auto_generated|aneb_result_wire[0]~3 lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_8pi:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_8pi.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/cmpr_8pi.tdf" 29 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(1.942 ns) 11.133 ns ZF_out 6 PIN PIN_U14 0 " "Info: 6: + IC(1.103 ns) + CELL(1.942 ns) = 11.133 ns; Loc. = PIN_U14; Fanout = 0; PIN Node = 'ZF_out'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.045 ns" { lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_8pi:auto_generated|aneb_result_wire[0] ZF_out } "NODE_NAME" } } { "arithmetic_logic_unit.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/arithmetic_logic_unit.bdf" { { 368 136 312 384 "ZF_out" "" } { 72 1184 1232 88 "ZF_out" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.897 ns ( 35.00 % ) " "Info: Total cell delay = 3.897 ns ( 35.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.236 ns ( 65.00 % ) " "Info: Total interconnect delay = 7.236 ns ( 65.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.133 ns" { AND lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[3]~21 lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[3]~22 lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_8pi:auto_generated|aneb_result_wire[0]~3 lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_8pi:auto_generated|aneb_result_wire[0] ZF_out } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.133 ns" { AND {} AND~combout {} lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[3]~21 {} lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[3]~22 {} lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_8pi:auto_generated|aneb_result_wire[0]~3 {} lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_8pi:auto_generated|aneb_result_wire[0] {} ZF_out {} } { 0.000ns 0.000ns 4.295ns 1.091ns 0.212ns 0.535ns 1.103ns } { 0.000ns 0.820ns 0.225ns 0.378ns 0.154ns 0.378ns 1.942ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] operand_1\[2\] clk -2.145 ns register " "Info: th for register \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (data pin = \"operand_1\[2\]\", clock pin = \"clk\") is -2.145 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.475 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "arithmetic_logic_unit.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/arithmetic_logic_unit.bdf" { { 32 136 304 48 "clk" "" } { 32 336 384 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 30 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "arithmetic_logic_unit.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/arithmetic_logic_unit.bdf" { { 32 136 304 48 "clk" "" } { 32 336 384 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X3_Y10_N5 7 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X3_Y10_N5; Fanout = 7; REG Node = 'lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clk~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk clk~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.769 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns operand_1\[2\] 1 PIN PIN_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N19; Fanout = 1; PIN Node = 'operand_1\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { operand_1[2] } "NODE_NAME" } } { "arithmetic_logic_unit.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/arithmetic_logic_unit.bdf" { { 56 136 304 72 "operand_1\[14..0\]" "" } { 40 536 628 56 "operand_1\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.606 ns) + CELL(0.309 ns) 4.769 ns lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] 2 REG LCFF_X3_Y10_N5 7 " "Info: 2: + IC(3.606 ns) + CELL(0.309 ns) = 4.769 ns; Loc. = LCFF_X3_Y10_N5; Fanout = 7; REG Node = 'lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.915 ns" { operand_1[2] lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.163 ns ( 24.39 % ) " "Info: Total cell delay = 1.163 ns ( 24.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.606 ns ( 75.61 % ) " "Info: Total interconnect delay = 3.606 ns ( 75.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.769 ns" { operand_1[2] lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.769 ns" { operand_1[2] {} operand_1[2]~combout {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 3.606ns } { 0.000ns 0.854ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk clk~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.769 ns" { operand_1[2] lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.769 ns" { operand_1[2] {} operand_1[2]~combout {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 3.606ns } { 0.000ns 0.854ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 04 15:03:02 2024 " "Info: Processing ended: Mon Mar 04 15:03:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
