####################  Lanes Intersection Bucharest Started  #####################
Waiting For Commands over this port:1080
ASYNC Transition have been started T6_In_N_S1
ASYNC Transition have been started T6_In_N_S2
ASYNC Transition have been started T6_In_N_S1
ASYNC Transition have been started T6_In_E_S1
ASYNC Transition have been started T6_In_E_S2
ASYNC Transition have been started T58_In_V_S2
ASYNC Transition have been started T6_In_S_S2
ASYNC Transition have been started T6_In_N_S1
Paused....
Continued....
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|()|  P_LaneIn_int2_V_S1|()|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|()|  P_LaneIn_int4_V_S1|()|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|()|  P_x_Lane_V_S1|()|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|()|  P_I_S1|()|  P_TL_V_S1(Null)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|()|  P_LaneIn_int2_V_S2|()|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|()|  P_LaneIn_int4_V_S2|()|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|()|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|()|  P_LaneIn_int7_V_S2|()|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|()|  P_Cross_TL_V_S2(Null)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|()|  P_LaneIn_int9_V_S2|()|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|()|  P_LaneIn_int11_V_S2|()|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|()|  P_LaneIn_int13_V_S2|()|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|()|  P_LaneIn_int15_V_S2|()|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|()|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|()|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(Null)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 1 ________________________________________________________
 ExecutionList []
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
Paused....
$$$$$$$$$$$$$$$ I got an Input From NetWork for P_Cross_TL_V_S2
$$$$$$$$$$$$$$$ I got an Input From NetWork for P_TL_V_S2
$$$$$$$$$$$$$$$ I got an Input From NetWork for P_TL_V_S1
$$$$$$$$$$$$$$$ I got an Input From NetWork for P_LaneIn_S1
Continued....
 PlaceList [P_LaneIn_S1(PRIORITY_CAR-69420)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|()|  P_LaneIn_int2_V_S1|()|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|()|  P_LaneIn_int4_V_S1|()|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|()|  P_x_Lane_V_S1|()|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|()|  P_I_S1|()|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|()|  P_LaneIn_int2_V_S2|()|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|()|  P_LaneIn_int4_V_S2|()|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|()|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|()|  P_LaneIn_int7_V_S2|()|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|()|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|()|  P_LaneIn_int9_V_S2|()|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|()|  P_LaneIn_int11_V_S2|()|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|()|  P_LaneIn_int13_V_S2|()|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|()|  P_LaneIn_int15_V_S2|()|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|()|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|()|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 2 ________________________________________________________
 ExecutionList []
[T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|()|  P_LaneIn_int2_V_S1|()|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|()|  P_LaneIn_int4_V_S1|()|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|()|  P_x_Lane_V_S1|()|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|()|  P_I_S1|()|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|()|  P_LaneIn_int2_V_S2|()|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|()|  P_LaneIn_int4_V_S2|()|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|()|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|()|  P_LaneIn_int7_V_S2|()|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|()|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|()|  P_LaneIn_int9_V_S2|()|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|()|  P_LaneIn_int11_V_S2|()|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|()|  P_LaneIn_int13_V_S2|()|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|()|  P_LaneIn_int15_V_S2|()|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|()|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|()|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 3 ________________________________________________________
 ExecutionList [T0_In_V_S1 Temp Marking [P_LaneIn_S1(PRIORITY_CAR-69420)] Delay:1]
[T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T0_In_V_S1 Temp Marking [] Delay:1,T2_In_V_S1 Temp Marking [] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(P_LaneIn_int1_V_S1(PRIORITY_CAR-69420))|  P_LaneIn_int2_V_S1|()|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|()|  P_LaneIn_int4_V_S1|()|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|()|  P_x_Lane_V_S1|()|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|()|  P_I_S1|()|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|()|  P_LaneIn_int2_V_S2|()|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|()|  P_LaneIn_int4_V_S2|()|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|()|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|()|  P_LaneIn_int7_V_S2|()|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|()|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|()|  P_LaneIn_int9_V_S2|()|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|()|  P_LaneIn_int11_V_S2|()|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|()|  P_LaneIn_int13_V_S2|()|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|()|  P_LaneIn_int15_V_S2|()|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|()|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|()|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 4 ________________________________________________________
 ExecutionList [T2_In_V_S1 Temp Marking [] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T2_In_V_S1 Temp Marking [] Delay:1,T8_In_V_S1 Temp Marking [P_Lane_TelitaIn_V_S1(Null)] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(P_LaneIn_int2_V_S1(PRIORITY_CAR-69420))|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|()|  P_LaneIn_int4_V_S1|()|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|()|  P_x_Lane_V_S1|()|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|()|  P_I_S1|()|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|()|  P_LaneIn_int2_V_S2|()|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|()|  P_LaneIn_int4_V_S2|()|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|()|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|()|  P_LaneIn_int7_V_S2|()|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|()|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|()|  P_LaneIn_int9_V_S2|()|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|()|  P_LaneIn_int11_V_S2|()|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|()|  P_LaneIn_int13_V_S2|()|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|()|  P_LaneIn_int15_V_S2|()|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|()|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|()|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 5 ________________________________________________________
 ExecutionList [T8_In_V_S1 Temp Marking [P_Lane_TelitaIn_V_S1(Null)] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T8_In_V_S1 Temp Marking [] Delay:1,T10_In_V_S1 Temp Marking [] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(P_LaneIn_int3_V_S1(PRIORITY_CAR-69420))|  P_LaneIn_int4_V_S1|()|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|()|  P_x_Lane_V_S1|()|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|()|  P_I_S1|()|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|()|  P_LaneIn_int2_V_S2|()|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|()|  P_LaneIn_int4_V_S2|()|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|()|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|()|  P_LaneIn_int7_V_S2|()|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|()|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|()|  P_LaneIn_int9_V_S2|()|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|()|  P_LaneIn_int11_V_S2|()|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|()|  P_LaneIn_int13_V_S2|()|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|()|  P_LaneIn_int15_V_S2|()|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|()|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|()|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 6 ________________________________________________________
 ExecutionList [T10_In_V_S1 Temp Marking [] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T10_In_V_S1 Temp Marking [] Delay:1,T12_In_V_S1 Temp Marking [] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(P_LaneIn_int4_V_S1(PRIORITY_CAR-69420))|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|()|  P_x_Lane_V_S1|()|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|()|  P_I_S1|()|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|()|  P_LaneIn_int2_V_S2|()|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|()|  P_LaneIn_int4_V_S2|()|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|()|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|()|  P_LaneIn_int7_V_S2|()|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|()|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|()|  P_LaneIn_int9_V_S2|()|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|()|  P_LaneIn_int11_V_S2|()|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|()|  P_LaneIn_int13_V_S2|()|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|()|  P_LaneIn_int15_V_S2|()|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|()|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|()|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 7 ________________________________________________________
 ExecutionList [T12_In_V_S1 Temp Marking [] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T12_In_V_S1 Temp Marking [] Delay:1,T16_In_V_S1 Temp Marking [] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(P_LaneIn_int5_V_S1(PRIORITY_CAR-69420))|  P_x_Lane_V_S1|()|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|()|  P_I_S1|()|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|()|  P_LaneIn_int2_V_S2|()|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|()|  P_LaneIn_int4_V_S2|()|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|()|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|()|  P_LaneIn_int7_V_S2|()|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|()|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|()|  P_LaneIn_int9_V_S2|()|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|()|  P_LaneIn_int11_V_S2|()|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|()|  P_LaneIn_int13_V_S2|()|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|()|  P_LaneIn_int15_V_S2|()|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|()|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|()|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 8 ________________________________________________________
 ExecutionList [T16_In_V_S1 Temp Marking [] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T16_In_V_S1 Temp Marking [] Delay:1,T18_In_V_S1 Temp Marking [P_TL_V_S1(red)] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(P_x_Lane_V_S1(PRIORITY_CAR-69420))|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|()|  P_I_S1|()|  P_TL_V_S1(Null)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|()|  P_LaneIn_int2_V_S2|()|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|()|  P_LaneIn_int4_V_S2|()|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|()|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|()|  P_LaneIn_int7_V_S2|()|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|()|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|()|  P_LaneIn_int9_V_S2|()|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|()|  P_LaneIn_int11_V_S2|()|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|()|  P_LaneIn_int13_V_S2|()|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|()|  P_LaneIn_int15_V_S2|()|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|()|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|()|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 9 ________________________________________________________
 ExecutionList [T18_In_V_S1 Temp Marking [P_TL_V_S1(red)] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T18_In_V_S1 Temp Marking [] Delay:1,T20_In_V_S1 Temp Marking [P_b_Lane_V_S1(PRIORITY_CAR-69420)] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|()|  P_I_S1|()|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|()|  P_LaneIn_int2_V_S2|()|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|()|  P_LaneIn_int4_V_S2|()|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|()|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|()|  P_LaneIn_int7_V_S2|()|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|()|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|()|  P_LaneIn_int9_V_S2|()|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|()|  P_LaneIn_int11_V_S2|()|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|()|  P_LaneIn_int13_V_S2|()|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|()|  P_LaneIn_int15_V_S2|()|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|()|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|()|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 10 ________________________________________________________
 ExecutionList [T20_In_V_S1 Temp Marking [P_b_Lane_V_S1(PRIORITY_CAR-69420)] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T20_In_V_S1 Temp Marking [] Delay:1,T3_Out_E_S1 Temp Marking [] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|()|  P_I_S1|(P_I_S1(PRIORITY_CAR-69420))|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|()|  P_LaneIn_int2_V_S2|()|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|()|  P_LaneIn_int4_V_S2|()|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|()|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|()|  P_LaneIn_int7_V_S2|()|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|()|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|()|  P_LaneIn_int9_V_S2|()|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|()|  P_LaneIn_int11_V_S2|()|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|()|  P_LaneIn_int13_V_S2|()|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|()|  P_LaneIn_int15_V_S2|()|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|()|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|()|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 11 ________________________________________________________
 ExecutionList [T3_Out_E_S1 Temp Marking [] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T3_Out_E_S1 Temp Marking [] Delay:1,T1_Out_E_S1 Temp Marking [] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|(P_O_Lane_E_S1(PRIORITY_CAR-69420))|  P_I_S1|(NULL)|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|()|  P_LaneIn_int2_V_S2|()|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|()|  P_LaneIn_int4_V_S2|()|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|()|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|()|  P_LaneIn_int7_V_S2|()|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|()|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|()|  P_LaneIn_int9_V_S2|()|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|()|  P_LaneIn_int11_V_S2|()|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|()|  P_LaneIn_int13_V_S2|()|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|()|  P_LaneIn_int15_V_S2|()|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|()|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|()|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 12 ________________________________________________________
 ExecutionList [T1_Out_E_S1 Temp Marking [] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T1_Out_E_S1 Temp Marking [] Delay:1,T6_In_V_S2 Temp Marking [] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|(NULL)|  P_I_S1|(NULL)|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|(P_LaneIn_int1_V_S2(PRIORITY_CAR-69420))|  P_LaneIn_int2_V_S2|()|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|()|  P_LaneIn_int4_V_S2|()|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|()|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|()|  P_LaneIn_int7_V_S2|()|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|()|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|()|  P_LaneIn_int9_V_S2|()|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|()|  P_LaneIn_int11_V_S2|()|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|()|  P_LaneIn_int13_V_S2|()|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|()|  P_LaneIn_int15_V_S2|()|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|()|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|()|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 13 ________________________________________________________
 ExecutionList [T6_In_V_S2 Temp Marking [] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T6_In_V_S2 Temp Marking [] Delay:1,T8_In_V_S2 Temp Marking [P_Lane_LocusteanuIn_V_S2(Null)] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|(NULL)|  P_I_S1|(NULL)|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|(NULL)|  P_LaneIn_int2_V_S2|(P_LaneIn_int2_V_S2(PRIORITY_CAR-69420))|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|()|  P_LaneIn_int4_V_S2|()|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|()|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|()|  P_LaneIn_int7_V_S2|()|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|()|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|()|  P_LaneIn_int9_V_S2|()|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|()|  P_LaneIn_int11_V_S2|()|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|()|  P_LaneIn_int13_V_S2|()|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|()|  P_LaneIn_int15_V_S2|()|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|()|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|()|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 14 ________________________________________________________
 ExecutionList [T8_In_V_S2 Temp Marking [P_Lane_LocusteanuIn_V_S2(Null)] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T8_In_V_S2 Temp Marking [] Delay:1,T10_In_V_S2 Temp Marking [] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|(NULL)|  P_I_S1|(NULL)|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|(NULL)|  P_LaneIn_int2_V_S2|(NULL)|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|(P_LaneIn_int3_V_S2(PRIORITY_CAR-69420))|  P_LaneIn_int4_V_S2|()|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|()|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|()|  P_LaneIn_int7_V_S2|()|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|()|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|()|  P_LaneIn_int9_V_S2|()|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|()|  P_LaneIn_int11_V_S2|()|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|()|  P_LaneIn_int13_V_S2|()|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|()|  P_LaneIn_int15_V_S2|()|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|()|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|()|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 15 ________________________________________________________
 ExecutionList [T10_In_V_S2 Temp Marking [] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T10_In_V_S2 Temp Marking [] Delay:1,T16_In_V_S2 Temp Marking [] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|(NULL)|  P_I_S1|(NULL)|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|(NULL)|  P_LaneIn_int2_V_S2|(NULL)|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|(NULL)|  P_LaneIn_int4_V_S2|(P_LaneIn_int4_V_S2(PRIORITY_CAR-69420))|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|()|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|()|  P_LaneIn_int7_V_S2|()|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|()|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|()|  P_LaneIn_int9_V_S2|()|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|()|  P_LaneIn_int11_V_S2|()|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|()|  P_LaneIn_int13_V_S2|()|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|()|  P_LaneIn_int15_V_S2|()|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|()|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|()|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 16 ________________________________________________________
 ExecutionList [T16_In_V_S2 Temp Marking [] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T16_In_V_S2 Temp Marking [] Delay:1,T18_In_V_S2 Temp Marking [] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|(NULL)|  P_I_S1|(NULL)|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|(NULL)|  P_LaneIn_int2_V_S2|(NULL)|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|(NULL)|  P_LaneIn_int4_V_S2|(NULL)|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|(P_LaneIn_int5_V_S2(PRIORITY_CAR-69420))|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|()|  P_LaneIn_int7_V_S2|()|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|()|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|()|  P_LaneIn_int9_V_S2|()|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|()|  P_LaneIn_int11_V_S2|()|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|()|  P_LaneIn_int13_V_S2|()|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|()|  P_LaneIn_int15_V_S2|()|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|()|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|()|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 17 ________________________________________________________
 ExecutionList [T18_In_V_S2 Temp Marking [] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T18_In_V_S2 Temp Marking [] Delay:1,T22_In_V_S2 Temp Marking [P_Lane_OlaruIn_V_S2(Null)] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|(NULL)|  P_I_S1|(NULL)|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|(NULL)|  P_LaneIn_int2_V_S2|(NULL)|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|(NULL)|  P_LaneIn_int4_V_S2|(NULL)|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|(NULL)|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|(P_LaneIn_int6_V_S2(PRIORITY_CAR-69420))|  P_LaneIn_int7_V_S2|()|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|()|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|()|  P_LaneIn_int9_V_S2|()|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|()|  P_LaneIn_int11_V_S2|()|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|()|  P_LaneIn_int13_V_S2|()|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|()|  P_LaneIn_int15_V_S2|()|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|()|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|()|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 18 ________________________________________________________
 ExecutionList [T22_In_V_S2 Temp Marking [P_Lane_OlaruIn_V_S2(Null)] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T22_In_V_S2 Temp Marking [] Delay:1,T24_In_V_S2 Temp Marking [] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|(NULL)|  P_I_S1|(NULL)|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|(NULL)|  P_LaneIn_int2_V_S2|(NULL)|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|(NULL)|  P_LaneIn_int4_V_S2|(NULL)|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|(NULL)|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|(NULL)|  P_LaneIn_int7_V_S2|(P_LaneIn_int7_V_S2(PRIORITY_CAR-69420))|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|()|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|()|  P_LaneIn_int9_V_S2|()|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|()|  P_LaneIn_int11_V_S2|()|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|()|  P_LaneIn_int13_V_S2|()|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|()|  P_LaneIn_int15_V_S2|()|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|()|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|()|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 19 ________________________________________________________
 ExecutionList [T24_In_V_S2 Temp Marking [] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T24_In_V_S2 Temp Marking [] Delay:1,T26_In_V_S2 Temp Marking [P_Cross_TL_V_S2(red),UserReq_Cross_V_S2(Null),P_Cross_PTL_V_S2(Null)] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|(NULL)|  P_I_S1|(NULL)|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|(NULL)|  P_LaneIn_int2_V_S2|(NULL)|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|(NULL)|  P_LaneIn_int4_V_S2|(NULL)|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|(NULL)|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|(NULL)|  P_LaneIn_int7_V_S2|(NULL)|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|(P_x_Cross_Lane_V_In_S2(PRIORITY_CAR-69420))|  P_Cross_TL_V_S2(Null)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|()|  P_LaneIn_int9_V_S2|()|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|()|  P_LaneIn_int11_V_S2|()|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|()|  P_LaneIn_int13_V_S2|()|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|()|  P_LaneIn_int15_V_S2|()|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|()|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|()|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 20 ________________________________________________________
 ExecutionList [T26_In_V_S2 Temp Marking [P_Cross_TL_V_S2(red),UserReq_Cross_V_S2(Null),P_Cross_PTL_V_S2(Null)] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T26_In_V_S2 Temp Marking [] Delay:1,T28_In_V_S2 Temp Marking [] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|(NULL)|  P_I_S1|(NULL)|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|(NULL)|  P_LaneIn_int2_V_S2|(NULL)|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|(NULL)|  P_LaneIn_int4_V_S2|(NULL)|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|(NULL)|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|(NULL)|  P_LaneIn_int7_V_S2|(NULL)|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|(NULL)|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|(P_LaneIn_int8_V_S2(PRIORITY_CAR-69420))|  P_LaneIn_int9_V_S2|()|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|()|  P_LaneIn_int11_V_S2|()|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|()|  P_LaneIn_int13_V_S2|()|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|()|  P_LaneIn_int15_V_S2|()|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|()|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|()|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 21 ________________________________________________________
 ExecutionList [T28_In_V_S2 Temp Marking [] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T28_In_V_S2 Temp Marking [] Delay:1,T32_In_V_S2 Temp Marking [P_Lane_NiculaescuIn_V_S2(Null)] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|(NULL)|  P_I_S1|(NULL)|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|(NULL)|  P_LaneIn_int2_V_S2|(NULL)|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|(NULL)|  P_LaneIn_int4_V_S2|(NULL)|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|(NULL)|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|(NULL)|  P_LaneIn_int7_V_S2|(NULL)|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|(NULL)|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|(NULL)|  P_LaneIn_int9_V_S2|(P_LaneIn_int9_V_S2(PRIORITY_CAR-69420))|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|()|  P_LaneIn_int11_V_S2|()|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|()|  P_LaneIn_int13_V_S2|()|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|()|  P_LaneIn_int15_V_S2|()|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|()|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|()|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 22 ________________________________________________________
 ExecutionList [T32_In_V_S2 Temp Marking [P_Lane_NiculaescuIn_V_S2(Null)] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T32_In_V_S2 Temp Marking [] Delay:1,T34_In_V_S2 Temp Marking [] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|(NULL)|  P_I_S1|(NULL)|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|(NULL)|  P_LaneIn_int2_V_S2|(NULL)|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|(NULL)|  P_LaneIn_int4_V_S2|(NULL)|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|(NULL)|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|(NULL)|  P_LaneIn_int7_V_S2|(NULL)|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|(NULL)|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|(NULL)|  P_LaneIn_int9_V_S2|(NULL)|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|(P_LaneIn_int10_V_S2(PRIORITY_CAR-69420))|  P_LaneIn_int11_V_S2|()|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|()|  P_LaneIn_int13_V_S2|()|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|()|  P_LaneIn_int15_V_S2|()|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|()|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|()|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 23 ________________________________________________________
 ExecutionList [T34_In_V_S2 Temp Marking [] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T34_In_V_S2 Temp Marking [] Delay:1,T38_In_V_S2 Temp Marking [P_Lane_BarleaIn_V_S2(Null)] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|(NULL)|  P_I_S1|(NULL)|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|(NULL)|  P_LaneIn_int2_V_S2|(NULL)|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|(NULL)|  P_LaneIn_int4_V_S2|(NULL)|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|(NULL)|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|(NULL)|  P_LaneIn_int7_V_S2|(NULL)|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|(NULL)|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|(NULL)|  P_LaneIn_int9_V_S2|(NULL)|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|(NULL)|  P_LaneIn_int11_V_S2|(P_LaneIn_int11_V_S2(PRIORITY_CAR-69420))|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|()|  P_LaneIn_int13_V_S2|()|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|()|  P_LaneIn_int15_V_S2|()|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|()|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|()|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 24 ________________________________________________________
 ExecutionList [T38_In_V_S2 Temp Marking [P_Lane_BarleaIn_V_S2(Null)] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T38_In_V_S2 Temp Marking [] Delay:1,T42_In_V_S2 Temp Marking [] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|(NULL)|  P_I_S1|(NULL)|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|(NULL)|  P_LaneIn_int2_V_S2|(NULL)|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|(NULL)|  P_LaneIn_int4_V_S2|(NULL)|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|(NULL)|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|(NULL)|  P_LaneIn_int7_V_S2|(NULL)|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|(NULL)|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|(NULL)|  P_LaneIn_int9_V_S2|(NULL)|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|(NULL)|  P_LaneIn_int11_V_S2|(NULL)|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|(P_LaneIn_int12_V_S2(PRIORITY_CAR-69420))|  P_LaneIn_int13_V_S2|()|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|()|  P_LaneIn_int15_V_S2|()|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|()|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|()|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 25 ________________________________________________________
 ExecutionList [T42_In_V_S2 Temp Marking [] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T42_In_V_S2 Temp Marking [] Delay:1,T44_In_V_S2 Temp Marking [P_Lane_CarcalechiIn_V_S2(Null)] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|(NULL)|  P_I_S1|(NULL)|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|(NULL)|  P_LaneIn_int2_V_S2|(NULL)|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|(NULL)|  P_LaneIn_int4_V_S2|(NULL)|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|(NULL)|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|(NULL)|  P_LaneIn_int7_V_S2|(NULL)|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|(NULL)|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|(NULL)|  P_LaneIn_int9_V_S2|(NULL)|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|(NULL)|  P_LaneIn_int11_V_S2|(NULL)|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|(NULL)|  P_LaneIn_int13_V_S2|(P_LaneIn_int13_V_S2(PRIORITY_CAR-69420))|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|()|  P_LaneIn_int15_V_S2|()|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|()|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|()|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 26 ________________________________________________________
 ExecutionList [T44_In_V_S2 Temp Marking [P_Lane_CarcalechiIn_V_S2(Null)] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T44_In_V_S2 Temp Marking [] Delay:1,T48_In_V_S2 Temp Marking [] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|(NULL)|  P_I_S1|(NULL)|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|(NULL)|  P_LaneIn_int2_V_S2|(NULL)|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|(NULL)|  P_LaneIn_int4_V_S2|(NULL)|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|(NULL)|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|(NULL)|  P_LaneIn_int7_V_S2|(NULL)|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|(NULL)|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|(NULL)|  P_LaneIn_int9_V_S2|(NULL)|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|(NULL)|  P_LaneIn_int11_V_S2|(NULL)|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|(NULL)|  P_LaneIn_int13_V_S2|(NULL)|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|(P_LaneIn_int14_V_S2(PRIORITY_CAR-69420))|  P_LaneIn_int15_V_S2|()|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|()|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|()|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 27 ________________________________________________________
 ExecutionList [T48_In_V_S2 Temp Marking [] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T48_In_V_S2 Temp Marking [] Delay:1,T50_In_V_S2 Temp Marking [P_Lane_McDonaldsIn_V_S2(Null)] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|(NULL)|  P_I_S1|(NULL)|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|(NULL)|  P_LaneIn_int2_V_S2|(NULL)|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|(NULL)|  P_LaneIn_int4_V_S2|(NULL)|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|(NULL)|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|(NULL)|  P_LaneIn_int7_V_S2|(NULL)|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|(NULL)|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|(NULL)|  P_LaneIn_int9_V_S2|(NULL)|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|(NULL)|  P_LaneIn_int11_V_S2|(NULL)|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|(NULL)|  P_LaneIn_int13_V_S2|(NULL)|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|(NULL)|  P_LaneIn_int15_V_S2|(P_LaneIn_int15_V_S2(PRIORITY_CAR-69420))|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|()|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|()|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 28 ________________________________________________________
 ExecutionList [T50_In_V_S2 Temp Marking [P_Lane_McDonaldsIn_V_S2(Null)] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T50_In_V_S2 Temp Marking [] Delay:1,T52_In_V_S2 Temp Marking [] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|(NULL)|  P_I_S1|(NULL)|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|(NULL)|  P_LaneIn_int2_V_S2|(NULL)|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|(NULL)|  P_LaneIn_int4_V_S2|(NULL)|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|(NULL)|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|(NULL)|  P_LaneIn_int7_V_S2|(NULL)|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|(NULL)|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|(NULL)|  P_LaneIn_int9_V_S2|(NULL)|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|(NULL)|  P_LaneIn_int11_V_S2|(NULL)|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|(NULL)|  P_LaneIn_int13_V_S2|(NULL)|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|(NULL)|  P_LaneIn_int15_V_S2|(NULL)|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|(P_LaneIn_int16_V_S2(PRIORITY_CAR-69420))|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|()|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 29 ________________________________________________________
 ExecutionList [T52_In_V_S2 Temp Marking [] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T52_In_V_S2 Temp Marking [] Delay:1,T54_In_V_S2 Temp Marking [P_TL_V_S2(red)] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|(NULL)|  P_I_S1|(NULL)|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|(NULL)|  P_LaneIn_int2_V_S2|(NULL)|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|(NULL)|  P_LaneIn_int4_V_S2|(NULL)|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|(NULL)|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|(NULL)|  P_LaneIn_int7_V_S2|(NULL)|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|(NULL)|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|(NULL)|  P_LaneIn_int9_V_S2|(NULL)|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|(NULL)|  P_LaneIn_int11_V_S2|(NULL)|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|(NULL)|  P_LaneIn_int13_V_S2|(NULL)|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|(NULL)|  P_LaneIn_int15_V_S2|(NULL)|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|(NULL)|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|(P_x_Lane_V_S2(PRIORITY_CAR-69420))|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(Null)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 30 ________________________________________________________
 ExecutionList [T54_In_V_S2 Temp Marking [P_TL_V_S2(red)] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T54_In_V_S2 Temp Marking [] Delay:1,T55_In_V_S2 Temp Marking [P_b_Lane_V_S2(PRIORITY_CAR-69420)] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|(NULL)|  P_I_S1|(NULL)|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|(NULL)|  P_LaneIn_int2_V_S2|(NULL)|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|(NULL)|  P_LaneIn_int4_V_S2|(NULL)|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|(NULL)|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|(NULL)|  P_LaneIn_int7_V_S2|(NULL)|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|(NULL)|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|(NULL)|  P_LaneIn_int9_V_S2|(NULL)|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|(NULL)|  P_LaneIn_int11_V_S2|(NULL)|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|(NULL)|  P_LaneIn_int13_V_S2|(NULL)|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|(NULL)|  P_LaneIn_int15_V_S2|(NULL)|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|(NULL)|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|(NULL)|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|()|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 31 ________________________________________________________
 ExecutionList [T55_In_V_S2 Temp Marking [P_b_Lane_V_S2(PRIORITY_CAR-69420)] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T55_In_V_S2 Temp Marking [] Delay:1,T3_Out_E_S2 Temp Marking [] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|(NULL)|  P_I_S1|(NULL)|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|(NULL)|  P_LaneIn_int2_V_S2|(NULL)|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|(NULL)|  P_LaneIn_int4_V_S2|(NULL)|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|(NULL)|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|(NULL)|  P_LaneIn_int7_V_S2|(NULL)|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|(NULL)|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|(NULL)|  P_LaneIn_int9_V_S2|(NULL)|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|(NULL)|  P_LaneIn_int11_V_S2|(NULL)|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|(NULL)|  P_LaneIn_int13_V_S2|(NULL)|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|(NULL)|  P_LaneIn_int15_V_S2|(NULL)|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|(NULL)|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|(NULL)|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|()|  P_I_S2|(P_I_S2(PRIORITY_CAR-69420))|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 32 ________________________________________________________
 ExecutionList [T3_Out_E_S2 Temp Marking [] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T3_Out_E_S2 Temp Marking [] Delay:1,T1_Out_E_S2 Temp Marking [] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|(NULL)|  P_I_S1|(NULL)|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|(NULL)|  P_LaneIn_int2_V_S2|(NULL)|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|(NULL)|  P_LaneIn_int4_V_S2|(NULL)|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|(NULL)|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|(NULL)|  P_LaneIn_int7_V_S2|(NULL)|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|(NULL)|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|(NULL)|  P_LaneIn_int9_V_S2|(NULL)|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|(NULL)|  P_LaneIn_int11_V_S2|(NULL)|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|(NULL)|  P_LaneIn_int13_V_S2|(NULL)|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|(NULL)|  P_LaneIn_int15_V_S2|(NULL)|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|(NULL)|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|(NULL)|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|(P_O_Lane_E_S2(PRIORITY_CAR-69420))|  P_I_S2|(NULL)|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|()|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 33 ________________________________________________________
 ExecutionList [T1_Out_E_S2 Temp Marking [] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T1_Out_E_S2 Temp Marking [] Delay:1,T2_In_V_S3 Temp Marking [] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|(NULL)|  P_I_S1|(NULL)|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|(NULL)|  P_LaneIn_int2_V_S2|(NULL)|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|(NULL)|  P_LaneIn_int4_V_S2|(NULL)|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|(NULL)|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|(NULL)|  P_LaneIn_int7_V_S2|(NULL)|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|(NULL)|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|(NULL)|  P_LaneIn_int9_V_S2|(NULL)|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|(NULL)|  P_LaneIn_int11_V_S2|(NULL)|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|(NULL)|  P_LaneIn_int13_V_S2|(NULL)|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|(NULL)|  P_LaneIn_int15_V_S2|(NULL)|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|(NULL)|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|(NULL)|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|(NULL)|  P_I_S2|(NULL)|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|(P_LaneIn_int1_V_S3(PRIORITY_CAR-69420))|  P_LaneIn_int2_V_S3|()|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 34 ________________________________________________________
 ExecutionList [T2_In_V_S3 Temp Marking [] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T2_In_V_S3 Temp Marking [] Delay:1,T6_In_V_S3 Temp Marking [] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|(NULL)|  P_I_S1|(NULL)|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|(NULL)|  P_LaneIn_int2_V_S2|(NULL)|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|(NULL)|  P_LaneIn_int4_V_S2|(NULL)|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|(NULL)|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|(NULL)|  P_LaneIn_int7_V_S2|(NULL)|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|(NULL)|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|(NULL)|  P_LaneIn_int9_V_S2|(NULL)|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|(NULL)|  P_LaneIn_int11_V_S2|(NULL)|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|(NULL)|  P_LaneIn_int13_V_S2|(NULL)|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|(NULL)|  P_LaneIn_int15_V_S2|(NULL)|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|(NULL)|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|(NULL)|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|(NULL)|  P_I_S2|(NULL)|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|(NULL)|  P_LaneIn_int2_V_S3|(P_LaneIn_int2_V_S3(PRIORITY_CAR-69420))|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|()|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 35 ________________________________________________________
 ExecutionList [T6_In_V_S3 Temp Marking [] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T12_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T6_In_V_S3 Temp Marking [] Delay:1,T14_In_V_S3 Temp Marking [] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|(NULL)|  P_I_S1|(NULL)|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|(NULL)|  P_LaneIn_int2_V_S2|(NULL)|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|(NULL)|  P_LaneIn_int4_V_S2|(NULL)|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|(NULL)|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|(NULL)|  P_LaneIn_int7_V_S2|(NULL)|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|(NULL)|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|(NULL)|  P_LaneIn_int9_V_S2|(NULL)|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|(NULL)|  P_LaneIn_int11_V_S2|(NULL)|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|(NULL)|  P_LaneIn_int13_V_S2|(NULL)|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|(NULL)|  P_LaneIn_int15_V_S2|(NULL)|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|(NULL)|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|(NULL)|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|(NULL)|  P_I_S2|(NULL)|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|(NULL)|  P_LaneIn_int2_V_S3|(NULL)|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|(P_LaneIn_int3_V_S3(PRIORITY_CAR-69420))|  P_LaneIn_int4_V_S3|()|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 36 ________________________________________________________
 ExecutionList [T14_In_V_S3 Temp Marking [] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T14_In_V_S3 Temp Marking [] Delay:1,T16_In_V_S3 Temp Marking [P_Lane_BarbatescuVechiIn_V_S3(Null)] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|(NULL)|  P_I_S1|(NULL)|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|(NULL)|  P_LaneIn_int2_V_S2|(NULL)|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|(NULL)|  P_LaneIn_int4_V_S2|(NULL)|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|(NULL)|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|(NULL)|  P_LaneIn_int7_V_S2|(NULL)|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|(NULL)|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|(NULL)|  P_LaneIn_int9_V_S2|(NULL)|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|(NULL)|  P_LaneIn_int11_V_S2|(NULL)|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|(NULL)|  P_LaneIn_int13_V_S2|(NULL)|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|(NULL)|  P_LaneIn_int15_V_S2|(NULL)|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|(NULL)|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|(NULL)|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|(NULL)|  P_I_S2|(NULL)|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|(NULL)|  P_LaneIn_int2_V_S3|(NULL)|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|(NULL)|  P_LaneIn_int4_V_S3|(P_LaneIn_int4_V_S3(PRIORITY_CAR-69420))|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|()|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 37 ________________________________________________________
 ExecutionList [T16_In_V_S3 Temp Marking [P_Lane_BarbatescuVechiIn_V_S3(Null)] Delay:1]
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 ExecutionList [T16_In_V_S3 Temp Marking [] Delay:1]
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|(NULL)|  P_I_S1|(NULL)|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|(NULL)|  P_LaneIn_int2_V_S2|(NULL)|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|(NULL)|  P_LaneIn_int4_V_S2|(NULL)|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|(NULL)|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|(NULL)|  P_LaneIn_int7_V_S2|(NULL)|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|(NULL)|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|(NULL)|  P_LaneIn_int9_V_S2|(NULL)|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|(NULL)|  P_LaneIn_int11_V_S2|(NULL)|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|(NULL)|  P_LaneIn_int13_V_S2|(NULL)|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|(NULL)|  P_LaneIn_int15_V_S2|(NULL)|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|(NULL)|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|(NULL)|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|(NULL)|  P_I_S2|(NULL)|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|(NULL)|  P_LaneIn_int2_V_S3|(NULL)|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|(NULL)|  P_LaneIn_int4_V_S3|(NULL)|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|(P_LaneIn_int5_V_S3(PRIORITY_CAR-69420))|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 38 ________________________________________________________
 ExecutionList []
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|(NULL)|  P_I_S1|(NULL)|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|(NULL)|  P_LaneIn_int2_V_S2|(NULL)|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|(NULL)|  P_LaneIn_int4_V_S2|(NULL)|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|(NULL)|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|(NULL)|  P_LaneIn_int7_V_S2|(NULL)|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|(NULL)|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|(NULL)|  P_LaneIn_int9_V_S2|(NULL)|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|(NULL)|  P_LaneIn_int11_V_S2|(NULL)|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|(NULL)|  P_LaneIn_int13_V_S2|(NULL)|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|(NULL)|  P_LaneIn_int15_V_S2|(NULL)|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|(NULL)|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|(NULL)|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|(NULL)|  P_I_S2|(NULL)|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|(NULL)|  P_LaneIn_int2_V_S3|(NULL)|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|(NULL)|  P_LaneIn_int4_V_S3|(NULL)|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|(P_LaneIn_int5_V_S3(PRIORITY_CAR-69420))|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 39 ________________________________________________________
 ExecutionList []
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
 PlaceList [P_LaneIn_S1(Null)  P_Lane_DunuvatIn_V_S1|()|  P_LaneIn_int1_V_S1|(NULL)|  P_LaneIn_int2_V_S1|(NULL)|  P_Lane_TelitaOut_V_S1(Null)  P_Lane_TelitaIn_V_S1(Null)  P_LaneIn_int3_V_S1|(NULL)|  P_LaneIn_int4_V_S1|(NULL)|  P_LaneInOut_V_S1(Null)  P_LaneIn_int5_V_S1|(NULL)|  P_x_Lane_V_S1|(NULL)|  OP_V_S1(localhost-1081-in2)  P_b_Lane_V_S1(Null)  P_LaneOut_V_S1(Null)  P_LaneOut_Int1_V_S1|()|  P_LaneDonici_V_In_S1(Null)  P_LaneDonici_V_Out_S1(Null)  P_LaneOut_Int2_V_S1|()|  P_LaneOut_Int3_V_S1|()|  P_LaneGhDonici_V_In_S1(Null)  P_LaneGhDonici_V_Out_S1(Null)  P_LaneOut_Int4_V_S1|()|  P_LaneOut_Int5_V_S1|()|  P_BusStation_Sebastian_V_Out_S1|()|  P_BusStation_Sebastian_V_S1|()|  P_O_Lane_V_S1|()|  P_LaneIn_N_S1(Null)  P_x_Lane_N_S1|()|  OP_N_S1(localhost-1081-in1)  P_b_Lane_N_S1(Null)  P_O_Lane_N_S1|()|  P_Oe_Lane_N_S1(Null)  P_LaneIn_int1_S_S1(Null)  P_x_Lane_S_S1|()|  OP_S_S1(localhost-1081-in3)  P_b_Lane_S_S1(Null)  P_O_Lane_S_S1|()|  P_Oe_Lane_S_S1(Null)  P_x_Lane_E_S1|()|  OP_E_S1(localhost-1081-in4)  P_b_Lane_E_S1(Null)  P_O_Lane_E_S1|(NULL)|  P_I_S1|(NULL)|  P_TL_V_S1(red)  P_TL_N_S1(Null)  P_TL_S_S1(Null)  P_TL_E_S1(Null)  P_LaneIn_int1_V_S2|(NULL)|  P_LaneIn_int2_V_S2|(NULL)|  P_Lane_LocusteanuOut_V_S2(Null)  P_Lane_LocusteanuIn_V_S2(Null)  P_TramStationIn_CaleaFerentari_V_S2|()|  P_TramStationIn_CaleaFerentariOut_V_S2|()|  P_LaneIn_int3_V_S2|(NULL)|  P_LaneIn_int4_V_S2|(NULL)|  P_BusStation_CaleaRahovei_V_S2|()|  P_BusStation_CaleaRahoveiOut_V_S2|()|  P_LaneIn_int5_V_S2|(NULL)|  P_Lane_OlaruOut_V_S2(Null)  P_Lane_OlaruIn_V_S2(Null)  P_LaneIn_int6_V_S2|(NULL)|  P_LaneIn_int7_V_S2|(NULL)|  P_LaneOut_Int1_V_S2|()|  P_Lane_TocilescuIn_V_S2(Null)  P_LaneOut_Int2_V_S2|()|  P_TramStationOut_CaleaFerentari_V_Out_S2|()|  P_Lane_TocilescuOut_V_S2(Null)  P_TramStationOut_CaleaFerentari_V_S2|()|  P_LaneOut_Int3_V_S2|()|  P_Lane_PoenaruIn_V_S2|()|  P_LaneOut_Int4_V_S2|()|  P_Lane_LidlIn_V_S2(Null)  P_LaneOut_Int5_V_S2|()|  P_Lane_LidlOut_V_S2(Null)  P_LaneOut_Int6_V_S2|()|  P_Lane_BenzinarieIn_V_S2(Null)  P_LaneOut_Int7_V_S2|()|  P_Lane_BenzinarieOut_V_S2(Null)  P_LaneOut_Int8_V_S2|()|  P_x_Cross_Lane_V_Out_S2|()|  P_x_Cross_Lane_V_In_S2|(NULL)|  P_Cross_TL_V_S2(red)  P_Cross_PTL_V_S2(Null)  UserReq_Cross_V_S2(Null)  OP_Req_Cross_V_S2(localhost-1083-UserReq_Cross_V)  P_LaneIn_int8_V_S2|(NULL)|  P_LaneIn_int9_V_S2|(NULL)|  P_Lane_NiculaescuOut_V_S2(Null)  P_Lane_NiculaescuIn_V_S2(Null)  P_LaneIn_int10_V_S2|(NULL)|  P_LaneIn_int11_V_S2|(NULL)|  P_Lane_BarleaOut_V_S2(Null)  P_Lane_BarleaIn_V_S2(Null)  P_LaneIn_int12_V_S2|(NULL)|  P_LaneIn_int13_V_S2|(NULL)|  P_Lane_CarcalechiOut_V_S2(Null)  P_Lane_CarcalechiIn_V_S2(Null)  P_LaneIn_int14_V_S2|(NULL)|  P_LaneIn_int15_V_S2|(NULL)|  P_Lane_McDonaldsOut_V_S2(Null)  P_Lane_McDonaldsIn_V_S2(Null)  P_LaneIn_int16_V_S2|(NULL)|  OP_V_S2(localhost-1082-in2)  P_x_Lane_V_S2|(NULL)|  P_b_Lane_V_S2(Null)  P_LaneOut_Int9_V_S2|()|  P_LaneOut_Int10_V_S2|()|  P_BusStation_SoseauaProgresului_V_Out_S2|()|  P_TramStation_SoseauaProgresului_V_Out_S2|()|  P_LaneOut_Int11_V_S2|()|  P_TramStation_SoseauaProgresului_V_S2|()|  P_BusStation_SoseauaProgresului_V_S2|()|  P_LaneMarket_V_In_S2(Null)  P_LaneOut_Int12_V_S2|()|  P_LaneMarket_V_Out_S2(Null)  P_LaneOut_Int13_V_S2|()|  P_O_Lane_V_S2|()|  P_LaneIn_N_S2(Null)  P_x_Lane_N_S2|()|  P_b_Lane_N_S2(Null)  OP_V_S2(localhost-1082-in1)  P_O_Lane_N_S2|()|  P_Oe_Lane_N_S2(Null)  P_LaneIn_int1_S_S2(Null)  P_x_Lane_S_S2|()|  P_b_Lane_S_S2(Null)  OP_S_S2(localhost-1082-in3)  P_O_Lane_S_S2|()|  P_Oe_Lane_S_S2(Null)  P_x_Lane_E_S2|()|  P_b_Lane_E_S2(Null)  OP_E_S2(localhost-1082-in4)  P_O_Lane_E_S2|(NULL)|  P_I_S2|(NULL)|  P_TL_V_S2(red)  P_TL_N_S2(Null)  P_TL_S_S2(Null)  P_TL_E_S2(Null)  P_LaneIn_int1_V_S3|(NULL)|  P_LaneIn_int2_V_S3|(NULL)|  P_LaneIn_BusStationProgresului_V_S3|()|  P_LaneIn_BusStationProgresuluiOut_V_S3|()|  P_LaneIn_TramStationProgresului_V_S3|()|  P_LaneIn_TramStationProgresuluiOut_V_S3|()|  P_LaneIn_int3_V_S3|(NULL)|  P_LaneIn_int4_V_S3|(NULL)|  P_Lane_BarbatescuVechiOut_V_S3(Null)  P_Lane_BarbatescuVechiIn_V_S3(Null)  P_LaneIn_int5_V_S3|(P_LaneIn_int5_V_S3(PRIORITY_CAR-69420))|  P_LaneIn_TramStationChirigiu_V_S3|()|  P_LaneIn_TramStationChirigiuOut_V_S3|()|  P_LaneIn_int6_V_S3|()|  P_LaneIn_int7_V_S3|()|  P_LaneOut_Int1_V_S3|()|  P_LaneDinca_V_In_S3(Null)  P_LaneOut_Int2_V_S3|()|  P_LaneDinca_V_Out_S3(Null)  P_LaneOut_Int3_V_S3|()|  P_LaneRaditei_V_Out_S3(Null)  P_LaneOut_Int4_V_S3|()|  P_LaneOut_Int5_V_S3|()|  P_BusStation_Chirigiu_V_Out_S3|()|  P_BusStation_Chirigiu_V_S3|()|  P_LaneOut_Int6_V_S3|()|  P_LaneOut_Int7_V_S3|()|  P_LaneOut_Int8_V_S3|()|  P_LaneOut_TramStationChirigiu_V_S3|()|  P_LaneOut_TramStationChirigiuOut_V_S3|()|]
 ConstantPlaceList [red(red)  green(green)  yellow(yellow)]
________________________________________ TICK 40 ________________________________________________________
 ExecutionList []
[T0_In_V_S1 conditions are false] Delay:1 [T2_In_V_S1 conditions are false] Delay:1 [T6_In_V_S1 conditions are false] Delay:1 [T8_In_V_S1 conditions are false] Delay:1 [T10_In_V_S1 conditions are false] Delay:1 [T12_In_V_S1 conditions are false] Delay:1 [T14_In_V_S1 conditions are false] Delay:1 [T16_In_V_S1 conditions are false] Delay:1 [T18_In_V_S1 conditions are false] Delay:1 [T20_In_V_S1 conditions are false] Delay:1 [T1_Out_V_S1 conditions are false] Delay:1 [T3_Out_V_S1 conditions are false] Delay:1 [T5_Out_V_S1 conditions are false] Delay:1 [T7_Out_V_S1 conditions are false] Delay:1 [T9_Out_V_S1 conditions are false] Delay:1 [T11_Out_V_S1 conditions are false] Delay:1 [T13_Out_V_S1 conditions are false] Delay:1 [T15_Out_V_S1 conditions are false] Delay:10 [T17_Out_V_S1 conditions are false] Delay:1 [T19_Out_V_S1 conditions are false] Delay:1 [T21_Out_V_S1 conditions are false] Delay:1 [T0_In_N_S1 conditions are false] Delay:1 [T2_In_N_S1 conditions are false] Delay:1 [T4_In_N_S1 conditions are false] Delay:1 [T1_Out_N_S1 conditions are false] Delay:1 [T3_Out_N_S1 conditions are false] Delay:1 [T0_In_S_S1 conditions are false] Delay:1 [T2_In_S_S1 conditions are false] Delay:1 [T4_In_S_S1 conditions are false] Delay:1 [T1_Out_S_S1 conditions are false] Delay:1 [T3_Out_S_S1 conditions are false] Delay:1 [T0_In_E_S1 conditions are false] Delay:1 [T2_In_E_S1 conditions are false] Delay:1 [T4_In_E_S1 conditions are false] Delay:1 [T3_Out_E_S1 conditions are false] Delay:1 [T1_Out_E_S1 conditions are false] Delay:1 [T0_In_V_S2 conditions are false] Delay:1 [T2_In_V_S2 conditions are false] Delay:10 [T4_In_V_S2 conditions are false] Delay:1 [T6_In_V_S2 conditions are false] Delay:1 [T8_In_V_S2 conditions are false] Delay:1 [T10_In_V_S2 conditions are false] Delay:1 [T12_In_V_S2 conditions are false] Delay:1 [T14_In_V_S2 conditions are false] Delay:10 [T16_In_V_S2 conditions are false] Delay:1 [T18_In_V_S2 conditions are false] Delay:1 [T20_In_V_S2 conditions are false] Delay:1 [T22_In_V_S2 conditions are false] Delay:1 [T1_Out_V_S2 conditions are false] Delay:1 [T3_Out_V_S2 conditions are false] Delay:1 [T5_Out_V_S2 conditions are false] Delay:1 [T7_Out_V_S2 conditions are false] Delay:1 [T9_Out_V_S2 conditions are false] Delay:10 [T11_Out_V_S2 conditions are false] Delay:1 [T13_Out_V_S2 conditions are false] Delay:1 [T15_Out_V_S2 conditions are false] Delay:1 [T17_Out_V_S2 conditions are false] Delay:1 [T19_Out_V_S2 conditions are false] Delay:1 [T21_Out_V_S2 conditions are false] Delay:1 [T23_Out_V_S2 conditions are false] Delay:1 [T27_Out_V_S2 conditions are false] Delay:1 [T25_Out_V_S2 conditions are false] Delay:1 [T24_In_V_S2 conditions are false] Delay:1 [T26_In_V_S2 conditions are false] Delay:1 [T28_In_V_S2 conditions are false] Delay:1 [T30_In_V_S2 conditions are false] Delay:1 [T32_In_V_S2 conditions are false] Delay:1 [T34_In_V_S2 conditions are false] Delay:1 [T36_In_V_S2 conditions are false] Delay:1 [T38_In_V_S2 conditions are false] Delay:1 [T40_In_V_S2 conditions are false] Delay:1 [T42_In_V_S2 conditions are false] Delay:1 [T44_In_V_S2 conditions are false] Delay:1 [T46_In_V_S2 conditions are false] Delay:1 [T48_In_V_S2 conditions are false] Delay:1 [T50_In_V_S2 conditions are false] Delay:1 [T52_In_V_S2 conditions are false] Delay:1 [T54_In_V_S2 conditions are false] Delay:1 [T55_In_V_S2 conditions are false] Delay:1 [T29_Out_V_S2 conditions are false] Delay:1 [T31_Out_V_S2 conditions are false] Delay:1 [T33_Out_V_S2 conditions are false] Delay:1 [T35_Out_V_S2 conditions are false] Delay:1 [T37_Out_V_S2 conditions are false] Delay:10 [T39_Out_V_S2 conditions are false] Delay:10 [T41_Out_V_S2 conditions are false] Delay:1 [T43_Out_V_S2 conditions are false] Delay:1 [T45_Out_V_S2 conditions are false] Delay:1 [T49_Out_V_S2 conditions are false] Delay:1 [T51_Out_V_S2 conditions are false] Delay:1 [T0_In_N_S2 conditions are false] Delay:1 [T4_In_N_S2 conditions are false] Delay:1 [T1_Out_N_S2 conditions are false] Delay:1 [T3_Out_N_S2 conditions are false] Delay:1 [T0_In_S_S2 conditions are false] Delay:1 [T2_In_S_S2 conditions are false] Delay:1 [T4_In_S_S2 conditions are false] Delay:1 [T1_Out_S_S2 conditions are false] Delay:1 [T3_Out_S_S2 conditions are false] Delay:1 [T0_In_E_S2 conditions are false] Delay:1 [T2_In_E_S2 conditions are false] Delay:1 [T4_In_E_S2 conditions are false] Delay:1 [T3_Out_E_S2 conditions are false] Delay:1 [T1_Out_E_S2 conditions are false] Delay:1 [T0_In_V_S3 conditions are false] Delay:1 [T2_In_V_S3 conditions are false] Delay:1 [T4_In_V_S3 conditions are false] Delay:10 [T8_In_V_S3 conditions are false] Delay:1 [T10_In_V_S3 conditions are false] Delay:10 [T6_In_V_S3 conditions are false] Delay:1 [T12_In_V_S3 conditions are false] Delay:1 [T14_In_V_S3 conditions are false] Delay:1 [T16_In_V_S3 conditions are false] Delay:1 [T18_In_V_S3 conditions are false] Delay:1 [T20_In_V_S3 conditions are false] Delay:10 [T22_In_V_S3 conditions are false] Delay:1 [T24_In_V_S3 conditions are false] Delay:1 [T1_Out_V_S3 conditions are false] Delay:1 [T3_Out_V_S3 conditions are false] Delay:1 [T5_Out_V_S3 conditions are false] Delay:1 [T7_Out_V_S3 conditions are false] Delay:1 [T9_Out_V_S3 conditions are false] Delay:1 [T11_Out_V_S3 conditions are false] Delay:1 [T13_Out_V_S3 conditions are false] Delay:1 [T15_Out_V_S3 conditions are false] Delay:1 [T17_Out_V_S3 conditions are false] Delay:1 [T19_Out_V_S3 conditions are false] Delay:1 [T21_Out_V_S3 conditions are false] Delay:1 [T23_Out_V_S3 conditions are false] Delay:10 [T25_Out_V_S3 conditions are false] Delay:10 
Paused....
