
Lab_6_Temp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001b00  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08001c94  08001c94  00011c94  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08001cb8  08001cb8  00011cb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08001cc0  08001cc0  00011cc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08001cc4  08001cc4  00011cc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000010  20000000  08001cc8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000198  20000010  08001cd8  00020010  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200001a8  08001cd8  000201a8  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 10 .debug_info   00015264  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002865  00000000  00000000  000352a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000069b9  00000000  00000000  00037b09  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000998  00000000  00000000  0003e4c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000c88  00000000  00000000  0003ee60  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000053c2  00000000  00000000  0003fae8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00003c32  00000000  00000000  00044eaa  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00048adc  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00001c38  00000000  00000000  00048b58  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000010 	.word	0x20000010
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08001c7c 	.word	0x08001c7c

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000014 	.word	0x20000014
 80001d0:	08001c7c 	.word	0x08001c7c

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295
 80001e8:	f000 b97a 	b.w	80004e0 <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	468c      	mov	ip, r1
 800020a:	460d      	mov	r5, r1
 800020c:	4604      	mov	r4, r0
 800020e:	9e08      	ldr	r6, [sp, #32]
 8000210:	2b00      	cmp	r3, #0
 8000212:	d151      	bne.n	80002b8 <__udivmoddi4+0xb4>
 8000214:	428a      	cmp	r2, r1
 8000216:	4617      	mov	r7, r2
 8000218:	d96d      	bls.n	80002f6 <__udivmoddi4+0xf2>
 800021a:	fab2 fe82 	clz	lr, r2
 800021e:	f1be 0f00 	cmp.w	lr, #0
 8000222:	d00b      	beq.n	800023c <__udivmoddi4+0x38>
 8000224:	f1ce 0c20 	rsb	ip, lr, #32
 8000228:	fa01 f50e 	lsl.w	r5, r1, lr
 800022c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000230:	fa02 f70e 	lsl.w	r7, r2, lr
 8000234:	ea4c 0c05 	orr.w	ip, ip, r5
 8000238:	fa00 f40e 	lsl.w	r4, r0, lr
 800023c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000240:	0c25      	lsrs	r5, r4, #16
 8000242:	fbbc f8fa 	udiv	r8, ip, sl
 8000246:	fa1f f987 	uxth.w	r9, r7
 800024a:	fb0a cc18 	mls	ip, sl, r8, ip
 800024e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000252:	fb08 f309 	mul.w	r3, r8, r9
 8000256:	42ab      	cmp	r3, r5
 8000258:	d90a      	bls.n	8000270 <__udivmoddi4+0x6c>
 800025a:	19ed      	adds	r5, r5, r7
 800025c:	f108 32ff 	add.w	r2, r8, #4294967295
 8000260:	f080 8123 	bcs.w	80004aa <__udivmoddi4+0x2a6>
 8000264:	42ab      	cmp	r3, r5
 8000266:	f240 8120 	bls.w	80004aa <__udivmoddi4+0x2a6>
 800026a:	f1a8 0802 	sub.w	r8, r8, #2
 800026e:	443d      	add	r5, r7
 8000270:	1aed      	subs	r5, r5, r3
 8000272:	b2a4      	uxth	r4, r4
 8000274:	fbb5 f0fa 	udiv	r0, r5, sl
 8000278:	fb0a 5510 	mls	r5, sl, r0, r5
 800027c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000280:	fb00 f909 	mul.w	r9, r0, r9
 8000284:	45a1      	cmp	r9, r4
 8000286:	d909      	bls.n	800029c <__udivmoddi4+0x98>
 8000288:	19e4      	adds	r4, r4, r7
 800028a:	f100 33ff 	add.w	r3, r0, #4294967295
 800028e:	f080 810a 	bcs.w	80004a6 <__udivmoddi4+0x2a2>
 8000292:	45a1      	cmp	r9, r4
 8000294:	f240 8107 	bls.w	80004a6 <__udivmoddi4+0x2a2>
 8000298:	3802      	subs	r0, #2
 800029a:	443c      	add	r4, r7
 800029c:	eba4 0409 	sub.w	r4, r4, r9
 80002a0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002a4:	2100      	movs	r1, #0
 80002a6:	2e00      	cmp	r6, #0
 80002a8:	d061      	beq.n	800036e <__udivmoddi4+0x16a>
 80002aa:	fa24 f40e 	lsr.w	r4, r4, lr
 80002ae:	2300      	movs	r3, #0
 80002b0:	6034      	str	r4, [r6, #0]
 80002b2:	6073      	str	r3, [r6, #4]
 80002b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d907      	bls.n	80002cc <__udivmoddi4+0xc8>
 80002bc:	2e00      	cmp	r6, #0
 80002be:	d054      	beq.n	800036a <__udivmoddi4+0x166>
 80002c0:	2100      	movs	r1, #0
 80002c2:	e886 0021 	stmia.w	r6, {r0, r5}
 80002c6:	4608      	mov	r0, r1
 80002c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002cc:	fab3 f183 	clz	r1, r3
 80002d0:	2900      	cmp	r1, #0
 80002d2:	f040 808e 	bne.w	80003f2 <__udivmoddi4+0x1ee>
 80002d6:	42ab      	cmp	r3, r5
 80002d8:	d302      	bcc.n	80002e0 <__udivmoddi4+0xdc>
 80002da:	4282      	cmp	r2, r0
 80002dc:	f200 80fa 	bhi.w	80004d4 <__udivmoddi4+0x2d0>
 80002e0:	1a84      	subs	r4, r0, r2
 80002e2:	eb65 0503 	sbc.w	r5, r5, r3
 80002e6:	2001      	movs	r0, #1
 80002e8:	46ac      	mov	ip, r5
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	d03f      	beq.n	800036e <__udivmoddi4+0x16a>
 80002ee:	e886 1010 	stmia.w	r6, {r4, ip}
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	b912      	cbnz	r2, 80002fe <__udivmoddi4+0xfa>
 80002f8:	2701      	movs	r7, #1
 80002fa:	fbb7 f7f2 	udiv	r7, r7, r2
 80002fe:	fab7 fe87 	clz	lr, r7
 8000302:	f1be 0f00 	cmp.w	lr, #0
 8000306:	d134      	bne.n	8000372 <__udivmoddi4+0x16e>
 8000308:	1beb      	subs	r3, r5, r7
 800030a:	0c3a      	lsrs	r2, r7, #16
 800030c:	fa1f fc87 	uxth.w	ip, r7
 8000310:	2101      	movs	r1, #1
 8000312:	fbb3 f8f2 	udiv	r8, r3, r2
 8000316:	0c25      	lsrs	r5, r4, #16
 8000318:	fb02 3318 	mls	r3, r2, r8, r3
 800031c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000320:	fb0c f308 	mul.w	r3, ip, r8
 8000324:	42ab      	cmp	r3, r5
 8000326:	d907      	bls.n	8000338 <__udivmoddi4+0x134>
 8000328:	19ed      	adds	r5, r5, r7
 800032a:	f108 30ff 	add.w	r0, r8, #4294967295
 800032e:	d202      	bcs.n	8000336 <__udivmoddi4+0x132>
 8000330:	42ab      	cmp	r3, r5
 8000332:	f200 80d1 	bhi.w	80004d8 <__udivmoddi4+0x2d4>
 8000336:	4680      	mov	r8, r0
 8000338:	1aed      	subs	r5, r5, r3
 800033a:	b2a3      	uxth	r3, r4
 800033c:	fbb5 f0f2 	udiv	r0, r5, r2
 8000340:	fb02 5510 	mls	r5, r2, r0, r5
 8000344:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000348:	fb0c fc00 	mul.w	ip, ip, r0
 800034c:	45a4      	cmp	ip, r4
 800034e:	d907      	bls.n	8000360 <__udivmoddi4+0x15c>
 8000350:	19e4      	adds	r4, r4, r7
 8000352:	f100 33ff 	add.w	r3, r0, #4294967295
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x15a>
 8000358:	45a4      	cmp	ip, r4
 800035a:	f200 80b8 	bhi.w	80004ce <__udivmoddi4+0x2ca>
 800035e:	4618      	mov	r0, r3
 8000360:	eba4 040c 	sub.w	r4, r4, ip
 8000364:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000368:	e79d      	b.n	80002a6 <__udivmoddi4+0xa2>
 800036a:	4631      	mov	r1, r6
 800036c:	4630      	mov	r0, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	f1ce 0420 	rsb	r4, lr, #32
 8000376:	fa05 f30e 	lsl.w	r3, r5, lr
 800037a:	fa07 f70e 	lsl.w	r7, r7, lr
 800037e:	fa20 f804 	lsr.w	r8, r0, r4
 8000382:	0c3a      	lsrs	r2, r7, #16
 8000384:	fa25 f404 	lsr.w	r4, r5, r4
 8000388:	ea48 0803 	orr.w	r8, r8, r3
 800038c:	fbb4 f1f2 	udiv	r1, r4, r2
 8000390:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000394:	fb02 4411 	mls	r4, r2, r1, r4
 8000398:	fa1f fc87 	uxth.w	ip, r7
 800039c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80003a0:	fb01 f30c 	mul.w	r3, r1, ip
 80003a4:	42ab      	cmp	r3, r5
 80003a6:	fa00 f40e 	lsl.w	r4, r0, lr
 80003aa:	d909      	bls.n	80003c0 <__udivmoddi4+0x1bc>
 80003ac:	19ed      	adds	r5, r5, r7
 80003ae:	f101 30ff 	add.w	r0, r1, #4294967295
 80003b2:	f080 808a 	bcs.w	80004ca <__udivmoddi4+0x2c6>
 80003b6:	42ab      	cmp	r3, r5
 80003b8:	f240 8087 	bls.w	80004ca <__udivmoddi4+0x2c6>
 80003bc:	3902      	subs	r1, #2
 80003be:	443d      	add	r5, r7
 80003c0:	1aeb      	subs	r3, r5, r3
 80003c2:	fa1f f588 	uxth.w	r5, r8
 80003c6:	fbb3 f0f2 	udiv	r0, r3, r2
 80003ca:	fb02 3310 	mls	r3, r2, r0, r3
 80003ce:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003d2:	fb00 f30c 	mul.w	r3, r0, ip
 80003d6:	42ab      	cmp	r3, r5
 80003d8:	d907      	bls.n	80003ea <__udivmoddi4+0x1e6>
 80003da:	19ed      	adds	r5, r5, r7
 80003dc:	f100 38ff 	add.w	r8, r0, #4294967295
 80003e0:	d26f      	bcs.n	80004c2 <__udivmoddi4+0x2be>
 80003e2:	42ab      	cmp	r3, r5
 80003e4:	d96d      	bls.n	80004c2 <__udivmoddi4+0x2be>
 80003e6:	3802      	subs	r0, #2
 80003e8:	443d      	add	r5, r7
 80003ea:	1aeb      	subs	r3, r5, r3
 80003ec:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f0:	e78f      	b.n	8000312 <__udivmoddi4+0x10e>
 80003f2:	f1c1 0720 	rsb	r7, r1, #32
 80003f6:	fa22 f807 	lsr.w	r8, r2, r7
 80003fa:	408b      	lsls	r3, r1
 80003fc:	fa05 f401 	lsl.w	r4, r5, r1
 8000400:	ea48 0303 	orr.w	r3, r8, r3
 8000404:	fa20 fe07 	lsr.w	lr, r0, r7
 8000408:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800040c:	40fd      	lsrs	r5, r7
 800040e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000412:	fbb5 f9fc 	udiv	r9, r5, ip
 8000416:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800041a:	fb0c 5519 	mls	r5, ip, r9, r5
 800041e:	fa1f f883 	uxth.w	r8, r3
 8000422:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000426:	fb09 f408 	mul.w	r4, r9, r8
 800042a:	42ac      	cmp	r4, r5
 800042c:	fa02 f201 	lsl.w	r2, r2, r1
 8000430:	fa00 fa01 	lsl.w	sl, r0, r1
 8000434:	d908      	bls.n	8000448 <__udivmoddi4+0x244>
 8000436:	18ed      	adds	r5, r5, r3
 8000438:	f109 30ff 	add.w	r0, r9, #4294967295
 800043c:	d243      	bcs.n	80004c6 <__udivmoddi4+0x2c2>
 800043e:	42ac      	cmp	r4, r5
 8000440:	d941      	bls.n	80004c6 <__udivmoddi4+0x2c2>
 8000442:	f1a9 0902 	sub.w	r9, r9, #2
 8000446:	441d      	add	r5, r3
 8000448:	1b2d      	subs	r5, r5, r4
 800044a:	fa1f fe8e 	uxth.w	lr, lr
 800044e:	fbb5 f0fc 	udiv	r0, r5, ip
 8000452:	fb0c 5510 	mls	r5, ip, r0, r5
 8000456:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800045a:	fb00 f808 	mul.w	r8, r0, r8
 800045e:	45a0      	cmp	r8, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x26e>
 8000462:	18e4      	adds	r4, r4, r3
 8000464:	f100 35ff 	add.w	r5, r0, #4294967295
 8000468:	d229      	bcs.n	80004be <__udivmoddi4+0x2ba>
 800046a:	45a0      	cmp	r8, r4
 800046c:	d927      	bls.n	80004be <__udivmoddi4+0x2ba>
 800046e:	3802      	subs	r0, #2
 8000470:	441c      	add	r4, r3
 8000472:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000476:	eba4 0408 	sub.w	r4, r4, r8
 800047a:	fba0 8902 	umull	r8, r9, r0, r2
 800047e:	454c      	cmp	r4, r9
 8000480:	46c6      	mov	lr, r8
 8000482:	464d      	mov	r5, r9
 8000484:	d315      	bcc.n	80004b2 <__udivmoddi4+0x2ae>
 8000486:	d012      	beq.n	80004ae <__udivmoddi4+0x2aa>
 8000488:	b156      	cbz	r6, 80004a0 <__udivmoddi4+0x29c>
 800048a:	ebba 030e 	subs.w	r3, sl, lr
 800048e:	eb64 0405 	sbc.w	r4, r4, r5
 8000492:	fa04 f707 	lsl.w	r7, r4, r7
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431f      	orrs	r7, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	6037      	str	r7, [r6, #0]
 800049e:	6074      	str	r4, [r6, #4]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004a6:	4618      	mov	r0, r3
 80004a8:	e6f8      	b.n	800029c <__udivmoddi4+0x98>
 80004aa:	4690      	mov	r8, r2
 80004ac:	e6e0      	b.n	8000270 <__udivmoddi4+0x6c>
 80004ae:	45c2      	cmp	sl, r8
 80004b0:	d2ea      	bcs.n	8000488 <__udivmoddi4+0x284>
 80004b2:	ebb8 0e02 	subs.w	lr, r8, r2
 80004b6:	eb69 0503 	sbc.w	r5, r9, r3
 80004ba:	3801      	subs	r0, #1
 80004bc:	e7e4      	b.n	8000488 <__udivmoddi4+0x284>
 80004be:	4628      	mov	r0, r5
 80004c0:	e7d7      	b.n	8000472 <__udivmoddi4+0x26e>
 80004c2:	4640      	mov	r0, r8
 80004c4:	e791      	b.n	80003ea <__udivmoddi4+0x1e6>
 80004c6:	4681      	mov	r9, r0
 80004c8:	e7be      	b.n	8000448 <__udivmoddi4+0x244>
 80004ca:	4601      	mov	r1, r0
 80004cc:	e778      	b.n	80003c0 <__udivmoddi4+0x1bc>
 80004ce:	3802      	subs	r0, #2
 80004d0:	443c      	add	r4, r7
 80004d2:	e745      	b.n	8000360 <__udivmoddi4+0x15c>
 80004d4:	4608      	mov	r0, r1
 80004d6:	e708      	b.n	80002ea <__udivmoddi4+0xe6>
 80004d8:	f1a8 0802 	sub.w	r8, r8, #2
 80004dc:	443d      	add	r5, r7
 80004de:	e72b      	b.n	8000338 <__udivmoddi4+0x134>

080004e0 <__aeabi_idiv0>:
 80004e0:	4770      	bx	lr
 80004e2:	bf00      	nop

080004e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004e4:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004e6:	4a0e      	ldr	r2, [pc, #56]	; (8000520 <HAL_InitTick+0x3c>)
 80004e8:	4b0e      	ldr	r3, [pc, #56]	; (8000524 <HAL_InitTick+0x40>)
{
 80004ea:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004ec:	7818      	ldrb	r0, [r3, #0]
 80004ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004f2:	fbb3 f3f0 	udiv	r3, r3, r0
 80004f6:	6810      	ldr	r0, [r2, #0]
 80004f8:	fbb0 f0f3 	udiv	r0, r0, r3
 80004fc:	f000 f9e2 	bl	80008c4 <HAL_SYSTICK_Config>
 8000500:	4604      	mov	r4, r0
 8000502:	b958      	cbnz	r0, 800051c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000504:	2d0f      	cmp	r5, #15
 8000506:	d809      	bhi.n	800051c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000508:	4602      	mov	r2, r0
 800050a:	4629      	mov	r1, r5
 800050c:	f04f 30ff 	mov.w	r0, #4294967295
 8000510:	f000 f998 	bl	8000844 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000514:	4b04      	ldr	r3, [pc, #16]	; (8000528 <HAL_InitTick+0x44>)
 8000516:	4620      	mov	r0, r4
 8000518:	601d      	str	r5, [r3, #0]
 800051a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800051c:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800051e:	bd38      	pop	{r3, r4, r5, pc}
 8000520:	2000000c 	.word	0x2000000c
 8000524:	20000000 	.word	0x20000000
 8000528:	20000004 	.word	0x20000004

0800052c <HAL_Init>:
{
 800052c:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800052e:	4b0b      	ldr	r3, [pc, #44]	; (800055c <HAL_Init+0x30>)
 8000530:	681a      	ldr	r2, [r3, #0]
 8000532:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000536:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000538:	681a      	ldr	r2, [r3, #0]
 800053a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800053e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000540:	681a      	ldr	r2, [r3, #0]
 8000542:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000546:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000548:	2003      	movs	r0, #3
 800054a:	f000 f969 	bl	8000820 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800054e:	2000      	movs	r0, #0
 8000550:	f7ff ffc8 	bl	80004e4 <HAL_InitTick>
  HAL_MspInit();
 8000554:	f001 fa30 	bl	80019b8 <HAL_MspInit>
}
 8000558:	2000      	movs	r0, #0
 800055a:	bd08      	pop	{r3, pc}
 800055c:	40023c00 	.word	0x40023c00

08000560 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000560:	4a03      	ldr	r2, [pc, #12]	; (8000570 <HAL_IncTick+0x10>)
 8000562:	4b04      	ldr	r3, [pc, #16]	; (8000574 <HAL_IncTick+0x14>)
 8000564:	6811      	ldr	r1, [r2, #0]
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	440b      	add	r3, r1
 800056a:	6013      	str	r3, [r2, #0]
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop
 8000570:	20000034 	.word	0x20000034
 8000574:	20000000 	.word	0x20000000

08000578 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000578:	4b01      	ldr	r3, [pc, #4]	; (8000580 <HAL_GetTick+0x8>)
 800057a:	6818      	ldr	r0, [r3, #0]
}
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop
 8000580:	20000034 	.word	0x20000034

08000584 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000584:	b538      	push	{r3, r4, r5, lr}
 8000586:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000588:	f7ff fff6 	bl	8000578 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800058c:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800058e:	bf1c      	itt	ne
 8000590:	4b05      	ldrne	r3, [pc, #20]	; (80005a8 <HAL_Delay+0x24>)
 8000592:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000594:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000596:	bf18      	it	ne
 8000598:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800059a:	f7ff ffed 	bl	8000578 <HAL_GetTick>
 800059e:	1b40      	subs	r0, r0, r5
 80005a0:	4284      	cmp	r4, r0
 80005a2:	d8fa      	bhi.n	800059a <HAL_Delay+0x16>
  {
  }
}
 80005a4:	bd38      	pop	{r3, r4, r5, pc}
 80005a6:	bf00      	nop
 80005a8:	20000000 	.word	0x20000000

080005ac <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80005ac:	b510      	push	{r4, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 80005ae:	4604      	mov	r4, r0
 80005b0:	2800      	cmp	r0, #0
 80005b2:	f000 8099 	beq.w	80006e8 <HAL_ADC_Init+0x13c>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80005b6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80005b8:	b923      	cbnz	r3, 80005c4 <HAL_ADC_Init+0x18>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80005ba:	6443      	str	r3, [r0, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80005bc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80005c0:	f001 fa42 	bl	8001a48 <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80005c4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80005c6:	06db      	lsls	r3, r3, #27
 80005c8:	f100 808c 	bmi.w	80006e4 <HAL_ADC_Init+0x138>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80005cc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80005ce:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80005d2:	f023 0302 	bic.w	r3, r3, #2
 80005d6:	f043 0302 	orr.w	r3, r3, #2
 80005da:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80005dc:	4b43      	ldr	r3, [pc, #268]	; (80006ec <HAL_ADC_Init+0x140>)
 80005de:	685a      	ldr	r2, [r3, #4]
 80005e0:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80005e4:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80005e6:	685a      	ldr	r2, [r3, #4]
 80005e8:	6861      	ldr	r1, [r4, #4]
 80005ea:	430a      	orrs	r2, r1
 80005ec:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80005ee:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80005f0:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80005f2:	685a      	ldr	r2, [r3, #4]
 80005f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80005f8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80005fa:	685a      	ldr	r2, [r3, #4]
 80005fc:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000600:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000602:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000604:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000606:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800060a:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800060c:	685a      	ldr	r2, [r3, #4]
 800060e:	430a      	orrs	r2, r1
 8000610:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000612:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000614:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000616:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800061a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800061c:	689a      	ldr	r2, [r3, #8]
 800061e:	430a      	orrs	r2, r1
 8000620:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000622:	4933      	ldr	r1, [pc, #204]	; (80006f0 <HAL_ADC_Init+0x144>)
 8000624:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000626:	428a      	cmp	r2, r1
 8000628:	d050      	beq.n	80006cc <HAL_ADC_Init+0x120>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800062a:	6899      	ldr	r1, [r3, #8]
 800062c:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8000630:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8000632:	6899      	ldr	r1, [r3, #8]
 8000634:	430a      	orrs	r2, r1
 8000636:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000638:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800063a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800063c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000640:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000642:	689a      	ldr	r2, [r3, #8]
 8000644:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000646:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000648:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 800064a:	69a1      	ldr	r1, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800064c:	f022 0202 	bic.w	r2, r2, #2
 8000650:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8000652:	689a      	ldr	r2, [r3, #8]
 8000654:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8000658:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800065a:	6a22      	ldr	r2, [r4, #32]
 800065c:	2a00      	cmp	r2, #0
 800065e:	d03d      	beq.n	80006dc <HAL_ADC_Init+0x130>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000660:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000662:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000664:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000668:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800066a:	685a      	ldr	r2, [r3, #4]
 800066c:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8000670:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000672:	685a      	ldr	r2, [r3, #4]
 8000674:	3901      	subs	r1, #1
 8000676:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800067a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800067c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800067e:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000680:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8000684:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000686:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000688:	3901      	subs	r1, #1
 800068a:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 800068e:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000690:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8000692:	6b21      	ldr	r1, [r4, #48]	; 0x30
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000694:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000698:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 800069a:	689a      	ldr	r2, [r3, #8]
 800069c:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 80006a0:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80006a2:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80006a4:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80006a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80006aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80006ac:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 80006ae:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80006b0:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 80006b4:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 80006b6:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 80006b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80006ba:	f023 0303 	bic.w	r3, r3, #3
 80006be:	f043 0301 	orr.w	r3, r3, #1
 80006c2:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 80006c4:	2300      	movs	r3, #0
 80006c6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 80006ca:	bd10      	pop	{r4, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80006cc:	689a      	ldr	r2, [r3, #8]
 80006ce:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80006d2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80006d4:	689a      	ldr	r2, [r3, #8]
 80006d6:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80006da:	e7b4      	b.n	8000646 <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80006dc:	685a      	ldr	r2, [r3, #4]
 80006de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80006e2:	e7ca      	b.n	800067a <HAL_ADC_Init+0xce>
    tmp_hal_status = HAL_ERROR;
 80006e4:	2001      	movs	r0, #1
 80006e6:	e7ed      	b.n	80006c4 <HAL_ADC_Init+0x118>
    return HAL_ERROR;
 80006e8:	2001      	movs	r0, #1
}
 80006ea:	bd10      	pop	{r4, pc}
 80006ec:	40012300 	.word	0x40012300
 80006f0:	0f000001 	.word	0x0f000001

080006f4 <HAL_ADC_ConfigChannel>:
{
 80006f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 80006f6:	2300      	movs	r3, #0
 80006f8:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80006fa:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80006fe:	2b01      	cmp	r3, #1
 8000700:	f000 8083 	beq.w	800080a <HAL_ADC_ConfigChannel+0x116>
  if (sConfig->Channel > ADC_CHANNEL_9)
 8000704:	680d      	ldr	r5, [r1, #0]
 8000706:	6804      	ldr	r4, [r0, #0]
 8000708:	688a      	ldr	r2, [r1, #8]
  __HAL_LOCK(hadc);
 800070a:	2301      	movs	r3, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 800070c:	2d09      	cmp	r5, #9
  __HAL_LOCK(hadc);
 800070e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 8000712:	b2ae      	uxth	r6, r5
  if (sConfig->Channel > ADC_CHANNEL_9)
 8000714:	d92a      	bls.n	800076c <HAL_ADC_ConfigChannel+0x78>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8000716:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 800071a:	68e7      	ldr	r7, [r4, #12]
 800071c:	3b1e      	subs	r3, #30
 800071e:	f04f 0e07 	mov.w	lr, #7
 8000722:	fa0e fe03 	lsl.w	lr, lr, r3
 8000726:	ea27 070e 	bic.w	r7, r7, lr
 800072a:	60e7      	str	r7, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800072c:	68e7      	ldr	r7, [r4, #12]
 800072e:	fa02 f303 	lsl.w	r3, r2, r3
 8000732:	433b      	orrs	r3, r7
 8000734:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7U)
 8000736:	684a      	ldr	r2, [r1, #4]
 8000738:	2a06      	cmp	r2, #6
 800073a:	ea4f 0382 	mov.w	r3, r2, lsl #2
 800073e:	d825      	bhi.n	800078c <HAL_ADC_ConfigChannel+0x98>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8000740:	4413      	add	r3, r2
 8000742:	6b67      	ldr	r7, [r4, #52]	; 0x34
 8000744:	1f59      	subs	r1, r3, #5
 8000746:	231f      	movs	r3, #31
 8000748:	408b      	lsls	r3, r1
 800074a:	ea27 0303 	bic.w	r3, r7, r3
 800074e:	6363      	str	r3, [r4, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8000750:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000752:	fa06 f101 	lsl.w	r1, r6, r1
 8000756:	4311      	orrs	r1, r2
 8000758:	6361      	str	r1, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800075a:	4b2d      	ldr	r3, [pc, #180]	; (8000810 <HAL_ADC_ConfigChannel+0x11c>)
 800075c:	429c      	cmp	r4, r3
 800075e:	d034      	beq.n	80007ca <HAL_ADC_ConfigChannel+0xd6>
  __HAL_UNLOCK(hadc);
 8000760:	2300      	movs	r3, #0
 8000762:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8000766:	4618      	mov	r0, r3
}
 8000768:	b003      	add	sp, #12
 800076a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800076c:	6927      	ldr	r7, [r4, #16]
 800076e:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8000772:	f04f 0e07 	mov.w	lr, #7
 8000776:	fa0e fe03 	lsl.w	lr, lr, r3
 800077a:	ea27 070e 	bic.w	r7, r7, lr
 800077e:	6127      	str	r7, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8000780:	6927      	ldr	r7, [r4, #16]
 8000782:	fa02 f303 	lsl.w	r3, r2, r3
 8000786:	433b      	orrs	r3, r7
 8000788:	6123      	str	r3, [r4, #16]
 800078a:	e7d4      	b.n	8000736 <HAL_ADC_ConfigChannel+0x42>
  else if (sConfig->Rank < 13U)
 800078c:	2a0c      	cmp	r2, #12
 800078e:	d80e      	bhi.n	80007ae <HAL_ADC_ConfigChannel+0xba>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8000790:	4413      	add	r3, r2
 8000792:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8000794:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 8000798:	231f      	movs	r3, #31
 800079a:	4093      	lsls	r3, r2
 800079c:	ea21 0303 	bic.w	r3, r1, r3
 80007a0:	6323      	str	r3, [r4, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80007a2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80007a4:	fa06 f202 	lsl.w	r2, r6, r2
 80007a8:	431a      	orrs	r2, r3
 80007aa:	6322      	str	r2, [r4, #48]	; 0x30
 80007ac:	e7d5      	b.n	800075a <HAL_ADC_ConfigChannel+0x66>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80007ae:	4413      	add	r3, r2
 80007b0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80007b2:	3b41      	subs	r3, #65	; 0x41
 80007b4:	221f      	movs	r2, #31
 80007b6:	409a      	lsls	r2, r3
 80007b8:	ea21 0202 	bic.w	r2, r1, r2
 80007bc:	62e2      	str	r2, [r4, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80007be:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80007c0:	fa06 f103 	lsl.w	r1, r6, r3
 80007c4:	4311      	orrs	r1, r2
 80007c6:	62e1      	str	r1, [r4, #44]	; 0x2c
 80007c8:	e7c7      	b.n	800075a <HAL_ADC_ConfigChannel+0x66>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80007ca:	2d12      	cmp	r5, #18
 80007cc:	d104      	bne.n	80007d8 <HAL_ADC_ConfigChannel+0xe4>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80007ce:	4a11      	ldr	r2, [pc, #68]	; (8000814 <HAL_ADC_ConfigChannel+0x120>)
 80007d0:	6853      	ldr	r3, [r2, #4]
 80007d2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80007d6:	6053      	str	r3, [r2, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80007d8:	f1a5 0310 	sub.w	r3, r5, #16
 80007dc:	2b01      	cmp	r3, #1
 80007de:	d8bf      	bhi.n	8000760 <HAL_ADC_ConfigChannel+0x6c>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80007e0:	4a0c      	ldr	r2, [pc, #48]	; (8000814 <HAL_ADC_ConfigChannel+0x120>)
 80007e2:	6853      	ldr	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80007e4:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80007e6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80007ea:	6053      	str	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80007ec:	d1b8      	bne.n	8000760 <HAL_ADC_ConfigChannel+0x6c>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80007ee:	4b0a      	ldr	r3, [pc, #40]	; (8000818 <HAL_ADC_ConfigChannel+0x124>)
 80007f0:	4a0a      	ldr	r2, [pc, #40]	; (800081c <HAL_ADC_ConfigChannel+0x128>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	fbb3 f2f2 	udiv	r2, r3, r2
 80007f8:	230a      	movs	r3, #10
 80007fa:	4353      	muls	r3, r2
        counter--;
 80007fc:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 80007fe:	9b01      	ldr	r3, [sp, #4]
 8000800:	2b00      	cmp	r3, #0
 8000802:	d0ad      	beq.n	8000760 <HAL_ADC_ConfigChannel+0x6c>
        counter--;
 8000804:	9b01      	ldr	r3, [sp, #4]
 8000806:	3b01      	subs	r3, #1
 8000808:	e7f8      	b.n	80007fc <HAL_ADC_ConfigChannel+0x108>
  __HAL_LOCK(hadc);
 800080a:	2002      	movs	r0, #2
 800080c:	e7ac      	b.n	8000768 <HAL_ADC_ConfigChannel+0x74>
 800080e:	bf00      	nop
 8000810:	40012000 	.word	0x40012000
 8000814:	40012300 	.word	0x40012300
 8000818:	2000000c 	.word	0x2000000c
 800081c:	000f4240 	.word	0x000f4240

08000820 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000820:	4a07      	ldr	r2, [pc, #28]	; (8000840 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000822:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000824:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000828:	041b      	lsls	r3, r3, #16
 800082a:	0c1b      	lsrs	r3, r3, #16
 800082c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000830:	0200      	lsls	r0, r0, #8
 8000832:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000836:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800083a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800083c:	60d3      	str	r3, [r2, #12]
 800083e:	4770      	bx	lr
 8000840:	e000ed00 	.word	0xe000ed00

08000844 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000844:	4b17      	ldr	r3, [pc, #92]	; (80008a4 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000846:	b530      	push	{r4, r5, lr}
 8000848:	68dc      	ldr	r4, [r3, #12]
 800084a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800084e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000852:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000854:	2b04      	cmp	r3, #4
 8000856:	bf28      	it	cs
 8000858:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800085a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800085c:	f04f 0501 	mov.w	r5, #1
 8000860:	fa05 f303 	lsl.w	r3, r5, r3
 8000864:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000868:	bf8c      	ite	hi
 800086a:	3c03      	subhi	r4, #3
 800086c:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800086e:	4019      	ands	r1, r3
 8000870:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000872:	fa05 f404 	lsl.w	r4, r5, r4
 8000876:	3c01      	subs	r4, #1
 8000878:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800087a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800087c:	ea42 0201 	orr.w	r2, r2, r1
 8000880:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000884:	bfaf      	iteee	ge
 8000886:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800088a:	f000 000f 	andlt.w	r0, r0, #15
 800088e:	4b06      	ldrlt	r3, [pc, #24]	; (80008a8 <HAL_NVIC_SetPriority+0x64>)
 8000890:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000892:	bfa5      	ittet	ge
 8000894:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000898:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800089a:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800089c:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80008a0:	bd30      	pop	{r4, r5, pc}
 80008a2:	bf00      	nop
 80008a4:	e000ed00 	.word	0xe000ed00
 80008a8:	e000ed14 	.word	0xe000ed14

080008ac <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80008ac:	0942      	lsrs	r2, r0, #5
 80008ae:	2301      	movs	r3, #1
 80008b0:	f000 001f 	and.w	r0, r0, #31
 80008b4:	fa03 f000 	lsl.w	r0, r3, r0
 80008b8:	4b01      	ldr	r3, [pc, #4]	; (80008c0 <HAL_NVIC_EnableIRQ+0x14>)
 80008ba:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80008be:	4770      	bx	lr
 80008c0:	e000e100 	.word	0xe000e100

080008c4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008c4:	3801      	subs	r0, #1
 80008c6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80008ca:	d20a      	bcs.n	80008e2 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008cc:	4b06      	ldr	r3, [pc, #24]	; (80008e8 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008ce:	4a07      	ldr	r2, [pc, #28]	; (80008ec <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008d0:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008d2:	21f0      	movs	r1, #240	; 0xf0
 80008d4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008d8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008da:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008dc:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008de:	601a      	str	r2, [r3, #0]
 80008e0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80008e2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80008e4:	4770      	bx	lr
 80008e6:	bf00      	nop
 80008e8:	e000e010 	.word	0xe000e010
 80008ec:	e000ed00 	.word	0xe000ed00

080008f0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80008f0:	4b04      	ldr	r3, [pc, #16]	; (8000904 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80008f2:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80008f4:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80008f6:	bf0c      	ite	eq
 80008f8:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80008fc:	f022 0204 	bicne.w	r2, r2, #4
 8000900:	601a      	str	r2, [r3, #0]
 8000902:	4770      	bx	lr
 8000904:	e000e010 	.word	0xe000e010

08000908 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000908:	4770      	bx	lr

0800090a <HAL_SYSTICK_IRQHandler>:
{
 800090a:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 800090c:	f7ff fffc 	bl	8000908 <HAL_SYSTICK_Callback>
 8000910:	bd08      	pop	{r3, pc}
	...

08000914 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000918:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800091a:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800091c:	f8df 819c 	ldr.w	r8, [pc, #412]	; 8000abc <HAL_GPIO_Init+0x1a8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000920:	4a64      	ldr	r2, [pc, #400]	; (8000ab4 <HAL_GPIO_Init+0x1a0>)
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000922:	9301      	str	r3, [sp, #4]
    ioposition = 0x01U << position;
 8000924:	f04f 0901 	mov.w	r9, #1
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000928:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800092a:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 800092c:	fa09 f703 	lsl.w	r7, r9, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000930:	ea07 0604 	and.w	r6, r7, r4
    if(iocurrent == ioposition)
 8000934:	42b7      	cmp	r7, r6
 8000936:	f040 80ad 	bne.w	8000a94 <HAL_GPIO_Init+0x180>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800093a:	684c      	ldr	r4, [r1, #4]
 800093c:	f024 0a10 	bic.w	sl, r4, #16
 8000940:	f1ba 0f02 	cmp.w	sl, #2
 8000944:	d116      	bne.n	8000974 <HAL_GPIO_Init+0x60>
        temp = GPIOx->AFR[position >> 3U];
 8000946:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 800094a:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800094e:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8000952:	f8dc 5020 	ldr.w	r5, [ip, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000956:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800095a:	f04f 0e0f 	mov.w	lr, #15
 800095e:	fa0e fe0b 	lsl.w	lr, lr, fp
 8000962:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000966:	690d      	ldr	r5, [r1, #16]
 8000968:	fa05 f50b 	lsl.w	r5, r5, fp
 800096c:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->AFR[position >> 3U] = temp;
 8000970:	f8cc 5020 	str.w	r5, [ip, #32]
 8000974:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000978:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 800097a:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800097e:	fa05 f50c 	lsl.w	r5, r5, ip
 8000982:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000984:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000988:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800098c:	fa0e fe0c 	lsl.w	lr, lr, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000990:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000994:	ea4e 0e0b 	orr.w	lr, lr, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000998:	f1ba 0f01 	cmp.w	sl, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800099c:	9500      	str	r5, [sp, #0]
      GPIOx->MODER = temp;
 800099e:	f8c0 e000 	str.w	lr, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80009a2:	d815      	bhi.n	80009d0 <HAL_GPIO_Init+0xbc>
        temp = GPIOx->OSPEEDR; 
 80009a4:	f8d0 e008 	ldr.w	lr, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80009a8:	ea05 0e0e 	and.w	lr, r5, lr
        temp |= (GPIO_Init->Speed << (position * 2U));
 80009ac:	68cd      	ldr	r5, [r1, #12]
 80009ae:	fa05 fa0c 	lsl.w	sl, r5, ip
 80009b2:	ea4a 0e0e 	orr.w	lr, sl, lr
        GPIOx->OSPEEDR = temp;
 80009b6:	f8c0 e008 	str.w	lr, [r0, #8]
        temp = GPIOx->OTYPER;
 80009ba:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80009be:	ea2e 0707 	bic.w	r7, lr, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80009c2:	f3c4 1e00 	ubfx	lr, r4, #4, #1
 80009c6:	fa0e fe03 	lsl.w	lr, lr, r3
 80009ca:	ea4e 0707 	orr.w	r7, lr, r7
        GPIOx->OTYPER = temp;
 80009ce:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 80009d0:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80009d2:	9d00      	ldr	r5, [sp, #0]
 80009d4:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80009d6:	688f      	ldr	r7, [r1, #8]
 80009d8:	fa07 f70c 	lsl.w	r7, r7, ip
 80009dc:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 80009de:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009e0:	00e5      	lsls	r5, r4, #3
 80009e2:	d557      	bpl.n	8000a94 <HAL_GPIO_Init+0x180>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009e4:	f04f 0b00 	mov.w	fp, #0
 80009e8:	f8cd b00c 	str.w	fp, [sp, #12]
 80009ec:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80009f0:	4d31      	ldr	r5, [pc, #196]	; (8000ab8 <HAL_GPIO_Init+0x1a4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009f2:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80009f6:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 80009fa:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 80009fe:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000a02:	9703      	str	r7, [sp, #12]
 8000a04:	9f03      	ldr	r7, [sp, #12]
 8000a06:	f023 0703 	bic.w	r7, r3, #3
 8000a0a:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000a0e:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000a12:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000a16:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000a1a:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000a1e:	f04f 0e0f 	mov.w	lr, #15
 8000a22:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000a26:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000a28:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000a2c:	d039      	beq.n	8000aa2 <HAL_GPIO_Init+0x18e>
 8000a2e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000a32:	42a8      	cmp	r0, r5
 8000a34:	d037      	beq.n	8000aa6 <HAL_GPIO_Init+0x192>
 8000a36:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000a3a:	42a8      	cmp	r0, r5
 8000a3c:	d035      	beq.n	8000aaa <HAL_GPIO_Init+0x196>
 8000a3e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000a42:	42a8      	cmp	r0, r5
 8000a44:	d033      	beq.n	8000aae <HAL_GPIO_Init+0x19a>
 8000a46:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000a4a:	42a8      	cmp	r0, r5
 8000a4c:	bf14      	ite	ne
 8000a4e:	2507      	movne	r5, #7
 8000a50:	2504      	moveq	r5, #4
 8000a52:	fa05 f50c 	lsl.w	r5, r5, ip
 8000a56:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000a5a:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8000a5c:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000a5e:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a60:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000a64:	bf0c      	ite	eq
 8000a66:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000a68:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8000a6a:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8000a6c:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a6e:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000a72:	bf0c      	ite	eq
 8000a74:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000a76:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8000a78:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000a7a:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a7c:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000a80:	bf0c      	ite	eq
 8000a82:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000a84:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8000a86:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8000a88:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a8a:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000a8c:	bf54      	ite	pl
 8000a8e:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8000a90:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8000a92:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000a94:	3301      	adds	r3, #1
 8000a96:	2b10      	cmp	r3, #16
 8000a98:	f47f af47 	bne.w	800092a <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8000a9c:	b005      	add	sp, #20
 8000a9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000aa2:	465d      	mov	r5, fp
 8000aa4:	e7d5      	b.n	8000a52 <HAL_GPIO_Init+0x13e>
 8000aa6:	2501      	movs	r5, #1
 8000aa8:	e7d3      	b.n	8000a52 <HAL_GPIO_Init+0x13e>
 8000aaa:	2502      	movs	r5, #2
 8000aac:	e7d1      	b.n	8000a52 <HAL_GPIO_Init+0x13e>
 8000aae:	2503      	movs	r5, #3
 8000ab0:	e7cf      	b.n	8000a52 <HAL_GPIO_Init+0x13e>
 8000ab2:	bf00      	nop
 8000ab4:	40013c00 	.word	0x40013c00
 8000ab8:	40020000 	.word	0x40020000
 8000abc:	40023800 	.word	0x40023800

08000ac0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000ac0:	b10a      	cbz	r2, 8000ac6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000ac2:	6181      	str	r1, [r0, #24]
 8000ac4:	4770      	bx	lr
 8000ac6:	0409      	lsls	r1, r1, #16
 8000ac8:	e7fb      	b.n	8000ac2 <HAL_GPIO_WritePin+0x2>

08000aca <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000aca:	6943      	ldr	r3, [r0, #20]
 8000acc:	4059      	eors	r1, r3
 8000ace:	6141      	str	r1, [r0, #20]
 8000ad0:	4770      	bx	lr
	...

08000ad4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ad4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000ad8:	4604      	mov	r4, r0
 8000ada:	b918      	cbnz	r0, 8000ae4 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8000adc:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8000ade:	b002      	add	sp, #8
 8000ae0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ae4:	6803      	ldr	r3, [r0, #0]
 8000ae6:	07dd      	lsls	r5, r3, #31
 8000ae8:	d410      	bmi.n	8000b0c <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000aea:	6823      	ldr	r3, [r4, #0]
 8000aec:	0798      	lsls	r0, r3, #30
 8000aee:	d458      	bmi.n	8000ba2 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000af0:	6823      	ldr	r3, [r4, #0]
 8000af2:	071a      	lsls	r2, r3, #28
 8000af4:	f100 809a 	bmi.w	8000c2c <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000af8:	6823      	ldr	r3, [r4, #0]
 8000afa:	075b      	lsls	r3, r3, #29
 8000afc:	f100 80b8 	bmi.w	8000c70 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000b00:	69a2      	ldr	r2, [r4, #24]
 8000b02:	2a00      	cmp	r2, #0
 8000b04:	f040 8119 	bne.w	8000d3a <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 8000b08:	2000      	movs	r0, #0
 8000b0a:	e7e8      	b.n	8000ade <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000b0c:	4ba6      	ldr	r3, [pc, #664]	; (8000da8 <HAL_RCC_OscConfig+0x2d4>)
 8000b0e:	689a      	ldr	r2, [r3, #8]
 8000b10:	f002 020c 	and.w	r2, r2, #12
 8000b14:	2a04      	cmp	r2, #4
 8000b16:	d007      	beq.n	8000b28 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000b18:	689a      	ldr	r2, [r3, #8]
 8000b1a:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000b1e:	2a08      	cmp	r2, #8
 8000b20:	d10a      	bne.n	8000b38 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000b22:	685b      	ldr	r3, [r3, #4]
 8000b24:	0259      	lsls	r1, r3, #9
 8000b26:	d507      	bpl.n	8000b38 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b28:	4b9f      	ldr	r3, [pc, #636]	; (8000da8 <HAL_RCC_OscConfig+0x2d4>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	039a      	lsls	r2, r3, #14
 8000b2e:	d5dc      	bpl.n	8000aea <HAL_RCC_OscConfig+0x16>
 8000b30:	6863      	ldr	r3, [r4, #4]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d1d9      	bne.n	8000aea <HAL_RCC_OscConfig+0x16>
 8000b36:	e7d1      	b.n	8000adc <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b38:	6863      	ldr	r3, [r4, #4]
 8000b3a:	4d9b      	ldr	r5, [pc, #620]	; (8000da8 <HAL_RCC_OscConfig+0x2d4>)
 8000b3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b40:	d111      	bne.n	8000b66 <HAL_RCC_OscConfig+0x92>
 8000b42:	682b      	ldr	r3, [r5, #0]
 8000b44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b48:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000b4a:	f7ff fd15 	bl	8000578 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b4e:	4d96      	ldr	r5, [pc, #600]	; (8000da8 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000b50:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b52:	682b      	ldr	r3, [r5, #0]
 8000b54:	039b      	lsls	r3, r3, #14
 8000b56:	d4c8      	bmi.n	8000aea <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b58:	f7ff fd0e 	bl	8000578 <HAL_GetTick>
 8000b5c:	1b80      	subs	r0, r0, r6
 8000b5e:	2864      	cmp	r0, #100	; 0x64
 8000b60:	d9f7      	bls.n	8000b52 <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8000b62:	2003      	movs	r0, #3
 8000b64:	e7bb      	b.n	8000ade <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b66:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000b6a:	d104      	bne.n	8000b76 <HAL_RCC_OscConfig+0xa2>
 8000b6c:	682b      	ldr	r3, [r5, #0]
 8000b6e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b72:	602b      	str	r3, [r5, #0]
 8000b74:	e7e5      	b.n	8000b42 <HAL_RCC_OscConfig+0x6e>
 8000b76:	682a      	ldr	r2, [r5, #0]
 8000b78:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000b7c:	602a      	str	r2, [r5, #0]
 8000b7e:	682a      	ldr	r2, [r5, #0]
 8000b80:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000b84:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d1df      	bne.n	8000b4a <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 8000b8a:	f7ff fcf5 	bl	8000578 <HAL_GetTick>
 8000b8e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b90:	682b      	ldr	r3, [r5, #0]
 8000b92:	039f      	lsls	r7, r3, #14
 8000b94:	d5a9      	bpl.n	8000aea <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b96:	f7ff fcef 	bl	8000578 <HAL_GetTick>
 8000b9a:	1b80      	subs	r0, r0, r6
 8000b9c:	2864      	cmp	r0, #100	; 0x64
 8000b9e:	d9f7      	bls.n	8000b90 <HAL_RCC_OscConfig+0xbc>
 8000ba0:	e7df      	b.n	8000b62 <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000ba2:	4b81      	ldr	r3, [pc, #516]	; (8000da8 <HAL_RCC_OscConfig+0x2d4>)
 8000ba4:	689a      	ldr	r2, [r3, #8]
 8000ba6:	f012 0f0c 	tst.w	r2, #12
 8000baa:	d007      	beq.n	8000bbc <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000bac:	689a      	ldr	r2, [r3, #8]
 8000bae:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000bb2:	2a08      	cmp	r2, #8
 8000bb4:	d111      	bne.n	8000bda <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000bb6:	685b      	ldr	r3, [r3, #4]
 8000bb8:	025e      	lsls	r6, r3, #9
 8000bba:	d40e      	bmi.n	8000bda <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bbc:	4b7a      	ldr	r3, [pc, #488]	; (8000da8 <HAL_RCC_OscConfig+0x2d4>)
 8000bbe:	681a      	ldr	r2, [r3, #0]
 8000bc0:	0795      	lsls	r5, r2, #30
 8000bc2:	d502      	bpl.n	8000bca <HAL_RCC_OscConfig+0xf6>
 8000bc4:	68e2      	ldr	r2, [r4, #12]
 8000bc6:	2a01      	cmp	r2, #1
 8000bc8:	d188      	bne.n	8000adc <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bca:	681a      	ldr	r2, [r3, #0]
 8000bcc:	6921      	ldr	r1, [r4, #16]
 8000bce:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000bd2:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8000bd6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bd8:	e78a      	b.n	8000af0 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000bda:	68e2      	ldr	r2, [r4, #12]
 8000bdc:	4b73      	ldr	r3, [pc, #460]	; (8000dac <HAL_RCC_OscConfig+0x2d8>)
 8000bde:	b1b2      	cbz	r2, 8000c0e <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8000be0:	2201      	movs	r2, #1
 8000be2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000be4:	f7ff fcc8 	bl	8000578 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000be8:	4d6f      	ldr	r5, [pc, #444]	; (8000da8 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000bea:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bec:	682b      	ldr	r3, [r5, #0]
 8000bee:	0798      	lsls	r0, r3, #30
 8000bf0:	d507      	bpl.n	8000c02 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bf2:	682b      	ldr	r3, [r5, #0]
 8000bf4:	6922      	ldr	r2, [r4, #16]
 8000bf6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000bfa:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000bfe:	602b      	str	r3, [r5, #0]
 8000c00:	e776      	b.n	8000af0 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c02:	f7ff fcb9 	bl	8000578 <HAL_GetTick>
 8000c06:	1b80      	subs	r0, r0, r6
 8000c08:	2802      	cmp	r0, #2
 8000c0a:	d9ef      	bls.n	8000bec <HAL_RCC_OscConfig+0x118>
 8000c0c:	e7a9      	b.n	8000b62 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8000c0e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000c10:	f7ff fcb2 	bl	8000578 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c14:	4d64      	ldr	r5, [pc, #400]	; (8000da8 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000c16:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c18:	682b      	ldr	r3, [r5, #0]
 8000c1a:	0799      	lsls	r1, r3, #30
 8000c1c:	f57f af68 	bpl.w	8000af0 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c20:	f7ff fcaa 	bl	8000578 <HAL_GetTick>
 8000c24:	1b80      	subs	r0, r0, r6
 8000c26:	2802      	cmp	r0, #2
 8000c28:	d9f6      	bls.n	8000c18 <HAL_RCC_OscConfig+0x144>
 8000c2a:	e79a      	b.n	8000b62 <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000c2c:	6962      	ldr	r2, [r4, #20]
 8000c2e:	4b60      	ldr	r3, [pc, #384]	; (8000db0 <HAL_RCC_OscConfig+0x2dc>)
 8000c30:	b17a      	cbz	r2, 8000c52 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8000c32:	2201      	movs	r2, #1
 8000c34:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000c36:	f7ff fc9f 	bl	8000578 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c3a:	4d5b      	ldr	r5, [pc, #364]	; (8000da8 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000c3c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c3e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000c40:	079f      	lsls	r7, r3, #30
 8000c42:	f53f af59 	bmi.w	8000af8 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c46:	f7ff fc97 	bl	8000578 <HAL_GetTick>
 8000c4a:	1b80      	subs	r0, r0, r6
 8000c4c:	2802      	cmp	r0, #2
 8000c4e:	d9f6      	bls.n	8000c3e <HAL_RCC_OscConfig+0x16a>
 8000c50:	e787      	b.n	8000b62 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8000c52:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000c54:	f7ff fc90 	bl	8000578 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c58:	4d53      	ldr	r5, [pc, #332]	; (8000da8 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000c5a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c5c:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000c5e:	0798      	lsls	r0, r3, #30
 8000c60:	f57f af4a 	bpl.w	8000af8 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c64:	f7ff fc88 	bl	8000578 <HAL_GetTick>
 8000c68:	1b80      	subs	r0, r0, r6
 8000c6a:	2802      	cmp	r0, #2
 8000c6c:	d9f6      	bls.n	8000c5c <HAL_RCC_OscConfig+0x188>
 8000c6e:	e778      	b.n	8000b62 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000c70:	4b4d      	ldr	r3, [pc, #308]	; (8000da8 <HAL_RCC_OscConfig+0x2d4>)
 8000c72:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c74:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8000c78:	d128      	bne.n	8000ccc <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000c7a:	9201      	str	r2, [sp, #4]
 8000c7c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c7e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000c82:	641a      	str	r2, [r3, #64]	; 0x40
 8000c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c8a:	9301      	str	r3, [sp, #4]
 8000c8c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000c8e:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c90:	4d48      	ldr	r5, [pc, #288]	; (8000db4 <HAL_RCC_OscConfig+0x2e0>)
 8000c92:	682b      	ldr	r3, [r5, #0]
 8000c94:	05d9      	lsls	r1, r3, #23
 8000c96:	d51b      	bpl.n	8000cd0 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000c98:	68a3      	ldr	r3, [r4, #8]
 8000c9a:	4d43      	ldr	r5, [pc, #268]	; (8000da8 <HAL_RCC_OscConfig+0x2d4>)
 8000c9c:	2b01      	cmp	r3, #1
 8000c9e:	d127      	bne.n	8000cf0 <HAL_RCC_OscConfig+0x21c>
 8000ca0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000ca2:	f043 0301 	orr.w	r3, r3, #1
 8000ca6:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000ca8:	f7ff fc66 	bl	8000578 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000cac:	4d3e      	ldr	r5, [pc, #248]	; (8000da8 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000cae:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000cb0:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000cb4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000cb6:	079b      	lsls	r3, r3, #30
 8000cb8:	d539      	bpl.n	8000d2e <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8000cba:	2e00      	cmp	r6, #0
 8000cbc:	f43f af20 	beq.w	8000b00 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000cc0:	4a39      	ldr	r2, [pc, #228]	; (8000da8 <HAL_RCC_OscConfig+0x2d4>)
 8000cc2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000cc4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000cc8:	6413      	str	r3, [r2, #64]	; 0x40
 8000cca:	e719      	b.n	8000b00 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8000ccc:	2600      	movs	r6, #0
 8000cce:	e7df      	b.n	8000c90 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000cd0:	682b      	ldr	r3, [r5, #0]
 8000cd2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cd6:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000cd8:	f7ff fc4e 	bl	8000578 <HAL_GetTick>
 8000cdc:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cde:	682b      	ldr	r3, [r5, #0]
 8000ce0:	05da      	lsls	r2, r3, #23
 8000ce2:	d4d9      	bmi.n	8000c98 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ce4:	f7ff fc48 	bl	8000578 <HAL_GetTick>
 8000ce8:	1bc0      	subs	r0, r0, r7
 8000cea:	2802      	cmp	r0, #2
 8000cec:	d9f7      	bls.n	8000cde <HAL_RCC_OscConfig+0x20a>
 8000cee:	e738      	b.n	8000b62 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000cf0:	2b05      	cmp	r3, #5
 8000cf2:	d104      	bne.n	8000cfe <HAL_RCC_OscConfig+0x22a>
 8000cf4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000cf6:	f043 0304 	orr.w	r3, r3, #4
 8000cfa:	672b      	str	r3, [r5, #112]	; 0x70
 8000cfc:	e7d0      	b.n	8000ca0 <HAL_RCC_OscConfig+0x1cc>
 8000cfe:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000d00:	f022 0201 	bic.w	r2, r2, #1
 8000d04:	672a      	str	r2, [r5, #112]	; 0x70
 8000d06:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000d08:	f022 0204 	bic.w	r2, r2, #4
 8000d0c:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d1ca      	bne.n	8000ca8 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8000d12:	f7ff fc31 	bl	8000578 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000d16:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000d1a:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000d1c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000d1e:	0798      	lsls	r0, r3, #30
 8000d20:	d5cb      	bpl.n	8000cba <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000d22:	f7ff fc29 	bl	8000578 <HAL_GetTick>
 8000d26:	1bc0      	subs	r0, r0, r7
 8000d28:	4540      	cmp	r0, r8
 8000d2a:	d9f7      	bls.n	8000d1c <HAL_RCC_OscConfig+0x248>
 8000d2c:	e719      	b.n	8000b62 <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000d2e:	f7ff fc23 	bl	8000578 <HAL_GetTick>
 8000d32:	1bc0      	subs	r0, r0, r7
 8000d34:	4540      	cmp	r0, r8
 8000d36:	d9bd      	bls.n	8000cb4 <HAL_RCC_OscConfig+0x1e0>
 8000d38:	e713      	b.n	8000b62 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000d3a:	4d1b      	ldr	r5, [pc, #108]	; (8000da8 <HAL_RCC_OscConfig+0x2d4>)
 8000d3c:	68ab      	ldr	r3, [r5, #8]
 8000d3e:	f003 030c 	and.w	r3, r3, #12
 8000d42:	2b08      	cmp	r3, #8
 8000d44:	f43f aeca 	beq.w	8000adc <HAL_RCC_OscConfig+0x8>
 8000d48:	4e1b      	ldr	r6, [pc, #108]	; (8000db8 <HAL_RCC_OscConfig+0x2e4>)
 8000d4a:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000d4c:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000d4e:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000d50:	d134      	bne.n	8000dbc <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8000d52:	f7ff fc11 	bl	8000578 <HAL_GetTick>
 8000d56:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000d58:	682b      	ldr	r3, [r5, #0]
 8000d5a:	0199      	lsls	r1, r3, #6
 8000d5c:	d41e      	bmi.n	8000d9c <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000d5e:	6a22      	ldr	r2, [r4, #32]
 8000d60:	69e3      	ldr	r3, [r4, #28]
 8000d62:	4313      	orrs	r3, r2
 8000d64:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000d66:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000d6a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000d6c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000d70:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d72:	4c0d      	ldr	r4, [pc, #52]	; (8000da8 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000d74:	0852      	lsrs	r2, r2, #1
 8000d76:	3a01      	subs	r2, #1
 8000d78:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7c:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000d7e:	2301      	movs	r3, #1
 8000d80:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000d82:	f7ff fbf9 	bl	8000578 <HAL_GetTick>
 8000d86:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d88:	6823      	ldr	r3, [r4, #0]
 8000d8a:	019a      	lsls	r2, r3, #6
 8000d8c:	f53f aebc 	bmi.w	8000b08 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d90:	f7ff fbf2 	bl	8000578 <HAL_GetTick>
 8000d94:	1b40      	subs	r0, r0, r5
 8000d96:	2802      	cmp	r0, #2
 8000d98:	d9f6      	bls.n	8000d88 <HAL_RCC_OscConfig+0x2b4>
 8000d9a:	e6e2      	b.n	8000b62 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d9c:	f7ff fbec 	bl	8000578 <HAL_GetTick>
 8000da0:	1bc0      	subs	r0, r0, r7
 8000da2:	2802      	cmp	r0, #2
 8000da4:	d9d8      	bls.n	8000d58 <HAL_RCC_OscConfig+0x284>
 8000da6:	e6dc      	b.n	8000b62 <HAL_RCC_OscConfig+0x8e>
 8000da8:	40023800 	.word	0x40023800
 8000dac:	42470000 	.word	0x42470000
 8000db0:	42470e80 	.word	0x42470e80
 8000db4:	40007000 	.word	0x40007000
 8000db8:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8000dbc:	f7ff fbdc 	bl	8000578 <HAL_GetTick>
 8000dc0:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000dc2:	682b      	ldr	r3, [r5, #0]
 8000dc4:	019b      	lsls	r3, r3, #6
 8000dc6:	f57f ae9f 	bpl.w	8000b08 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000dca:	f7ff fbd5 	bl	8000578 <HAL_GetTick>
 8000dce:	1b00      	subs	r0, r0, r4
 8000dd0:	2802      	cmp	r0, #2
 8000dd2:	d9f6      	bls.n	8000dc2 <HAL_RCC_OscConfig+0x2ee>
 8000dd4:	e6c5      	b.n	8000b62 <HAL_RCC_OscConfig+0x8e>
 8000dd6:	bf00      	nop

08000dd8 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000dd8:	4913      	ldr	r1, [pc, #76]	; (8000e28 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8000dda:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000ddc:	688b      	ldr	r3, [r1, #8]
 8000dde:	f003 030c 	and.w	r3, r3, #12
 8000de2:	2b04      	cmp	r3, #4
 8000de4:	d003      	beq.n	8000dee <HAL_RCC_GetSysClockFreq+0x16>
 8000de6:	2b08      	cmp	r3, #8
 8000de8:	d003      	beq.n	8000df2 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000dea:	4810      	ldr	r0, [pc, #64]	; (8000e2c <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000dec:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8000dee:	4810      	ldr	r0, [pc, #64]	; (8000e30 <HAL_RCC_GetSysClockFreq+0x58>)
 8000df0:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000df2:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000df4:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000df6:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000df8:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000dfc:	bf14      	ite	ne
 8000dfe:	480c      	ldrne	r0, [pc, #48]	; (8000e30 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000e00:	480a      	ldreq	r0, [pc, #40]	; (8000e2c <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000e02:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000e06:	bf18      	it	ne
 8000e08:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000e0a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000e0e:	fba1 0100 	umull	r0, r1, r1, r0
 8000e12:	f7ff f9df 	bl	80001d4 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000e16:	4b04      	ldr	r3, [pc, #16]	; (8000e28 <HAL_RCC_GetSysClockFreq+0x50>)
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000e1e:	3301      	adds	r3, #1
 8000e20:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8000e22:	fbb0 f0f3 	udiv	r0, r0, r3
 8000e26:	bd08      	pop	{r3, pc}
 8000e28:	40023800 	.word	0x40023800
 8000e2c:	00f42400 	.word	0x00f42400
 8000e30:	007a1200 	.word	0x007a1200

08000e34 <HAL_RCC_ClockConfig>:
{
 8000e34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000e38:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000e3a:	4604      	mov	r4, r0
 8000e3c:	b910      	cbnz	r0, 8000e44 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000e3e:	2001      	movs	r0, #1
 8000e40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000e44:	4b44      	ldr	r3, [pc, #272]	; (8000f58 <HAL_RCC_ClockConfig+0x124>)
 8000e46:	681a      	ldr	r2, [r3, #0]
 8000e48:	f002 020f 	and.w	r2, r2, #15
 8000e4c:	428a      	cmp	r2, r1
 8000e4e:	d328      	bcc.n	8000ea2 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000e50:	6821      	ldr	r1, [r4, #0]
 8000e52:	078f      	lsls	r7, r1, #30
 8000e54:	d42d      	bmi.n	8000eb2 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000e56:	07c8      	lsls	r0, r1, #31
 8000e58:	d440      	bmi.n	8000edc <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000e5a:	4b3f      	ldr	r3, [pc, #252]	; (8000f58 <HAL_RCC_ClockConfig+0x124>)
 8000e5c:	681a      	ldr	r2, [r3, #0]
 8000e5e:	f002 020f 	and.w	r2, r2, #15
 8000e62:	4295      	cmp	r5, r2
 8000e64:	d366      	bcc.n	8000f34 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e66:	6822      	ldr	r2, [r4, #0]
 8000e68:	0751      	lsls	r1, r2, #29
 8000e6a:	d46c      	bmi.n	8000f46 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000e6c:	0713      	lsls	r3, r2, #28
 8000e6e:	d507      	bpl.n	8000e80 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000e70:	4a3a      	ldr	r2, [pc, #232]	; (8000f5c <HAL_RCC_ClockConfig+0x128>)
 8000e72:	6921      	ldr	r1, [r4, #16]
 8000e74:	6893      	ldr	r3, [r2, #8]
 8000e76:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000e7a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000e7e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000e80:	f7ff ffaa 	bl	8000dd8 <HAL_RCC_GetSysClockFreq>
 8000e84:	4b35      	ldr	r3, [pc, #212]	; (8000f5c <HAL_RCC_ClockConfig+0x128>)
 8000e86:	4a36      	ldr	r2, [pc, #216]	; (8000f60 <HAL_RCC_ClockConfig+0x12c>)
 8000e88:	689b      	ldr	r3, [r3, #8]
 8000e8a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000e8e:	5cd3      	ldrb	r3, [r2, r3]
 8000e90:	40d8      	lsrs	r0, r3
 8000e92:	4b34      	ldr	r3, [pc, #208]	; (8000f64 <HAL_RCC_ClockConfig+0x130>)
 8000e94:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000e96:	2000      	movs	r0, #0
 8000e98:	f7ff fb24 	bl	80004e4 <HAL_InitTick>
  return HAL_OK;
 8000e9c:	2000      	movs	r0, #0
 8000e9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ea2:	b2ca      	uxtb	r2, r1
 8000ea4:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f003 030f 	and.w	r3, r3, #15
 8000eac:	4299      	cmp	r1, r3
 8000eae:	d1c6      	bne.n	8000e3e <HAL_RCC_ClockConfig+0xa>
 8000eb0:	e7ce      	b.n	8000e50 <HAL_RCC_ClockConfig+0x1c>
 8000eb2:	4b2a      	ldr	r3, [pc, #168]	; (8000f5c <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000eb4:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000eb8:	bf1e      	ittt	ne
 8000eba:	689a      	ldrne	r2, [r3, #8]
 8000ebc:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8000ec0:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000ec2:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000ec4:	bf42      	ittt	mi
 8000ec6:	689a      	ldrmi	r2, [r3, #8]
 8000ec8:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000ecc:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000ece:	689a      	ldr	r2, [r3, #8]
 8000ed0:	68a0      	ldr	r0, [r4, #8]
 8000ed2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000ed6:	4302      	orrs	r2, r0
 8000ed8:	609a      	str	r2, [r3, #8]
 8000eda:	e7bc      	b.n	8000e56 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000edc:	6862      	ldr	r2, [r4, #4]
 8000ede:	4b1f      	ldr	r3, [pc, #124]	; (8000f5c <HAL_RCC_ClockConfig+0x128>)
 8000ee0:	2a01      	cmp	r2, #1
 8000ee2:	d11d      	bne.n	8000f20 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000eea:	d0a8      	beq.n	8000e3e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000eec:	4e1b      	ldr	r6, [pc, #108]	; (8000f5c <HAL_RCC_ClockConfig+0x128>)
 8000eee:	68b3      	ldr	r3, [r6, #8]
 8000ef0:	f023 0303 	bic.w	r3, r3, #3
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000ef8:	f7ff fb3e 	bl	8000578 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000efc:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000f00:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000f02:	68b3      	ldr	r3, [r6, #8]
 8000f04:	6862      	ldr	r2, [r4, #4]
 8000f06:	f003 030c 	and.w	r3, r3, #12
 8000f0a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000f0e:	d0a4      	beq.n	8000e5a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f10:	f7ff fb32 	bl	8000578 <HAL_GetTick>
 8000f14:	1bc0      	subs	r0, r0, r7
 8000f16:	4540      	cmp	r0, r8
 8000f18:	d9f3      	bls.n	8000f02 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8000f1a:	2003      	movs	r0, #3
}
 8000f1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000f20:	1e91      	subs	r1, r2, #2
 8000f22:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f24:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000f26:	d802      	bhi.n	8000f2e <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f28:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000f2c:	e7dd      	b.n	8000eea <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f2e:	f013 0f02 	tst.w	r3, #2
 8000f32:	e7da      	b.n	8000eea <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f34:	b2ea      	uxtb	r2, r5
 8000f36:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	f003 030f 	and.w	r3, r3, #15
 8000f3e:	429d      	cmp	r5, r3
 8000f40:	f47f af7d 	bne.w	8000e3e <HAL_RCC_ClockConfig+0xa>
 8000f44:	e78f      	b.n	8000e66 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000f46:	4905      	ldr	r1, [pc, #20]	; (8000f5c <HAL_RCC_ClockConfig+0x128>)
 8000f48:	68e0      	ldr	r0, [r4, #12]
 8000f4a:	688b      	ldr	r3, [r1, #8]
 8000f4c:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000f50:	4303      	orrs	r3, r0
 8000f52:	608b      	str	r3, [r1, #8]
 8000f54:	e78a      	b.n	8000e6c <HAL_RCC_ClockConfig+0x38>
 8000f56:	bf00      	nop
 8000f58:	40023c00 	.word	0x40023c00
 8000f5c:	40023800 	.word	0x40023800
 8000f60:	08001c9f 	.word	0x08001c9f
 8000f64:	2000000c 	.word	0x2000000c

08000f68 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8000f68:	4b01      	ldr	r3, [pc, #4]	; (8000f70 <HAL_RCC_GetHCLKFreq+0x8>)
 8000f6a:	6818      	ldr	r0, [r3, #0]
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	2000000c 	.word	0x2000000c

08000f74 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000f74:	4b04      	ldr	r3, [pc, #16]	; (8000f88 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000f76:	4a05      	ldr	r2, [pc, #20]	; (8000f8c <HAL_RCC_GetPCLK1Freq+0x18>)
 8000f78:	689b      	ldr	r3, [r3, #8]
 8000f7a:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8000f7e:	5cd3      	ldrb	r3, [r2, r3]
 8000f80:	4a03      	ldr	r2, [pc, #12]	; (8000f90 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000f82:	6810      	ldr	r0, [r2, #0]
}
 8000f84:	40d8      	lsrs	r0, r3
 8000f86:	4770      	bx	lr
 8000f88:	40023800 	.word	0x40023800
 8000f8c:	08001caf 	.word	0x08001caf
 8000f90:	2000000c 	.word	0x2000000c

08000f94 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000f94:	4b04      	ldr	r3, [pc, #16]	; (8000fa8 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000f96:	4a05      	ldr	r2, [pc, #20]	; (8000fac <HAL_RCC_GetPCLK2Freq+0x18>)
 8000f98:	689b      	ldr	r3, [r3, #8]
 8000f9a:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8000f9e:	5cd3      	ldrb	r3, [r2, r3]
 8000fa0:	4a03      	ldr	r2, [pc, #12]	; (8000fb0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000fa2:	6810      	ldr	r0, [r2, #0]
}
 8000fa4:	40d8      	lsrs	r0, r3
 8000fa6:	4770      	bx	lr
 8000fa8:	40023800 	.word	0x40023800
 8000fac:	08001caf 	.word	0x08001caf
 8000fb0:	2000000c 	.word	0x2000000c

08000fb4 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000fb4:	6803      	ldr	r3, [r0, #0]
 8000fb6:	68da      	ldr	r2, [r3, #12]
 8000fb8:	f042 0201 	orr.w	r2, r2, #1
 8000fbc:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8000fbe:	681a      	ldr	r2, [r3, #0]
 8000fc0:	f042 0201 	orr.w	r2, r2, #1
 8000fc4:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 8000fc6:	2000      	movs	r0, #0
 8000fc8:	4770      	bx	lr

08000fca <HAL_TIM_Base_Stop_IT>:
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8000fca:	6803      	ldr	r3, [r0, #0]
 8000fcc:	68da      	ldr	r2, [r3, #12]
 8000fce:	f022 0201 	bic.w	r2, r2, #1
 8000fd2:	60da      	str	r2, [r3, #12]
      
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8000fd4:	6a19      	ldr	r1, [r3, #32]
 8000fd6:	f241 1211 	movw	r2, #4369	; 0x1111
 8000fda:	4211      	tst	r1, r2
 8000fdc:	d108      	bne.n	8000ff0 <HAL_TIM_Base_Stop_IT+0x26>
 8000fde:	6a19      	ldr	r1, [r3, #32]
 8000fe0:	f240 4244 	movw	r2, #1092	; 0x444
 8000fe4:	4211      	tst	r1, r2
 8000fe6:	bf02      	ittt	eq
 8000fe8:	681a      	ldreq	r2, [r3, #0]
 8000fea:	f022 0201 	biceq.w	r2, r2, #1
 8000fee:	601a      	streq	r2, [r3, #0]
    
  /* Return function status */
  return HAL_OK;
}
 8000ff0:	2000      	movs	r0, #0
 8000ff2:	4770      	bx	lr

08000ff4 <HAL_TIM_PeriodElapsedCallback>:
 8000ff4:	4770      	bx	lr

08000ff6 <HAL_TIM_OC_DelayElapsedCallback>:
 8000ff6:	4770      	bx	lr

08000ff8 <HAL_TIM_IC_CaptureCallback>:
 8000ff8:	4770      	bx	lr

08000ffa <HAL_TIM_PWM_PulseFinishedCallback>:
 8000ffa:	4770      	bx	lr

08000ffc <HAL_TIM_TriggerCallback>:
 8000ffc:	4770      	bx	lr

08000ffe <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000ffe:	6803      	ldr	r3, [r0, #0]
 8001000:	691a      	ldr	r2, [r3, #16]
 8001002:	0791      	lsls	r1, r2, #30
{
 8001004:	b510      	push	{r4, lr}
 8001006:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001008:	d50e      	bpl.n	8001028 <HAL_TIM_IRQHandler+0x2a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800100a:	68da      	ldr	r2, [r3, #12]
 800100c:	0792      	lsls	r2, r2, #30
 800100e:	d50b      	bpl.n	8001028 <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001010:	f06f 0202 	mvn.w	r2, #2
 8001014:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001016:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001018:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800101a:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800101c:	7602      	strb	r2, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800101e:	d077      	beq.n	8001110 <HAL_TIM_IRQHandler+0x112>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8001020:	f7ff ffea 	bl	8000ff8 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001024:	2300      	movs	r3, #0
 8001026:	7623      	strb	r3, [r4, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001028:	6823      	ldr	r3, [r4, #0]
 800102a:	691a      	ldr	r2, [r3, #16]
 800102c:	0750      	lsls	r0, r2, #29
 800102e:	d510      	bpl.n	8001052 <HAL_TIM_IRQHandler+0x54>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001030:	68da      	ldr	r2, [r3, #12]
 8001032:	0751      	lsls	r1, r2, #29
 8001034:	d50d      	bpl.n	8001052 <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001036:	f06f 0204 	mvn.w	r2, #4
 800103a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800103c:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800103e:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001040:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001044:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001046:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001048:	d068      	beq.n	800111c <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 800104a:	f7ff ffd5 	bl	8000ff8 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800104e:	2300      	movs	r3, #0
 8001050:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001052:	6823      	ldr	r3, [r4, #0]
 8001054:	691a      	ldr	r2, [r3, #16]
 8001056:	0712      	lsls	r2, r2, #28
 8001058:	d50f      	bpl.n	800107a <HAL_TIM_IRQHandler+0x7c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800105a:	68da      	ldr	r2, [r3, #12]
 800105c:	0710      	lsls	r0, r2, #28
 800105e:	d50c      	bpl.n	800107a <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001060:	f06f 0208 	mvn.w	r2, #8
 8001064:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001066:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001068:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800106a:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800106c:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800106e:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001070:	d05a      	beq.n	8001128 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001072:	f7ff ffc1 	bl	8000ff8 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001076:	2300      	movs	r3, #0
 8001078:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800107a:	6823      	ldr	r3, [r4, #0]
 800107c:	691a      	ldr	r2, [r3, #16]
 800107e:	06d2      	lsls	r2, r2, #27
 8001080:	d510      	bpl.n	80010a4 <HAL_TIM_IRQHandler+0xa6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001082:	68da      	ldr	r2, [r3, #12]
 8001084:	06d0      	lsls	r0, r2, #27
 8001086:	d50d      	bpl.n	80010a4 <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001088:	f06f 0210 	mvn.w	r2, #16
 800108c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800108e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001090:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001092:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001096:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001098:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800109a:	d04b      	beq.n	8001134 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 800109c:	f7ff ffac 	bl	8000ff8 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80010a0:	2300      	movs	r3, #0
 80010a2:	7623      	strb	r3, [r4, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80010a4:	6823      	ldr	r3, [r4, #0]
 80010a6:	691a      	ldr	r2, [r3, #16]
 80010a8:	07d1      	lsls	r1, r2, #31
 80010aa:	d508      	bpl.n	80010be <HAL_TIM_IRQHandler+0xc0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80010ac:	68da      	ldr	r2, [r3, #12]
 80010ae:	07d2      	lsls	r2, r2, #31
 80010b0:	d505      	bpl.n	80010be <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80010b2:	f06f 0201 	mvn.w	r2, #1
 80010b6:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80010b8:	4620      	mov	r0, r4
 80010ba:	f7ff ff9b 	bl	8000ff4 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80010be:	6823      	ldr	r3, [r4, #0]
 80010c0:	691a      	ldr	r2, [r3, #16]
 80010c2:	0610      	lsls	r0, r2, #24
 80010c4:	d508      	bpl.n	80010d8 <HAL_TIM_IRQHandler+0xda>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80010c6:	68da      	ldr	r2, [r3, #12]
 80010c8:	0611      	lsls	r1, r2, #24
 80010ca:	d505      	bpl.n	80010d8 <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80010cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80010d0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80010d2:	4620      	mov	r0, r4
 80010d4:	f000 f89d 	bl	8001212 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80010d8:	6823      	ldr	r3, [r4, #0]
 80010da:	691a      	ldr	r2, [r3, #16]
 80010dc:	0652      	lsls	r2, r2, #25
 80010de:	d508      	bpl.n	80010f2 <HAL_TIM_IRQHandler+0xf4>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80010e0:	68da      	ldr	r2, [r3, #12]
 80010e2:	0650      	lsls	r0, r2, #25
 80010e4:	d505      	bpl.n	80010f2 <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80010e6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80010ea:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80010ec:	4620      	mov	r0, r4
 80010ee:	f7ff ff85 	bl	8000ffc <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80010f2:	6823      	ldr	r3, [r4, #0]
 80010f4:	691a      	ldr	r2, [r3, #16]
 80010f6:	0691      	lsls	r1, r2, #26
 80010f8:	d522      	bpl.n	8001140 <HAL_TIM_IRQHandler+0x142>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80010fa:	68da      	ldr	r2, [r3, #12]
 80010fc:	0692      	lsls	r2, r2, #26
 80010fe:	d51f      	bpl.n	8001140 <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001100:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8001104:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001106:	611a      	str	r2, [r3, #16]
    }
  }
}
 8001108:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 800110c:	f000 b880 	b.w	8001210 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001110:	f7ff ff71 	bl	8000ff6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001114:	4620      	mov	r0, r4
 8001116:	f7ff ff70 	bl	8000ffa <HAL_TIM_PWM_PulseFinishedCallback>
 800111a:	e783      	b.n	8001024 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800111c:	f7ff ff6b 	bl	8000ff6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001120:	4620      	mov	r0, r4
 8001122:	f7ff ff6a 	bl	8000ffa <HAL_TIM_PWM_PulseFinishedCallback>
 8001126:	e792      	b.n	800104e <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001128:	f7ff ff65 	bl	8000ff6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 800112c:	4620      	mov	r0, r4
 800112e:	f7ff ff64 	bl	8000ffa <HAL_TIM_PWM_PulseFinishedCallback>
 8001132:	e7a0      	b.n	8001076 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001134:	f7ff ff5f 	bl	8000ff6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001138:	4620      	mov	r0, r4
 800113a:	f7ff ff5e 	bl	8000ffa <HAL_TIM_PWM_PulseFinishedCallback>
 800113e:	e7af      	b.n	80010a0 <HAL_TIM_IRQHandler+0xa2>
 8001140:	bd10      	pop	{r4, pc}
	...

08001144 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8001144:	4a22      	ldr	r2, [pc, #136]	; (80011d0 <TIM_Base_SetConfig+0x8c>)
  tmpcr1 = TIMx->CR1;
 8001146:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8001148:	4290      	cmp	r0, r2
 800114a:	d00e      	beq.n	800116a <TIM_Base_SetConfig+0x26>
 800114c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001150:	d00b      	beq.n	800116a <TIM_Base_SetConfig+0x26>
 8001152:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001156:	4290      	cmp	r0, r2
 8001158:	d007      	beq.n	800116a <TIM_Base_SetConfig+0x26>
 800115a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800115e:	4290      	cmp	r0, r2
 8001160:	d003      	beq.n	800116a <TIM_Base_SetConfig+0x26>
 8001162:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001166:	4290      	cmp	r0, r2
 8001168:	d119      	bne.n	800119e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 800116a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800116c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001170:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8001172:	4a17      	ldr	r2, [pc, #92]	; (80011d0 <TIM_Base_SetConfig+0x8c>)
 8001174:	4290      	cmp	r0, r2
 8001176:	d104      	bne.n	8001182 <TIM_Base_SetConfig+0x3e>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001178:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800117a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800117e:	4313      	orrs	r3, r2
 8001180:	e018      	b.n	80011b4 <TIM_Base_SetConfig+0x70>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8001182:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001186:	d0f7      	beq.n	8001178 <TIM_Base_SetConfig+0x34>
 8001188:	4a12      	ldr	r2, [pc, #72]	; (80011d4 <TIM_Base_SetConfig+0x90>)
 800118a:	4290      	cmp	r0, r2
 800118c:	d0f4      	beq.n	8001178 <TIM_Base_SetConfig+0x34>
 800118e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001192:	4290      	cmp	r0, r2
 8001194:	d0f0      	beq.n	8001178 <TIM_Base_SetConfig+0x34>
 8001196:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800119a:	4290      	cmp	r0, r2
 800119c:	d0ec      	beq.n	8001178 <TIM_Base_SetConfig+0x34>
 800119e:	4a0e      	ldr	r2, [pc, #56]	; (80011d8 <TIM_Base_SetConfig+0x94>)
 80011a0:	4290      	cmp	r0, r2
 80011a2:	d0e9      	beq.n	8001178 <TIM_Base_SetConfig+0x34>
 80011a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80011a8:	4290      	cmp	r0, r2
 80011aa:	d0e5      	beq.n	8001178 <TIM_Base_SetConfig+0x34>
 80011ac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80011b0:	4290      	cmp	r0, r2
 80011b2:	d0e1      	beq.n	8001178 <TIM_Base_SetConfig+0x34>
  }

  TIMx->CR1 = tmpcr1;
 80011b4:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80011b6:	688b      	ldr	r3, [r1, #8]
 80011b8:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80011ba:	680b      	ldr	r3, [r1, #0]
 80011bc:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 80011be:	4b04      	ldr	r3, [pc, #16]	; (80011d0 <TIM_Base_SetConfig+0x8c>)
 80011c0:	4298      	cmp	r0, r3
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80011c2:	bf04      	itt	eq
 80011c4:	690b      	ldreq	r3, [r1, #16]
 80011c6:	6303      	streq	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80011c8:	2301      	movs	r3, #1
 80011ca:	6143      	str	r3, [r0, #20]
}
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop
 80011d0:	40010000 	.word	0x40010000
 80011d4:	40000400 	.word	0x40000400
 80011d8:	40014000 	.word	0x40014000

080011dc <HAL_TIM_Base_Init>:
{ 
 80011dc:	b510      	push	{r4, lr}
  if(htim == NULL)
 80011de:	4604      	mov	r4, r0
 80011e0:	b1a0      	cbz	r0, 800120c <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80011e2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80011e6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80011ea:	b91b      	cbnz	r3, 80011f4 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80011ec:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 80011f0:	f000 fc4c 	bl	8001a8c <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80011f4:	2302      	movs	r3, #2
 80011f6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80011fa:	6820      	ldr	r0, [r4, #0]
 80011fc:	1d21      	adds	r1, r4, #4
 80011fe:	f7ff ffa1 	bl	8001144 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001202:	2301      	movs	r3, #1
 8001204:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8001208:	2000      	movs	r0, #0
 800120a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800120c:	2001      	movs	r0, #1
}
 800120e:	bd10      	pop	{r4, pc}

08001210 <HAL_TIMEx_CommutationCallback>:
 8001210:	4770      	bx	lr

08001212 <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001212:	4770      	bx	lr

08001214 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001214:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8001218:	6806      	ldr	r6, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 800121a:	68c2      	ldr	r2, [r0, #12]
  tmpreg = huart->Instance->CR2;
 800121c:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800121e:	69c1      	ldr	r1, [r0, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001220:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8001224:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8001226:	6133      	str	r3, [r6, #16]
{
 8001228:	4604      	mov	r4, r0
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800122a:	6883      	ldr	r3, [r0, #8]
 800122c:	6900      	ldr	r0, [r0, #16]
  tmpreg = huart->Instance->CR1;
 800122e:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001230:	4303      	orrs	r3, r0
 8001232:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8001234:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001238:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 800123a:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800123e:	430b      	orrs	r3, r1
 8001240:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8001242:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8001244:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8001246:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8001248:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 800124c:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800124e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8001252:	6173      	str	r3, [r6, #20]
 8001254:	4b7a      	ldr	r3, [pc, #488]	; (8001440 <UART_SetConfig+0x22c>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001256:	d17c      	bne.n	8001352 <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001258:	429e      	cmp	r6, r3
 800125a:	d003      	beq.n	8001264 <UART_SetConfig+0x50>
 800125c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001260:	429e      	cmp	r6, r3
 8001262:	d144      	bne.n	80012ee <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001264:	f7ff fe96 	bl	8000f94 <HAL_RCC_GetPCLK2Freq>
 8001268:	2519      	movs	r5, #25
 800126a:	fb05 f300 	mul.w	r3, r5, r0
 800126e:	6860      	ldr	r0, [r4, #4]
 8001270:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001274:	0040      	lsls	r0, r0, #1
 8001276:	fbb3 f3f0 	udiv	r3, r3, r0
 800127a:	fbb3 f3f9 	udiv	r3, r3, r9
 800127e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001282:	f7ff fe87 	bl	8000f94 <HAL_RCC_GetPCLK2Freq>
 8001286:	6863      	ldr	r3, [r4, #4]
 8001288:	4368      	muls	r0, r5
 800128a:	005b      	lsls	r3, r3, #1
 800128c:	fbb0 f7f3 	udiv	r7, r0, r3
 8001290:	f7ff fe80 	bl	8000f94 <HAL_RCC_GetPCLK2Freq>
 8001294:	6863      	ldr	r3, [r4, #4]
 8001296:	4368      	muls	r0, r5
 8001298:	005b      	lsls	r3, r3, #1
 800129a:	fbb0 f3f3 	udiv	r3, r0, r3
 800129e:	fbb3 f3f9 	udiv	r3, r3, r9
 80012a2:	fb09 7313 	mls	r3, r9, r3, r7
 80012a6:	00db      	lsls	r3, r3, #3
 80012a8:	3332      	adds	r3, #50	; 0x32
 80012aa:	fbb3 f3f9 	udiv	r3, r3, r9
 80012ae:	005b      	lsls	r3, r3, #1
 80012b0:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80012b4:	f7ff fe6e 	bl	8000f94 <HAL_RCC_GetPCLK2Freq>
 80012b8:	6862      	ldr	r2, [r4, #4]
 80012ba:	4368      	muls	r0, r5
 80012bc:	0052      	lsls	r2, r2, #1
 80012be:	fbb0 faf2 	udiv	sl, r0, r2
 80012c2:	f7ff fe67 	bl	8000f94 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80012c6:	6863      	ldr	r3, [r4, #4]
 80012c8:	4368      	muls	r0, r5
 80012ca:	005b      	lsls	r3, r3, #1
 80012cc:	fbb0 f3f3 	udiv	r3, r0, r3
 80012d0:	fbb3 f3f9 	udiv	r3, r3, r9
 80012d4:	fb09 a313 	mls	r3, r9, r3, sl
 80012d8:	00db      	lsls	r3, r3, #3
 80012da:	3332      	adds	r3, #50	; 0x32
 80012dc:	fbb3 f3f9 	udiv	r3, r3, r9
 80012e0:	f003 0307 	and.w	r3, r3, #7
 80012e4:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80012e6:	443b      	add	r3, r7
 80012e8:	60b3      	str	r3, [r6, #8]
 80012ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80012ee:	f7ff fe41 	bl	8000f74 <HAL_RCC_GetPCLK1Freq>
 80012f2:	2519      	movs	r5, #25
 80012f4:	fb05 f300 	mul.w	r3, r5, r0
 80012f8:	6860      	ldr	r0, [r4, #4]
 80012fa:	f04f 0964 	mov.w	r9, #100	; 0x64
 80012fe:	0040      	lsls	r0, r0, #1
 8001300:	fbb3 f3f0 	udiv	r3, r3, r0
 8001304:	fbb3 f3f9 	udiv	r3, r3, r9
 8001308:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800130c:	f7ff fe32 	bl	8000f74 <HAL_RCC_GetPCLK1Freq>
 8001310:	6863      	ldr	r3, [r4, #4]
 8001312:	4368      	muls	r0, r5
 8001314:	005b      	lsls	r3, r3, #1
 8001316:	fbb0 f7f3 	udiv	r7, r0, r3
 800131a:	f7ff fe2b 	bl	8000f74 <HAL_RCC_GetPCLK1Freq>
 800131e:	6863      	ldr	r3, [r4, #4]
 8001320:	4368      	muls	r0, r5
 8001322:	005b      	lsls	r3, r3, #1
 8001324:	fbb0 f3f3 	udiv	r3, r0, r3
 8001328:	fbb3 f3f9 	udiv	r3, r3, r9
 800132c:	fb09 7313 	mls	r3, r9, r3, r7
 8001330:	00db      	lsls	r3, r3, #3
 8001332:	3332      	adds	r3, #50	; 0x32
 8001334:	fbb3 f3f9 	udiv	r3, r3, r9
 8001338:	005b      	lsls	r3, r3, #1
 800133a:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 800133e:	f7ff fe19 	bl	8000f74 <HAL_RCC_GetPCLK1Freq>
 8001342:	6862      	ldr	r2, [r4, #4]
 8001344:	4368      	muls	r0, r5
 8001346:	0052      	lsls	r2, r2, #1
 8001348:	fbb0 faf2 	udiv	sl, r0, r2
 800134c:	f7ff fe12 	bl	8000f74 <HAL_RCC_GetPCLK1Freq>
 8001350:	e7b9      	b.n	80012c6 <UART_SetConfig+0xb2>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001352:	429e      	cmp	r6, r3
 8001354:	d002      	beq.n	800135c <UART_SetConfig+0x148>
 8001356:	4b3b      	ldr	r3, [pc, #236]	; (8001444 <UART_SetConfig+0x230>)
 8001358:	429e      	cmp	r6, r3
 800135a:	d140      	bne.n	80013de <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800135c:	f7ff fe1a 	bl	8000f94 <HAL_RCC_GetPCLK2Freq>
 8001360:	6867      	ldr	r7, [r4, #4]
 8001362:	2519      	movs	r5, #25
 8001364:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001368:	fb05 f300 	mul.w	r3, r5, r0
 800136c:	00bf      	lsls	r7, r7, #2
 800136e:	fbb3 f3f7 	udiv	r3, r3, r7
 8001372:	fbb3 f3f9 	udiv	r3, r3, r9
 8001376:	011f      	lsls	r7, r3, #4
 8001378:	f7ff fe0c 	bl	8000f94 <HAL_RCC_GetPCLK2Freq>
 800137c:	6863      	ldr	r3, [r4, #4]
 800137e:	4368      	muls	r0, r5
 8001380:	009b      	lsls	r3, r3, #2
 8001382:	fbb0 f8f3 	udiv	r8, r0, r3
 8001386:	f7ff fe05 	bl	8000f94 <HAL_RCC_GetPCLK2Freq>
 800138a:	6863      	ldr	r3, [r4, #4]
 800138c:	4368      	muls	r0, r5
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	fbb0 f3f3 	udiv	r3, r0, r3
 8001394:	fbb3 f3f9 	udiv	r3, r3, r9
 8001398:	fb09 8313 	mls	r3, r9, r3, r8
 800139c:	011b      	lsls	r3, r3, #4
 800139e:	3332      	adds	r3, #50	; 0x32
 80013a0:	fbb3 f3f9 	udiv	r3, r3, r9
 80013a4:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 80013a8:	f7ff fdf4 	bl	8000f94 <HAL_RCC_GetPCLK2Freq>
 80013ac:	6862      	ldr	r2, [r4, #4]
 80013ae:	4368      	muls	r0, r5
 80013b0:	0092      	lsls	r2, r2, #2
 80013b2:	fbb0 faf2 	udiv	sl, r0, r2
 80013b6:	f7ff fded 	bl	8000f94 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80013ba:	6863      	ldr	r3, [r4, #4]
 80013bc:	4368      	muls	r0, r5
 80013be:	009b      	lsls	r3, r3, #2
 80013c0:	fbb0 f3f3 	udiv	r3, r0, r3
 80013c4:	fbb3 f3f9 	udiv	r3, r3, r9
 80013c8:	fb09 a313 	mls	r3, r9, r3, sl
 80013cc:	011b      	lsls	r3, r3, #4
 80013ce:	3332      	adds	r3, #50	; 0x32
 80013d0:	fbb3 f3f9 	udiv	r3, r3, r9
 80013d4:	f003 030f 	and.w	r3, r3, #15
 80013d8:	ea43 0308 	orr.w	r3, r3, r8
 80013dc:	e783      	b.n	80012e6 <UART_SetConfig+0xd2>
 80013de:	f7ff fdc9 	bl	8000f74 <HAL_RCC_GetPCLK1Freq>
 80013e2:	6867      	ldr	r7, [r4, #4]
 80013e4:	2519      	movs	r5, #25
 80013e6:	f04f 0964 	mov.w	r9, #100	; 0x64
 80013ea:	fb05 f300 	mul.w	r3, r5, r0
 80013ee:	00bf      	lsls	r7, r7, #2
 80013f0:	fbb3 f3f7 	udiv	r3, r3, r7
 80013f4:	fbb3 f3f9 	udiv	r3, r3, r9
 80013f8:	011f      	lsls	r7, r3, #4
 80013fa:	f7ff fdbb 	bl	8000f74 <HAL_RCC_GetPCLK1Freq>
 80013fe:	6863      	ldr	r3, [r4, #4]
 8001400:	4368      	muls	r0, r5
 8001402:	009b      	lsls	r3, r3, #2
 8001404:	fbb0 f8f3 	udiv	r8, r0, r3
 8001408:	f7ff fdb4 	bl	8000f74 <HAL_RCC_GetPCLK1Freq>
 800140c:	6863      	ldr	r3, [r4, #4]
 800140e:	4368      	muls	r0, r5
 8001410:	009b      	lsls	r3, r3, #2
 8001412:	fbb0 f3f3 	udiv	r3, r0, r3
 8001416:	fbb3 f3f9 	udiv	r3, r3, r9
 800141a:	fb09 8313 	mls	r3, r9, r3, r8
 800141e:	011b      	lsls	r3, r3, #4
 8001420:	3332      	adds	r3, #50	; 0x32
 8001422:	fbb3 f3f9 	udiv	r3, r3, r9
 8001426:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 800142a:	f7ff fda3 	bl	8000f74 <HAL_RCC_GetPCLK1Freq>
 800142e:	6862      	ldr	r2, [r4, #4]
 8001430:	4368      	muls	r0, r5
 8001432:	0092      	lsls	r2, r2, #2
 8001434:	fbb0 faf2 	udiv	sl, r0, r2
 8001438:	f7ff fd9c 	bl	8000f74 <HAL_RCC_GetPCLK1Freq>
 800143c:	e7bd      	b.n	80013ba <UART_SetConfig+0x1a6>
 800143e:	bf00      	nop
 8001440:	40011000 	.word	0x40011000
 8001444:	40011400 	.word	0x40011400

08001448 <HAL_UART_Init>:
{
 8001448:	b510      	push	{r4, lr}
  if(huart == NULL)
 800144a:	4604      	mov	r4, r0
 800144c:	b340      	cbz	r0, 80014a0 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 800144e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001452:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001456:	b91b      	cbnz	r3, 8001460 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001458:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800145c:	f000 fb4c 	bl	8001af8 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8001460:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001462:	2324      	movs	r3, #36	; 0x24
 8001464:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001468:	68d3      	ldr	r3, [r2, #12]
 800146a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800146e:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001470:	4620      	mov	r0, r4
 8001472:	f7ff fecf 	bl	8001214 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001476:	6823      	ldr	r3, [r4, #0]
 8001478:	691a      	ldr	r2, [r3, #16]
 800147a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800147e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001480:	695a      	ldr	r2, [r3, #20]
 8001482:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001486:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001488:	68da      	ldr	r2, [r3, #12]
 800148a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800148e:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001490:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 8001492:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001494:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001496:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800149a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 800149e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80014a0:	2001      	movs	r0, #1
}
 80014a2:	bd10      	pop	{r4, pc}

080014a4 <delay_us>:
 */
#include "delay.h"

uint32_t volatile sekTick = 0, usekTick = 0;

void delay_us(uint32_t delay){
 80014a4:	b510      	push	{r4, lr}
 80014a6:	4604      	mov	r4, r0
	HAL_TIM_Base_Start_IT(&htim11); /* denna rad kan st antingen I delay.c eller I main. Vilken skillnad fs?*/
 80014a8:	4807      	ldr	r0, [pc, #28]	; (80014c8 <delay_us+0x24>)
 80014aa:	f7ff fd83 	bl	8000fb4 <HAL_TIM_Base_Start_IT>
	uint32_t current = usekTick;
 80014ae:	4b07      	ldr	r3, [pc, #28]	; (80014cc <delay_us+0x28>)
 80014b0:	6819      	ldr	r1, [r3, #0]

	while((usekTick-current)<(delay-2)){
 80014b2:	3c02      	subs	r4, #2
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	1a52      	subs	r2, r2, r1
 80014b8:	42a2      	cmp	r2, r4
 80014ba:	d3fb      	bcc.n	80014b4 <delay_us+0x10>
	}
	HAL_TIM_Base_Stop_IT(&htim11);
 80014bc:	4802      	ldr	r0, [pc, #8]	; (80014c8 <delay_us+0x24>)

}
 80014be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_TIM_Base_Stop_IT(&htim11);
 80014c2:	f7ff bd82 	b.w	8000fca <HAL_TIM_Base_Stop_IT>
 80014c6:	bf00      	nop
 80014c8:	20000038 	.word	0x20000038
 80014cc:	20000030 	.word	0x20000030

080014d0 <TextLCD_Strobe>:
	TextLCD_Cmd(lcd,0x80);	// > 40us

}

//vcker lcd displayen
void TextLCD_Strobe(TextLCDType *lcd){
 80014d0:	b510      	push	{r4, lr}
 80014d2:	4604      	mov	r4, r0
	delay_us(40);
 80014d4:	2028      	movs	r0, #40	; 0x28
 80014d6:	f7ff ffe5 	bl	80014a4 <delay_us>
	//skriv en 1:a till E porten
	HAL_GPIO_WritePin(lcd->controlPort, lcd->strbPin, 1);
 80014da:	89e1      	ldrh	r1, [r4, #14]
 80014dc:	6860      	ldr	r0, [r4, #4]
 80014de:	2201      	movs	r2, #1
 80014e0:	f7ff faee 	bl	8000ac0 <HAL_GPIO_WritePin>
	//vnta
	delay_us(40);
 80014e4:	2028      	movs	r0, #40	; 0x28
 80014e6:	f7ff ffdd 	bl	80014a4 <delay_us>
	//skriv en nolla till E porten
	HAL_GPIO_WritePin(lcd->controlPort, lcd->strbPin, 0);
 80014ea:	6860      	ldr	r0, [r4, #4]
 80014ec:	89e1      	ldrh	r1, [r4, #14]
 80014ee:	2200      	movs	r2, #0
 80014f0:	f7ff fae6 	bl	8000ac0 <HAL_GPIO_WritePin>
	//vnta
	delay_us(40);
 80014f4:	2028      	movs	r0, #40	; 0x28
}
 80014f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	delay_us(40);
 80014fa:	f7ff bfd3 	b.w	80014a4 <delay_us>

080014fe <TextLCD_Cmd>:

//writes command to screen
void TextLCD_Cmd(TextLCDType *lcd, uint8_t cmd){
 80014fe:	b538      	push	{r3, r4, r5, lr}
 8001500:	4604      	mov	r4, r0
 8001502:	460d      	mov	r5, r1
	//R/S R/W 00
	HAL_GPIO_WritePin(lcd->controlPort, lcd->rsPin, 0);
 8001504:	2200      	movs	r2, #0
 8001506:	8981      	ldrh	r1, [r0, #12]
 8001508:	6840      	ldr	r0, [r0, #4]
 800150a:	f7ff fad9 	bl	8000ac0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(lcd->controlPort, lcd->rwPin, 0);
 800150e:	8a21      	ldrh	r1, [r4, #16]
 8001510:	6860      	ldr	r0, [r4, #4]
 8001512:	2200      	movs	r2, #0
 8001514:	f7ff fad4 	bl	8000ac0 <HAL_GPIO_WritePin>

	lcd->dataPort->ODR &=~(0xff);
 8001518:	68a3      	ldr	r3, [r4, #8]
 800151a:	695a      	ldr	r2, [r3, #20]
 800151c:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001520:	615a      	str	r2, [r3, #20]
	lcd->dataPort->ODR |=(cmd);
 8001522:	695a      	ldr	r2, [r3, #20]
 8001524:	4315      	orrs	r5, r2

	TextLCD_Strobe(lcd);
 8001526:	4620      	mov	r0, r4
	lcd->dataPort->ODR |=(cmd);
 8001528:	615d      	str	r5, [r3, #20]
	TextLCD_Strobe(lcd);
 800152a:	f7ff ffd1 	bl	80014d0 <TextLCD_Strobe>
	delay_us(40);
 800152e:	2028      	movs	r0, #40	; 0x28
}
 8001530:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	delay_us(40);
 8001534:	f7ff bfb6 	b.w	80014a4 <delay_us>

08001538 <TextLCD_Init>:
void TextLCD_Init(TextLCDType *lcd, GPIO_TypeDef *controlPort, uint16_t rsPin, uint16_t rwPin, uint16_t enPin, GPIO_TypeDef *dataPort, uint16_t dataPins, uint8_t rows, uint8_t cols){
 8001538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800153a:	4604      	mov	r4, r0
 800153c:	f8bd 6018 	ldrh.w	r6, [sp, #24]
 8001540:	f89d 0024 	ldrb.w	r0, [sp, #36]	; 0x24
 8001544:	f8bd 7020 	ldrh.w	r7, [sp, #32]
 8001548:	f89d 5028 	ldrb.w	r5, [sp, #40]	; 0x28
	lcd->rwPin = rwPin;
 800154c:	8223      	strh	r3, [r4, #16]
	lcd->dataPort = dataPort;
 800154e:	9b07      	ldr	r3, [sp, #28]
	lcd->rsPin = rsPin;
 8001550:	81a2      	strh	r2, [r4, #12]
	lcd->dataPort = dataPort;
 8001552:	60a3      	str	r3, [r4, #8]
	lcd->controlPort = controlPort;
 8001554:	6061      	str	r1, [r4, #4]
	lcd->rows = rows;
 8001556:	7060      	strb	r0, [r4, #1]
	lcd->dataPins = dataPins;
 8001558:	8267      	strh	r7, [r4, #18]
	lcd->strbPin = enPin;
 800155a:	81e6      	strh	r6, [r4, #14]
	lcd->cols = cols;
 800155c:	70a5      	strb	r5, [r4, #2]
		HAL_Delay(15);
 800155e:	200f      	movs	r0, #15
 8001560:	f7ff f810 	bl	8000584 <HAL_Delay>
	TextLCD_Cmd(lcd,0x38);
 8001564:	2138      	movs	r1, #56	; 0x38
 8001566:	4620      	mov	r0, r4
 8001568:	f7ff ffc9 	bl	80014fe <TextLCD_Cmd>
		HAL_Delay(5); // > 4.1ms
 800156c:	2005      	movs	r0, #5
 800156e:	f7ff f809 	bl	8000584 <HAL_Delay>
	TextLCD_Cmd(lcd,0x38);
 8001572:	2138      	movs	r1, #56	; 0x38
 8001574:	4620      	mov	r0, r4
 8001576:	f7ff ffc2 	bl	80014fe <TextLCD_Cmd>
		delay_us(100);// > 100us
 800157a:	2064      	movs	r0, #100	; 0x64
 800157c:	f7ff ff92 	bl	80014a4 <delay_us>
	TextLCD_Cmd(lcd,0x38);
 8001580:	4620      	mov	r0, r4
 8001582:	2138      	movs	r1, #56	; 0x38
 8001584:	f7ff ffbb 	bl	80014fe <TextLCD_Cmd>
	TextLCD_Cmd(lcd,0x38);
 8001588:	4620      	mov	r0, r4
 800158a:	2138      	movs	r1, #56	; 0x38
 800158c:	f7ff ffb7 	bl	80014fe <TextLCD_Cmd>
	TextLCD_Cmd(lcd,0x06);
 8001590:	4620      	mov	r0, r4
 8001592:	2106      	movs	r1, #6
 8001594:	f7ff ffb3 	bl	80014fe <TextLCD_Cmd>
	TextLCD_Cmd(lcd,0x0E);
 8001598:	4620      	mov	r0, r4
 800159a:	210e      	movs	r1, #14
 800159c:	f7ff ffaf 	bl	80014fe <TextLCD_Cmd>
	TextLCD_Cmd(lcd,0x01);
 80015a0:	2101      	movs	r1, #1
 80015a2:	4620      	mov	r0, r4
 80015a4:	f7ff ffab 	bl	80014fe <TextLCD_Cmd>
		HAL_Delay(2);// > 1.64ms
 80015a8:	2002      	movs	r0, #2
 80015aa:	f7fe ffeb 	bl	8000584 <HAL_Delay>
	TextLCD_Cmd(lcd,0x80);	// > 40us
 80015ae:	4620      	mov	r0, r4
 80015b0:	2180      	movs	r1, #128	; 0x80
}
 80015b2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	TextLCD_Cmd(lcd,0x80);	// > 40us
 80015b6:	f7ff bfa2 	b.w	80014fe <TextLCD_Cmd>

080015ba <TextLCD_Data>:

//writes data to screen
void TextLCD_Data(TextLCDType *lcd, uint8_t data){
 80015ba:	b538      	push	{r3, r4, r5, lr}
 80015bc:	4604      	mov	r4, r0
 80015be:	460d      	mov	r5, r1
	//data

	HAL_GPIO_WritePin(lcd->controlPort, lcd->rsPin, 1);
 80015c0:	2201      	movs	r2, #1
 80015c2:	8981      	ldrh	r1, [r0, #12]
 80015c4:	6840      	ldr	r0, [r0, #4]
 80015c6:	f7ff fa7b 	bl	8000ac0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(lcd->controlPort, lcd->rwPin, 0);
 80015ca:	8a21      	ldrh	r1, [r4, #16]
 80015cc:	6860      	ldr	r0, [r4, #4]
 80015ce:	2200      	movs	r2, #0
 80015d0:	f7ff fa76 	bl	8000ac0 <HAL_GPIO_WritePin>

	lcd->dataPort->ODR &=~(0xff);
 80015d4:	68a3      	ldr	r3, [r4, #8]
 80015d6:	695a      	ldr	r2, [r3, #20]
 80015d8:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80015dc:	615a      	str	r2, [r3, #20]
	lcd->dataPort->ODR |= (data);
 80015de:	695a      	ldr	r2, [r3, #20]
 80015e0:	4315      	orrs	r5, r2

	TextLCD_Strobe(lcd);
 80015e2:	4620      	mov	r0, r4
	lcd->dataPort->ODR |= (data);
 80015e4:	615d      	str	r5, [r3, #20]
	TextLCD_Strobe(lcd);
 80015e6:	f7ff ff73 	bl	80014d0 <TextLCD_Strobe>
	delay_us(40); //+
 80015ea:	2028      	movs	r0, #40	; 0x28
}
 80015ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	delay_us(40); //+
 80015f0:	f7ff bf58 	b.w	80014a4 <delay_us>

080015f4 <TextLCD_Position>:
	//delay 1.64ms
	HAL_Delay(2);
}

//set position to (x,y)
void TextLCD_Position (TextLCDType *lcd, int x, int y){
 80015f4:	b508      	push	{r3, lr}
//	if(x > lcd->cols)
//		x = 0;
//	if(y > lcd->rows)
//		y = (y+1) % lcd->rows;

	TextLCD_Cmd(lcd, 0x80 | 0x40*x | 0x01*y);
 80015f6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80015fa:	ea42 1181 	orr.w	r1, r2, r1, lsl #6
 80015fe:	b2c9      	uxtb	r1, r1
 8001600:	f7ff ff7d 	bl	80014fe <TextLCD_Cmd>
	delay_us(40);
 8001604:	2028      	movs	r0, #40	; 0x28
}
 8001606:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	delay_us(40);
 800160a:	f7ff bf4b 	b.w	80014a4 <delay_us>

0800160e <TextLCD_Putchar>:

//prints a char to screen
void TextLCD_Putchar (TextLCDType *lcd, uint8_t data){
 800160e:	b508      	push	{r3, lr}
	TextLCD_Data(lcd, data);
 8001610:	f7ff ffd3 	bl	80015ba <TextLCD_Data>
	delay_us(40);
 8001614:	2028      	movs	r0, #40	; 0x28
}
 8001616:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	delay_us(40);
 800161a:	f7ff bf43 	b.w	80014a4 <delay_us>

0800161e <TextLCD_Puts>:

//prints a string to screen
void TextLCD_Puts (TextLCDType *lcd, char *string){
 800161e:	b538      	push	{r3, r4, r5, lr}
 8001620:	4605      	mov	r5, r0
 8001622:	1e4c      	subs	r4, r1, #1
	int i = 0;
	while(*string != '\0'){
 8001624:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 8001628:	b921      	cbnz	r1, 8001634 <TextLCD_Puts+0x16>
		TextLCD_Putchar(lcd, *string);
		string++;
		i++;
	}
	delay_us(40);
 800162a:	2028      	movs	r0, #40	; 0x28
}
 800162c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	delay_us(40);
 8001630:	f7ff bf38 	b.w	80014a4 <delay_us>
		TextLCD_Putchar(lcd, *string);
 8001634:	4628      	mov	r0, r5
 8001636:	f7ff ffea 	bl	800160e <TextLCD_Putchar>
 800163a:	e7f3      	b.n	8001624 <TextLCD_Puts+0x6>

0800163c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800163c:	b530      	push	{r4, r5, lr}
 800163e:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001640:	2200      	movs	r2, #0
 8001642:	4b27      	ldr	r3, [pc, #156]	; (80016e0 <SystemClock_Config+0xa4>)
 8001644:	9201      	str	r2, [sp, #4]
 8001646:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001648:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800164c:	6419      	str	r1, [r3, #64]	; 0x40
 800164e:	6c1b      	ldr	r3, [r3, #64]	; 0x40

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001650:	4924      	ldr	r1, [pc, #144]	; (80016e4 <SystemClock_Config+0xa8>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001652:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001656:	9301      	str	r3, [sp, #4]
 8001658:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800165a:	9202      	str	r2, [sp, #8]
 800165c:	680b      	ldr	r3, [r1, #0]
 800165e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001662:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001666:	600b      	str	r3, [r1, #0]
 8001668:	680b      	ldr	r3, [r1, #0]
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800166a:	920f      	str	r2, [sp, #60]	; 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800166c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001670:	9302      	str	r3, [sp, #8]
 8001672:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001674:	2301      	movs	r3, #1
 8001676:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001678:	2310      	movs	r3, #16
 800167a:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLM = 16;
 800167c:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800167e:	f44f 73a8 	mov.w	r3, #336	; 0x150
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001682:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001684:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001686:	2504      	movs	r5, #4
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001688:	2307      	movs	r3, #7
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800168a:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800168c:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800168e:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001690:	9512      	str	r5, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001692:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001694:	f7ff fa1e 	bl	8000ad4 <HAL_RCC_OscConfig>
 8001698:	b100      	cbz	r0, 800169c <SystemClock_Config+0x60>
 800169a:	e7fe      	b.n	800169a <SystemClock_Config+0x5e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800169c:	230f      	movs	r3, #15
 800169e:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016a0:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016a6:	9007      	str	r0, [sp, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016a8:	4621      	mov	r1, r4
 80016aa:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016ac:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016ae:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016b0:	f7ff fbc0 	bl	8000e34 <HAL_RCC_ClockConfig>
 80016b4:	4604      	mov	r4, r0
 80016b6:	b100      	cbz	r0, 80016ba <SystemClock_Config+0x7e>
 80016b8:	e7fe      	b.n	80016b8 <SystemClock_Config+0x7c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80016ba:	f7ff fc55 	bl	8000f68 <HAL_RCC_GetHCLKFreq>
 80016be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016c2:	fbb0 f0f3 	udiv	r0, r0, r3
 80016c6:	f7ff f8fd 	bl	80008c4 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80016ca:	4628      	mov	r0, r5
 80016cc:	f7ff f910 	bl	80008f0 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80016d0:	4622      	mov	r2, r4
 80016d2:	4621      	mov	r1, r4
 80016d4:	f04f 30ff 	mov.w	r0, #4294967295
 80016d8:	f7ff f8b4 	bl	8000844 <HAL_NVIC_SetPriority>
}
 80016dc:	b015      	add	sp, #84	; 0x54
 80016de:	bd30      	pop	{r4, r5, pc}
 80016e0:	40023800 	.word	0x40023800
 80016e4:	40007000 	.word	0x40007000

080016e8 <main>:
{
 80016e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80016ec:	b091      	sub	sp, #68	; 0x44
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016ee:	2400      	movs	r4, #0
  HAL_Init();
 80016f0:	f7fe ff1c 	bl	800052c <HAL_Init>
  SystemClock_Config();
 80016f4:	f7ff ffa2 	bl	800163c <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016f8:	4b9c      	ldr	r3, [pc, #624]	; (800196c <main+0x284>)
 80016fa:	9407      	str	r4, [sp, #28]
 80016fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin|LCD_D3_Pin 
 80016fe:	4f9c      	ldr	r7, [pc, #624]	; (8001970 <main+0x288>)
  htim10.Instance = TIM10;
 8001700:	4e9c      	ldr	r6, [pc, #624]	; (8001974 <main+0x28c>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001702:	f042 0204 	orr.w	r2, r2, #4
 8001706:	631a      	str	r2, [r3, #48]	; 0x30
 8001708:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800170a:	f002 0204 	and.w	r2, r2, #4
 800170e:	9207      	str	r2, [sp, #28]
 8001710:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001712:	9408      	str	r4, [sp, #32]
 8001714:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001716:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800171a:	631a      	str	r2, [r3, #48]	; 0x30
 800171c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800171e:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001722:	9208      	str	r2, [sp, #32]
 8001724:	9a08      	ldr	r2, [sp, #32]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001726:	9409      	str	r4, [sp, #36]	; 0x24
 8001728:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800172a:	f042 0201 	orr.w	r2, r2, #1
 800172e:	631a      	str	r2, [r3, #48]	; 0x30
 8001730:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001732:	f002 0201 	and.w	r2, r2, #1
 8001736:	9209      	str	r2, [sp, #36]	; 0x24
 8001738:	9a09      	ldr	r2, [sp, #36]	; 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800173a:	940a      	str	r4, [sp, #40]	; 0x28
 800173c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800173e:	f042 0202 	orr.w	r2, r2, #2
 8001742:	631a      	str	r2, [r3, #48]	; 0x30
 8001744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001746:	f003 0302 	and.w	r3, r3, #2
 800174a:	930a      	str	r3, [sp, #40]	; 0x28
  HAL_GPIO_WritePin(GPIOC, LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin|LCD_D3_Pin 
 800174c:	4622      	mov	r2, r4
 800174e:	21ff      	movs	r1, #255	; 0xff
 8001750:	4638      	mov	r0, r7
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001752:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  HAL_GPIO_WritePin(GPIOC, LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin|LCD_D3_Pin 
 8001754:	f7ff f9b4 	bl	8000ac0 <HAL_GPIO_WritePin>
                          |LCD_D4_Pin|LCD_D5_Pin|LCD_D6_Pin|LCD_D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DHT_11_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001758:	4622      	mov	r2, r4
 800175a:	2130      	movs	r1, #48	; 0x30
 800175c:	4886      	ldr	r0, [pc, #536]	; (8001978 <main+0x290>)
 800175e:	f7ff f9af 	bl	8000ac0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RS_Pin|LCD_RW_Pin|LCD_E_Pin, GPIO_PIN_RESET);
 8001762:	4622      	mov	r2, r4
 8001764:	2107      	movs	r1, #7
 8001766:	4885      	ldr	r0, [pc, #532]	; (800197c <main+0x294>)
 8001768:	f7ff f9aa 	bl	8000ac0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800176c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001770:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001772:	a90b      	add	r1, sp, #44	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001774:	4b82      	ldr	r3, [pc, #520]	; (8001980 <main+0x298>)
 8001776:	930c      	str	r3, [sp, #48]	; 0x30
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001778:	4638      	mov	r0, r7

  /*Configure GPIO pins : LCD_D0_Pin LCD_D1_Pin LCD_D2_Pin LCD_D3_Pin 
                           LCD_D4_Pin LCD_D5_Pin LCD_D6_Pin LCD_D7_Pin */
  GPIO_InitStruct.Pin = LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin|LCD_D3_Pin 
                          |LCD_D4_Pin|LCD_D5_Pin|LCD_D6_Pin|LCD_D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800177a:	2501      	movs	r5, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177c:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Pin = LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin|LCD_D3_Pin 
 800177e:	f04f 08ff 	mov.w	r8, #255	; 0xff
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001782:	f7ff f8c7 	bl	8000914 <HAL_GPIO_Init>
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001786:	a90b      	add	r1, sp, #44	; 0x2c
 8001788:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin|LCD_D3_Pin 
 800178a:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800178e:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001790:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001792:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001794:	f7ff f8be 	bl	8000914 <HAL_GPIO_Init>

  /*Configure GPIO pin : DHT_11_Pin */
  GPIO_InitStruct.Pin = DHT_11_Pin;
 8001798:	2310      	movs	r3, #16
 800179a:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(DHT_11_GPIO_Port, &GPIO_InitStruct);
 800179c:	a90b      	add	r1, sp, #44	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800179e:	2311      	movs	r3, #17
  HAL_GPIO_Init(DHT_11_GPIO_Port, &GPIO_InitStruct);
 80017a0:	4875      	ldr	r0, [pc, #468]	; (8001978 <main+0x290>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80017a2:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017a4:	950d      	str	r5, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a6:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(DHT_11_GPIO_Port, &GPIO_InitStruct);
 80017a8:	f7ff f8b4 	bl	8000914 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80017ac:	2320      	movs	r3, #32
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80017ae:	a90b      	add	r1, sp, #44	; 0x2c
 80017b0:	4871      	ldr	r0, [pc, #452]	; (8001978 <main+0x290>)
  GPIO_InitStruct.Pin = LD2_Pin;
 80017b2:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017b4:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b6:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b8:	940e      	str	r4, [sp, #56]	; 0x38

  /*Configure GPIO pins : LCD_RS_Pin LCD_RW_Pin LCD_E_Pin */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_RW_Pin|LCD_E_Pin;
 80017ba:	f04f 0907 	mov.w	r9, #7
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80017be:	f7ff f8a9 	bl	8000914 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017c2:	486e      	ldr	r0, [pc, #440]	; (800197c <main+0x294>)
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_RW_Pin|LCD_E_Pin;
 80017c4:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017c8:	a90b      	add	r1, sp, #44	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ca:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017cc:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ce:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017d0:	f7ff f8a0 	bl	8000914 <HAL_GPIO_Init>
  htim10.Init.Prescaler = 1343;
 80017d4:	4b6b      	ldr	r3, [pc, #428]	; (8001984 <main+0x29c>)
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017d6:	60b4      	str	r4, [r6, #8]
  htim10.Init.Prescaler = 1343;
 80017d8:	f240 5c3f 	movw	ip, #1343	; 0x53f
 80017dc:	e886 1008 	stmia.w	r6, {r3, ip}
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80017e0:	4630      	mov	r0, r6
  htim10.Init.Period = 62499;
 80017e2:	f24f 4323 	movw	r3, #62499	; 0xf423
 80017e6:	60f3      	str	r3, [r6, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017e8:	6134      	str	r4, [r6, #16]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80017ea:	f7ff fcf7 	bl	80011dc <HAL_TIM_Base_Init>
 80017ee:	b100      	cbz	r0, 80017f2 <main+0x10a>
 80017f0:	e7fe      	b.n	80017f0 <main+0x108>
  htim11.Instance = TIM11;
 80017f2:	4b65      	ldr	r3, [pc, #404]	; (8001988 <main+0x2a0>)
 80017f4:	4a65      	ldr	r2, [pc, #404]	; (800198c <main+0x2a4>)
 80017f6:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 80017f8:	6058      	str	r0, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017fa:	6098      	str	r0, [r3, #8]
  htim11.Init.Period = 79;
 80017fc:	224f      	movs	r2, #79	; 0x4f
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017fe:	6118      	str	r0, [r3, #16]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001800:	4618      	mov	r0, r3
  htim11.Init.Period = 79;
 8001802:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001804:	f7ff fcea 	bl	80011dc <HAL_TIM_Base_Init>
 8001808:	b100      	cbz	r0, 800180c <main+0x124>
 800180a:	e7fe      	b.n	800180a <main+0x122>
  hadc1.Instance = ADC1;
 800180c:	4c60      	ldr	r4, [pc, #384]	; (8001990 <main+0x2a8>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800180e:	4b61      	ldr	r3, [pc, #388]	; (8001994 <main+0x2ac>)
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001810:	60a0      	str	r0, [r4, #8]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001812:	f44f 3e40 	mov.w	lr, #196608	; 0x30000
 8001816:	e884 4008 	stmia.w	r4, {r3, lr}
  hadc1.Init.ScanConvMode = DISABLE;
 800181a:	6120      	str	r0, [r4, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800181c:	61a0      	str	r0, [r4, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800181e:	6220      	str	r0, [r4, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001820:	62e0      	str	r0, [r4, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001822:	4b5d      	ldr	r3, [pc, #372]	; (8001998 <main+0x2b0>)
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001824:	60e0      	str	r0, [r4, #12]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001826:	6320      	str	r0, [r4, #48]	; 0x30
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001828:	4620      	mov	r0, r4
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800182a:	62a3      	str	r3, [r4, #40]	; 0x28
  hadc1.Init.NbrOfConversion = 1;
 800182c:	61e5      	str	r5, [r4, #28]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800182e:	6165      	str	r5, [r4, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001830:	f7fe febc 	bl	80005ac <HAL_ADC_Init>
 8001834:	b100      	cbz	r0, 8001838 <main+0x150>
 8001836:	e7fe      	b.n	8001836 <main+0x14e>
  sConfig.Channel = ADC_CHANNEL_0;
 8001838:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800183a:	a90b      	add	r1, sp, #44	; 0x2c
 800183c:	4620      	mov	r0, r4
  sConfig.Rank = 1;
 800183e:	950c      	str	r5, [sp, #48]	; 0x30
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001840:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001844:	f7fe ff56 	bl	80006f4 <HAL_ADC_ConfigChannel>
 8001848:	b100      	cbz	r0, 800184c <main+0x164>
 800184a:	e7fe      	b.n	800184a <main+0x162>
  huart2.Instance = USART2;
 800184c:	4b53      	ldr	r3, [pc, #332]	; (800199c <main+0x2b4>)
  huart2.Init.BaudRate = 115200;
 800184e:	4954      	ldr	r1, [pc, #336]	; (80019a0 <main+0x2b8>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001850:	6098      	str	r0, [r3, #8]
  huart2.Init.BaudRate = 115200;
 8001852:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001856:	e883 0006 	stmia.w	r3, {r1, r2}
  huart2.Init.StopBits = UART_STOPBITS_1;
 800185a:	60d8      	str	r0, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800185c:	6118      	str	r0, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800185e:	220c      	movs	r2, #12
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001860:	6198      	str	r0, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001862:	61d8      	str	r0, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001864:	4618      	mov	r0, r3
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001866:	615a      	str	r2, [r3, #20]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001868:	f7ff fdee 	bl	8001448 <HAL_UART_Init>
 800186c:	b100      	cbz	r0, 8001870 <main+0x188>
 800186e:	e7fe      	b.n	800186e <main+0x186>
  HAL_TIM_Base_Start_IT(&htim10);
 8001870:	4630      	mov	r0, r6
 8001872:	f7ff fb9f 	bl	8000fb4 <HAL_TIM_Base_Start_IT>
  TextLCD_Init(&lcd, LCD_RS_GPIO_Port, LCD_RS_Pin, LCD_RW_Pin, LCD_E_Pin, LCD_D0_GPIO_Port,(LCD_D0_Pin | LCD_D1_Pin | LCD_D2_Pin | LCD_D3_Pin | LCD_D4_Pin | LCD_D5_Pin | LCD_D6_Pin | LCD_D7_Pin), rows, cols);
 8001876:	4b4b      	ldr	r3, [pc, #300]	; (80019a4 <main+0x2bc>)
 8001878:	4940      	ldr	r1, [pc, #256]	; (800197c <main+0x294>)
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	9304      	str	r3, [sp, #16]
 800187e:	4b4a      	ldr	r3, [pc, #296]	; (80019a8 <main+0x2c0>)
 8001880:	484a      	ldr	r0, [pc, #296]	; (80019ac <main+0x2c4>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	9303      	str	r3, [sp, #12]
 8001886:	2304      	movs	r3, #4
 8001888:	462a      	mov	r2, r5
 800188a:	f8cd 8008 	str.w	r8, [sp, #8]
 800188e:	9701      	str	r7, [sp, #4]
 8001890:	9300      	str	r3, [sp, #0]
 8001892:	2302      	movs	r3, #2
 8001894:	f7ff fe50 	bl	8001538 <TextLCD_Init>
  TextLCD_Puts(&lcd, "Goddag! :)");
 8001898:	4945      	ldr	r1, [pc, #276]	; (80019b0 <main+0x2c8>)
 800189a:	4844      	ldr	r0, [pc, #272]	; (80019ac <main+0x2c4>)
	  			TextLCD_Position(&lcd, 1, 0);
 800189c:	4c43      	ldr	r4, [pc, #268]	; (80019ac <main+0x2c4>)
  TextLCD_Puts(&lcd, "Goddag! :)");
 800189e:	f7ff febe 	bl	800161e <TextLCD_Puts>
  sekTick = 39660;
 80018a2:	4a44      	ldr	r2, [pc, #272]	; (80019b4 <main+0x2cc>)
 80018a4:	f649 23ec 	movw	r3, #39660	; 0x9aec
 80018a8:	6013      	str	r3, [r2, #0]
 80018aa:	4690      	mov	r8, r2
  uint32_t currentSek = sekTick + 1;
 80018ac:	f649 23ed 	movw	r3, #39661	; 0x9aed
	  			TextLCD_Putchar(&lcd, 0x30+ hours % 10);
 80018b0:	270a      	movs	r7, #10
	  if(currentSek != sekTick){
 80018b2:	f8d8 5000 	ldr.w	r5, [r8]
 80018b6:	42ab      	cmp	r3, r5
 80018b8:	d053      	beq.n	8001962 <main+0x27a>
	  			uint32_t seconds = temp % 60;
 80018ba:	f04f 0b3c 	mov.w	fp, #60	; 0x3c
	  			TextLCD_Position(&lcd, 1, 0);
 80018be:	2200      	movs	r2, #0
	  			uint32_t seconds = temp % 60;
 80018c0:	fbb5 f1fb 	udiv	r1, r5, fp
	  			TextLCD_Position(&lcd, 1, 0);
 80018c4:	4620      	mov	r0, r4
	  			uint32_t seconds = temp % 60;
 80018c6:	fb0b 5a11 	mls	sl, fp, r1, r5
	  			TextLCD_Position(&lcd, 1, 0);
 80018ca:	2101      	movs	r1, #1
 80018cc:	f7ff fe92 	bl	80015f4 <TextLCD_Position>
	  			uint32_t tenHours = hours / 10;
 80018d0:	f648 41a0 	movw	r1, #36000	; 0x8ca0
 80018d4:	fbb5 f1f1 	udiv	r1, r5, r1
	  			TextLCD_Putchar(&lcd, 0x30+tenHours);
 80018d8:	3130      	adds	r1, #48	; 0x30
 80018da:	b2c9      	uxtb	r1, r1
 80018dc:	4620      	mov	r0, r4
 80018de:	f7ff fe96 	bl	800160e <TextLCD_Putchar>
	  			uint32_t minutes = (temp % 3600) / 60;
 80018e2:	f44f 6661 	mov.w	r6, #3600	; 0xe10
 80018e6:	fbb5 f9f6 	udiv	r9, r5, r6
	  			TextLCD_Putchar(&lcd, 0x30+ hours % 10);
 80018ea:	fbb9 f1f7 	udiv	r1, r9, r7
 80018ee:	fb07 9111 	mls	r1, r7, r1, r9
 80018f2:	3130      	adds	r1, #48	; 0x30
 80018f4:	b2c9      	uxtb	r1, r1
 80018f6:	4620      	mov	r0, r4
 80018f8:	f7ff fe89 	bl	800160e <TextLCD_Putchar>
	  			TextLCD_Putchar(&lcd, ':');
 80018fc:	213a      	movs	r1, #58	; 0x3a
 80018fe:	4620      	mov	r0, r4
 8001900:	f7ff fe85 	bl	800160e <TextLCD_Putchar>
	  			uint32_t minutes = (temp % 3600) / 60;
 8001904:	fb06 5619 	mls	r6, r6, r9, r5
	  			uint32_t tenMinutes = minutes /10;
 8001908:	f44f 7116 	mov.w	r1, #600	; 0x258
 800190c:	fbb6 f1f1 	udiv	r1, r6, r1
	  			TextLCD_Putchar(&lcd, 0x30+tenMinutes);
 8001910:	3130      	adds	r1, #48	; 0x30
 8001912:	b2c9      	uxtb	r1, r1
 8001914:	4620      	mov	r0, r4
 8001916:	f7ff fe7a 	bl	800160e <TextLCD_Putchar>
	  			uint32_t minutes = (temp % 3600) / 60;
 800191a:	fbb6 f6fb 	udiv	r6, r6, fp
	  			TextLCD_Putchar(&lcd, 0x30 + (minutes % 10));
 800191e:	fbb6 f1f7 	udiv	r1, r6, r7
 8001922:	fb07 6111 	mls	r1, r7, r1, r6
 8001926:	3130      	adds	r1, #48	; 0x30
 8001928:	b2c9      	uxtb	r1, r1
 800192a:	4620      	mov	r0, r4
 800192c:	f7ff fe6f 	bl	800160e <TextLCD_Putchar>
	  			TextLCD_Putchar(&lcd, ':');
 8001930:	213a      	movs	r1, #58	; 0x3a
 8001932:	4620      	mov	r0, r4
 8001934:	f7ff fe6b 	bl	800160e <TextLCD_Putchar>
	  			uint32_t tenSeconds = seconds / 10;
 8001938:	fbba f5f7 	udiv	r5, sl, r7
	  			TextLCD_Putchar(&lcd, 0x30 + (tenSeconds % 10));
 800193c:	f105 0130 	add.w	r1, r5, #48	; 0x30
 8001940:	b2c9      	uxtb	r1, r1
 8001942:	4620      	mov	r0, r4
 8001944:	f7ff fe63 	bl	800160e <TextLCD_Putchar>
	  			TextLCD_Putchar(&lcd, 0x30 + (seconds % 10));
 8001948:	fb07 a115 	mls	r1, r7, r5, sl
 800194c:	3130      	adds	r1, #48	; 0x30
 800194e:	b2c9      	uxtb	r1, r1
 8001950:	4620      	mov	r0, r4
 8001952:	f7ff fe5c 	bl	800160e <TextLCD_Putchar>
	  			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001956:	2120      	movs	r1, #32
 8001958:	4807      	ldr	r0, [pc, #28]	; (8001978 <main+0x290>)
	  			currentSek = sekTick;
 800195a:	f8d8 5000 	ldr.w	r5, [r8]
	  			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800195e:	f7ff f8b4 	bl	8000aca <HAL_GPIO_TogglePin>
	  		HAL_Delay(10);
 8001962:	200a      	movs	r0, #10
 8001964:	f7fe fe0e 	bl	8000584 <HAL_Delay>
	  if(currentSek != sekTick){
 8001968:	462b      	mov	r3, r5
 800196a:	e7a2      	b.n	80018b2 <main+0x1ca>
 800196c:	40023800 	.word	0x40023800
 8001970:	40020800 	.word	0x40020800
 8001974:	200000dc 	.word	0x200000dc
 8001978:	40020000 	.word	0x40020000
 800197c:	40020400 	.word	0x40020400
 8001980:	10210000 	.word	0x10210000
 8001984:	40014400 	.word	0x40014400
 8001988:	20000038 	.word	0x20000038
 800198c:	40014800 	.word	0x40014800
 8001990:	20000118 	.word	0x20000118
 8001994:	40012000 	.word	0x40012000
 8001998:	0f000001 	.word	0x0f000001
 800199c:	20000168 	.word	0x20000168
 80019a0:	40004400 	.word	0x40004400
 80019a4:	20000008 	.word	0x20000008
 80019a8:	20000009 	.word	0x20000009
 80019ac:	20000074 	.word	0x20000074
 80019b0:	08001c94 	.word	0x08001c94
 80019b4:	2000002c 	.word	0x2000002c

080019b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019b8:	b513      	push	{r0, r1, r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019ba:	4b22      	ldr	r3, [pc, #136]	; (8001a44 <HAL_MspInit+0x8c>)
 80019bc:	2400      	movs	r4, #0
 80019be:	9400      	str	r4, [sp, #0]
 80019c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80019c2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80019c6:	645a      	str	r2, [r3, #68]	; 0x44
 80019c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80019ca:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80019ce:	9200      	str	r2, [sp, #0]
 80019d0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019d2:	9401      	str	r4, [sp, #4]
 80019d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80019d6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80019da:	641a      	str	r2, [r3, #64]	; 0x40
 80019dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019e2:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80019e4:	2007      	movs	r0, #7
  __HAL_RCC_PWR_CLK_ENABLE();
 80019e6:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80019e8:	f7fe ff1a 	bl	8000820 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80019ec:	4622      	mov	r2, r4
 80019ee:	4621      	mov	r1, r4
 80019f0:	f06f 000b 	mvn.w	r0, #11
 80019f4:	f7fe ff26 	bl	8000844 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80019f8:	4622      	mov	r2, r4
 80019fa:	4621      	mov	r1, r4
 80019fc:	f06f 000a 	mvn.w	r0, #10
 8001a00:	f7fe ff20 	bl	8000844 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001a04:	4622      	mov	r2, r4
 8001a06:	4621      	mov	r1, r4
 8001a08:	f06f 0009 	mvn.w	r0, #9
 8001a0c:	f7fe ff1a 	bl	8000844 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8001a10:	4622      	mov	r2, r4
 8001a12:	4621      	mov	r1, r4
 8001a14:	f06f 0004 	mvn.w	r0, #4
 8001a18:	f7fe ff14 	bl	8000844 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8001a1c:	4622      	mov	r2, r4
 8001a1e:	4621      	mov	r1, r4
 8001a20:	f06f 0003 	mvn.w	r0, #3
 8001a24:	f7fe ff0e 	bl	8000844 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8001a28:	4622      	mov	r2, r4
 8001a2a:	4621      	mov	r1, r4
 8001a2c:	f06f 0001 	mvn.w	r0, #1
 8001a30:	f7fe ff08 	bl	8000844 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001a34:	4622      	mov	r2, r4
 8001a36:	4621      	mov	r1, r4
 8001a38:	f04f 30ff 	mov.w	r0, #4294967295
 8001a3c:	f7fe ff02 	bl	8000844 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a40:	b002      	add	sp, #8
 8001a42:	bd10      	pop	{r4, pc}
 8001a44:	40023800 	.word	0x40023800

08001a48 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a48:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8001a4a:	6802      	ldr	r2, [r0, #0]
 8001a4c:	4b0d      	ldr	r3, [pc, #52]	; (8001a84 <HAL_ADC_MspInit+0x3c>)
 8001a4e:	429a      	cmp	r2, r3
 8001a50:	d115      	bne.n	8001a7e <HAL_ADC_MspInit+0x36>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001a52:	2100      	movs	r1, #0
 8001a54:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8001a58:	9100      	str	r1, [sp, #0]
 8001a5a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a5c:	480a      	ldr	r0, [pc, #40]	; (8001a88 <HAL_ADC_MspInit+0x40>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001a5e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001a62:	645a      	str	r2, [r3, #68]	; 0x44
 8001a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a66:	9103      	str	r1, [sp, #12]
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001a68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a6c:	9300      	str	r3, [sp, #0]
 8001a6e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001a70:	2301      	movs	r3, #1
 8001a72:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a74:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a76:	2303      	movs	r3, #3
 8001a78:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a7a:	f7fe ff4b 	bl	8000914 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001a7e:	b007      	add	sp, #28
 8001a80:	f85d fb04 	ldr.w	pc, [sp], #4
 8001a84:	40012000 	.word	0x40012000
 8001a88:	40020000 	.word	0x40020000

08001a8c <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a8c:	b507      	push	{r0, r1, r2, lr}

  if(htim_base->Instance==TIM10)
 8001a8e:	6803      	ldr	r3, [r0, #0]
 8001a90:	4a16      	ldr	r2, [pc, #88]	; (8001aec <HAL_TIM_Base_MspInit+0x60>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d115      	bne.n	8001ac2 <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001a96:	2200      	movs	r2, #0
 8001a98:	4b15      	ldr	r3, [pc, #84]	; (8001af0 <HAL_TIM_Base_MspInit+0x64>)
 8001a9a:	9200      	str	r2, [sp, #0]
 8001a9c:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001a9e:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8001aa2:	6459      	str	r1, [r3, #68]	; 0x44
 8001aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aaa:	9300      	str	r3, [sp, #0]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001aac:	2019      	movs	r0, #25
 8001aae:	4611      	mov	r1, r2
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001ab0:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001ab2:	f7fe fec7 	bl	8000844 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001ab6:	2019      	movs	r0, #25
  /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
    /* TIM11 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001ab8:	f7fe fef8 	bl	80008ac <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8001abc:	b003      	add	sp, #12
 8001abe:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_base->Instance==TIM11)
 8001ac2:	4a0c      	ldr	r2, [pc, #48]	; (8001af4 <HAL_TIM_Base_MspInit+0x68>)
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d1f9      	bne.n	8001abc <HAL_TIM_Base_MspInit+0x30>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001ac8:	2200      	movs	r2, #0
 8001aca:	4b09      	ldr	r3, [pc, #36]	; (8001af0 <HAL_TIM_Base_MspInit+0x64>)
 8001acc:	9201      	str	r2, [sp, #4]
 8001ace:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001ad0:	f441 2180 	orr.w	r1, r1, #262144	; 0x40000
 8001ad4:	6459      	str	r1, [r3, #68]	; 0x44
 8001ad6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ad8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001adc:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001ade:	201a      	movs	r0, #26
 8001ae0:	4611      	mov	r1, r2
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001ae2:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001ae4:	f7fe feae 	bl	8000844 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001ae8:	201a      	movs	r0, #26
 8001aea:	e7e5      	b.n	8001ab8 <HAL_TIM_Base_MspInit+0x2c>
 8001aec:	40014400 	.word	0x40014400
 8001af0:	40023800 	.word	0x40023800
 8001af4:	40014800 	.word	0x40014800

08001af8 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001af8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8001afa:	6802      	ldr	r2, [r0, #0]
 8001afc:	4b0e      	ldr	r3, [pc, #56]	; (8001b38 <HAL_UART_MspInit+0x40>)
 8001afe:	429a      	cmp	r2, r3
 8001b00:	d117      	bne.n	8001b32 <HAL_UART_MspInit+0x3a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b02:	2300      	movs	r3, #0
 8001b04:	4a0d      	ldr	r2, [pc, #52]	; (8001b3c <HAL_UART_MspInit+0x44>)
 8001b06:	9300      	str	r3, [sp, #0]
 8001b08:	6c11      	ldr	r1, [r2, #64]	; 0x40
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b0a:	480d      	ldr	r0, [pc, #52]	; (8001b40 <HAL_UART_MspInit+0x48>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b0c:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8001b10:	6411      	str	r1, [r2, #64]	; 0x40
 8001b12:	6c12      	ldr	r2, [r2, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b14:	9303      	str	r3, [sp, #12]
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b16:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001b1a:	9200      	str	r2, [sp, #0]
 8001b1c:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b1e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001b20:	220c      	movs	r2, #12
 8001b22:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b24:	2307      	movs	r3, #7
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b26:	2202      	movs	r2, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b28:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b2a:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b2c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b2e:	f7fe fef1 	bl	8000914 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001b32:	b007      	add	sp, #28
 8001b34:	f85d fb04 	ldr.w	pc, [sp], #4
 8001b38:	40004400 	.word	0x40004400
 8001b3c:	40023800 	.word	0x40023800
 8001b40:	40020000 	.word	0x40020000

08001b44 <NMI_Handler>:
 8001b44:	4770      	bx	lr

08001b46 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8001b46:	e7fe      	b.n	8001b46 <HardFault_Handler>

08001b48 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8001b48:	e7fe      	b.n	8001b48 <MemManage_Handler>

08001b4a <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8001b4a:	e7fe      	b.n	8001b4a <BusFault_Handler>

08001b4c <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8001b4c:	e7fe      	b.n	8001b4c <UsageFault_Handler>

08001b4e <SVC_Handler>:
 8001b4e:	4770      	bx	lr

08001b50 <DebugMon_Handler>:
 8001b50:	4770      	bx	lr

08001b52 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8001b52:	4770      	bx	lr

08001b54 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001b54:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b56:	f7fe fd03 	bl	8000560 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b5a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8001b5e:	f7fe bed4 	b.w	800090a <HAL_SYSTICK_IRQHandler>
	...

08001b64 <TIM1_UP_TIM10_IRQHandler>:
* @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
*/
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */
	sekTick++;
 8001b64:	4a03      	ldr	r2, [pc, #12]	; (8001b74 <TIM1_UP_TIM10_IRQHandler+0x10>)
  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001b66:	4804      	ldr	r0, [pc, #16]	; (8001b78 <TIM1_UP_TIM10_IRQHandler+0x14>)
	sekTick++;
 8001b68:	6813      	ldr	r3, [r2, #0]
 8001b6a:	3301      	adds	r3, #1
 8001b6c:	6013      	str	r3, [r2, #0]
  HAL_TIM_IRQHandler(&htim10);
 8001b6e:	f7ff ba46 	b.w	8000ffe <HAL_TIM_IRQHandler>
 8001b72:	bf00      	nop
 8001b74:	2000002c 	.word	0x2000002c
 8001b78:	200000dc 	.word	0x200000dc

08001b7c <TIM1_TRG_COM_TIM11_IRQHandler>:
* @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
*/
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */
	usekTick++;
 8001b7c:	4a03      	ldr	r2, [pc, #12]	; (8001b8c <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8001b7e:	4804      	ldr	r0, [pc, #16]	; (8001b90 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
	usekTick++;
 8001b80:	6813      	ldr	r3, [r2, #0]
 8001b82:	3301      	adds	r3, #1
 8001b84:	6013      	str	r3, [r2, #0]
  HAL_TIM_IRQHandler(&htim11);
 8001b86:	f7ff ba3a 	b.w	8000ffe <HAL_TIM_IRQHandler>
 8001b8a:	bf00      	nop
 8001b8c:	20000030 	.word	0x20000030
 8001b90:	20000038 	.word	0x20000038

08001b94 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b94:	490f      	ldr	r1, [pc, #60]	; (8001bd4 <SystemInit+0x40>)
 8001b96:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001b9a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001ba2:	4b0d      	ldr	r3, [pc, #52]	; (8001bd8 <SystemInit+0x44>)
 8001ba4:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001ba6:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8001ba8:	f042 0201 	orr.w	r2, r2, #1
 8001bac:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8001bae:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001bb6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001bba:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001bbc:	4a07      	ldr	r2, [pc, #28]	; (8001bdc <SystemInit+0x48>)
 8001bbe:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001bc6:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001bc8:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001bca:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001bce:	608b      	str	r3, [r1, #8]
 8001bd0:	4770      	bx	lr
 8001bd2:	bf00      	nop
 8001bd4:	e000ed00 	.word	0xe000ed00
 8001bd8:	40023800 	.word	0x40023800
 8001bdc:	24003010 	.word	0x24003010

08001be0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001be0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c18 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001be4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001be6:	e003      	b.n	8001bf0 <LoopCopyDataInit>

08001be8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001be8:	4b0c      	ldr	r3, [pc, #48]	; (8001c1c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001bea:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001bec:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001bee:	3104      	adds	r1, #4

08001bf0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001bf0:	480b      	ldr	r0, [pc, #44]	; (8001c20 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001bf2:	4b0c      	ldr	r3, [pc, #48]	; (8001c24 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001bf4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001bf6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001bf8:	d3f6      	bcc.n	8001be8 <CopyDataInit>
  ldr  r2, =_sbss
 8001bfa:	4a0b      	ldr	r2, [pc, #44]	; (8001c28 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001bfc:	e002      	b.n	8001c04 <LoopFillZerobss>

08001bfe <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001bfe:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001c00:	f842 3b04 	str.w	r3, [r2], #4

08001c04 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001c04:	4b09      	ldr	r3, [pc, #36]	; (8001c2c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001c06:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001c08:	d3f9      	bcc.n	8001bfe <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001c0a:	f7ff ffc3 	bl	8001b94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c0e:	f000 f811 	bl	8001c34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c12:	f7ff fd69 	bl	80016e8 <main>
  bx  lr    
 8001c16:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c18:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 8001c1c:	08001cc8 	.word	0x08001cc8
  ldr  r0, =_sdata
 8001c20:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001c24:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 8001c28:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 8001c2c:	200001a8 	.word	0x200001a8

08001c30 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c30:	e7fe      	b.n	8001c30 <ADC_IRQHandler>
	...

08001c34 <__libc_init_array>:
 8001c34:	b570      	push	{r4, r5, r6, lr}
 8001c36:	4e0d      	ldr	r6, [pc, #52]	; (8001c6c <__libc_init_array+0x38>)
 8001c38:	4c0d      	ldr	r4, [pc, #52]	; (8001c70 <__libc_init_array+0x3c>)
 8001c3a:	1ba4      	subs	r4, r4, r6
 8001c3c:	10a4      	asrs	r4, r4, #2
 8001c3e:	2500      	movs	r5, #0
 8001c40:	42a5      	cmp	r5, r4
 8001c42:	d109      	bne.n	8001c58 <__libc_init_array+0x24>
 8001c44:	4e0b      	ldr	r6, [pc, #44]	; (8001c74 <__libc_init_array+0x40>)
 8001c46:	4c0c      	ldr	r4, [pc, #48]	; (8001c78 <__libc_init_array+0x44>)
 8001c48:	f000 f818 	bl	8001c7c <_init>
 8001c4c:	1ba4      	subs	r4, r4, r6
 8001c4e:	10a4      	asrs	r4, r4, #2
 8001c50:	2500      	movs	r5, #0
 8001c52:	42a5      	cmp	r5, r4
 8001c54:	d105      	bne.n	8001c62 <__libc_init_array+0x2e>
 8001c56:	bd70      	pop	{r4, r5, r6, pc}
 8001c58:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001c5c:	4798      	blx	r3
 8001c5e:	3501      	adds	r5, #1
 8001c60:	e7ee      	b.n	8001c40 <__libc_init_array+0xc>
 8001c62:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001c66:	4798      	blx	r3
 8001c68:	3501      	adds	r5, #1
 8001c6a:	e7f2      	b.n	8001c52 <__libc_init_array+0x1e>
 8001c6c:	08001cc0 	.word	0x08001cc0
 8001c70:	08001cc0 	.word	0x08001cc0
 8001c74:	08001cc0 	.word	0x08001cc0
 8001c78:	08001cc4 	.word	0x08001cc4

08001c7c <_init>:
 8001c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c7e:	bf00      	nop
 8001c80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c82:	bc08      	pop	{r3}
 8001c84:	469e      	mov	lr, r3
 8001c86:	4770      	bx	lr

08001c88 <_fini>:
 8001c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c8a:	bf00      	nop
 8001c8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c8e:	bc08      	pop	{r3}
 8001c90:	469e      	mov	lr, r3
 8001c92:	4770      	bx	lr
