Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/lucasbacle/Workspaces/xilinx/processeur/tb_processor_isim_beh.exe" -prj "/home/lucasbacle/Workspaces/xilinx/processeur/tb_processor_beh.prj" "work.tb_processor" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/lucasbacle/Workspaces/xilinx/processeur/UAL.vhd" into library work
Parsing VHDL file "/home/lucasbacle/Workspaces/xilinx/processeur/registre.vhd" into library work
Parsing VHDL file "/home/lucasbacle/Workspaces/xilinx/processeur/pipeline_buffer.vhd" into library work
Parsing VHDL file "/home/lucasbacle/Workspaces/xilinx/processeur/memoire_instructions.vhd" into library work
Parsing VHDL file "/home/lucasbacle/Workspaces/xilinx/processeur/memoire_donnees.vhd" into library work
Parsing VHDL file "/home/lucasbacle/Workspaces/xilinx/processeur/processor.vhd" into library work
Parsing VHDL file "/home/lucasbacle/Workspaces/xilinx/processeur/tb_processor.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 86420 KB
Fuse CPU Usage: 1400 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity pipeline_buffer [pipeline_buffer_default]
Compiling architecture behavioral of entity banc_de_registres [banc_de_registres_default]
Compiling architecture behavioral of entity UAL [ual_default]
Compiling architecture behavioral of entity memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity processor [processor_default]
Compiling architecture behavior of entity tb_processor
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 18 VHDL Units
Built simulation executable /home/lucasbacle/Workspaces/xilinx/processeur/tb_processor_isim_beh.exe
Fuse Memory Usage: 662496 KB
Fuse CPU Usage: 1560 ms
GCC CPU Usage: 180 ms
