`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec 23 2020 14:44:09 KST (Dec 23 2020 05:44:09 UTC)

module in_buff_Add2i1u5_1(in1, out1);
  input [4:0] in1;
  output [4:0] out1;
  wire [4:0] in1;
  wire [4:0] out1;
  wire inc_add_21_2_n_0, inc_add_21_2_n_1, inc_add_21_2_n_2,
       inc_add_21_2_n_3, inc_add_21_2_n_4, inc_add_21_2_n_5,
       inc_add_21_2_n_7, inc_add_21_2_n_8;
  INVX1 g4(.A (in1[0]), .Y (out1[0]));
  MXI2XL inc_add_21_2_g42(.A (inc_add_21_2_n_2), .B (in1[3]), .S0
       (inc_add_21_2_n_8), .Y (out1[3]));
  MXI2XL inc_add_21_2_g43(.A (inc_add_21_2_n_1), .B (in1[4]), .S0
       (inc_add_21_2_n_7), .Y (out1[4]));
  MXI2XL inc_add_21_2_g44(.A (in1[2]), .B (inc_add_21_2_n_3), .S0
       (inc_add_21_2_n_4), .Y (out1[2]));
  NOR2X1 inc_add_21_2_g45(.A (inc_add_21_2_n_3), .B (inc_add_21_2_n_4),
       .Y (inc_add_21_2_n_8));
  NOR2X1 inc_add_21_2_g46(.A (inc_add_21_2_n_5), .B (inc_add_21_2_n_4),
       .Y (inc_add_21_2_n_7));
  MXI2XL inc_add_21_2_g47(.A (inc_add_21_2_n_0), .B (in1[1]), .S0
       (in1[0]), .Y (out1[1]));
  NAND2X6 inc_add_21_2_g48(.A (in1[3]), .B (in1[2]), .Y
       (inc_add_21_2_n_5));
  NAND2X6 inc_add_21_2_g49(.A (in1[1]), .B (in1[0]), .Y
       (inc_add_21_2_n_4));
  INVX1 inc_add_21_2_g50(.A (in1[2]), .Y (inc_add_21_2_n_3));
  INVXL inc_add_21_2_g51(.A (in1[3]), .Y (inc_add_21_2_n_2));
  INVXL inc_add_21_2_g52(.A (in1[4]), .Y (inc_add_21_2_n_1));
  INVX1 inc_add_21_2_g53(.A (in1[1]), .Y (inc_add_21_2_n_0));
endmodule


